Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr 10 23:28:35 2024
| Host         : carson-yeet running 64-bit CachyOS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eight_bit_console_top_timing_summary_routed.rpt -pb eight_bit_console_top_timing_summary_routed.pb -rpx eight_bit_console_top_timing_summary_routed.rpx -warn_on_violation
| Design       : eight_bit_console_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (19)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.230        0.000                      0                   23        0.324        0.000                      0                   23        3.750        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.230        0.000                      0                   23        0.324        0.000                      0                   23        3.750        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.920ns (69.367%)  route 0.848ns (30.633%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[12]_i_1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    cnt_reg[16]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.925 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.925    cnt_reg[20]_i_1_n_6
    SLICE_X62Y15         FDRE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    hw_clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)        0.062    15.155    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 1.825ns (68.278%)  route 0.848ns (31.722%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[12]_i_1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    cnt_reg[16]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.830 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.830    cnt_reg[20]_i_1_n_5
    SLICE_X62Y15         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    hw_clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)        0.062    15.155    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 1.809ns (68.087%)  route 0.848ns (31.913%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[12]_i_1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    cnt_reg[16]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.814 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.814    cnt_reg[20]_i_1_n_7
    SLICE_X62Y15         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    hw_clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)        0.062    15.155    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.806ns (68.051%)  route 0.848ns (31.949%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[12]_i_1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.811 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.811    cnt_reg[16]_i_1_n_6
    SLICE_X62Y14         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514    14.855    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_D)        0.062    15.156    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.785ns (67.796%)  route 0.848ns (32.204%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[12]_i_1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.790 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.790    cnt_reg[16]_i_1_n_4
    SLICE_X62Y14         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514    14.855    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_D)        0.062    15.156    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.711ns (66.865%)  route 0.848ns (33.135%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[12]_i_1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.716 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.716    cnt_reg[16]_i_1_n_5
    SLICE_X62Y14         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514    14.855    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_D)        0.062    15.156    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.695ns (66.657%)  route 0.848ns (33.343%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[12]_i_1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.700 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.700    cnt_reg[16]_i_1_n_7
    SLICE_X62Y14         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514    14.855    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_D)        0.062    15.156    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.692ns (66.617%)  route 0.848ns (33.383%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.697 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.697    cnt_reg[12]_i_1_n_6
    SLICE_X62Y13         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514    14.855    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y13         FDRE (Setup_fdre_C_D)        0.062    15.156    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.671ns (66.339%)  route 0.848ns (33.661%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.676 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.676    cnt_reg[12]_i_1_n_4
    SLICE_X62Y13         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514    14.855    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y13         FDRE (Setup_fdre_C_D)        0.062    15.156    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.597ns (65.320%)  route 0.848ns (34.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.461    cnt_reg_n_0_[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.135 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    cnt_reg[0]_i_1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    cnt_reg[4]_i_1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    cnt_reg[8]_i_1_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.602 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.602    cnt_reg[12]_i_1_n_5
    SLICE_X62Y13         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hw_clk (IN)
                         net (fo=0)                   0.000    10.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514    14.855    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y13         FDRE (Setup_fdre_C_D)        0.062    15.156    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.790    cnt_reg_n_0_[0]
    SLICE_X62Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.835    cnt[0]_i_2_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    cnt_reg[0]_i_1_n_7
    SLICE_X62Y10         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.475    hw_clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.799    cnt_reg_n_0_[11]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    cnt_reg[8]_i_1_n_4
    SLICE_X62Y12         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     1.989    hw_clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cnt_reg[15]/Q
                         net (fo=1, routed)           0.183     1.798    cnt_reg_n_0_[15]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    cnt_reg[12]_i_1_n_4
    SLICE_X62Y13         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.183     1.798    cnt_reg_n_0_[19]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    cnt_reg[16]_i_1_n_4
    SLICE_X62Y14         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.183     1.800    cnt_reg_n_0_[3]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    cnt_reg[0]_i_1_n_4
    SLICE_X62Y10         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    hw_clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.183     1.800    cnt_reg_n_0_[7]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    cnt_reg[4]_i_1_n_4
    SLICE_X62Y11         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    hw_clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.926%)  route 0.178ns (41.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.178     1.794    cnt_reg_n_0_[12]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    cnt_reg[12]_i_1_n_7
    SLICE_X62Y13         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.790    cnt_reg_n_0_[0]
    SLICE_X62Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.835    cnt[0]_i_2_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.941 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    cnt_reg[0]_i_1_n_6
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    hw_clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.292ns (62.069%)  route 0.178ns (37.931%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.178     1.794    cnt_reg_n_0_[12]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.945 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    cnt_reg[12]_i_1_n_6
    SLICE_X62Y13         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    hw_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.256ns (52.230%)  route 0.234ns (47.770%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.234     1.849    cnt_reg_n_0_[16]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.964 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    cnt_reg[16]_i_1_n_7
    SLICE_X62Y14         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    hw_clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hw_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  hw_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y10   cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y12   cnt_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y12   cnt_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y13   cnt_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y13   cnt_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y13   cnt_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y13   cnt_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y14   cnt_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y14   cnt_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y15   mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y15   mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   mem1/ram_mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y15   mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y15   mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.103ns  (logic 5.968ns (53.754%)  route 5.135ns (46.246%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          1.264     1.720    mem1/ram_mem_reg_0_255_6_6/A0
    SLICE_X60Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.232     2.952 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    mem1/ram_mem_reg_0_255_6_6/OA
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  mem1/ram_mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     3.166    mem1/ram_mem_reg_0_255_6_6/O1
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     4.219    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     4.538 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.004     5.543    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.667 r  mem1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.900     7.567    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.103 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.103    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 5.943ns (53.884%)  route 5.086ns (46.116%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          1.264     1.720    mem1/ram_mem_reg_0_255_6_6/A0
    SLICE_X60Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.232     2.952 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    mem1/ram_mem_reg_0_255_6_6/OA
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  mem1/ram_mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     3.166    mem1/ram_mem_reg_0_255_6_6/O1
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     4.219    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     4.538 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.975     5.514    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.638 r  mem1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.881     7.519    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.030 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.030    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.914ns  (logic 5.962ns (54.624%)  route 4.952ns (45.376%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          1.264     1.720    mem1/ram_mem_reg_0_255_6_6/A0
    SLICE_X60Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.232     2.952 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    mem1/ram_mem_reg_0_255_6_6/OA
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  mem1/ram_mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     3.166    mem1/ram_mem_reg_0_255_6_6/O1
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     4.219    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     4.538 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.001     5.540    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.664 r  mem1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.721     7.385    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.914 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.914    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.913ns  (logic 5.968ns (54.685%)  route 4.945ns (45.315%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          1.264     1.720    mem1/ram_mem_reg_0_255_6_6/A0
    SLICE_X60Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.232     2.952 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    mem1/ram_mem_reg_0_255_6_6/OA
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  mem1/ram_mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     3.166    mem1/ram_mem_reg_0_255_6_6/O1
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     4.219    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     4.538 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.002     5.541    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.665 r  mem1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.378    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.913 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.913    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.860ns  (logic 5.964ns (54.920%)  route 4.895ns (45.080%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          1.264     1.720    mem1/ram_mem_reg_0_255_6_6/A0
    SLICE_X60Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.232     2.952 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    mem1/ram_mem_reg_0_255_6_6/OA
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  mem1/ram_mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     3.166    mem1/ram_mem_reg_0_255_6_6/O1
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     4.219    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     4.538 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.810     5.349    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.473 r  mem1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.855     7.328    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.860 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.860    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.367ns  (logic 5.952ns (57.417%)  route 4.415ns (42.583%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          1.264     1.720    mem1/ram_mem_reg_0_255_6_6/A0
    SLICE_X60Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.232     2.952 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    mem1/ram_mem_reg_0_255_6_6/OA
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  mem1/ram_mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     3.166    mem1/ram_mem_reg_0_255_6_6/O1
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     4.219    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     4.538 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.511     5.050    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.124     5.174 r  mem1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.673     6.847    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.367 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.367    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.201ns  (logic 5.937ns (58.202%)  route 4.264ns (41.798%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          1.264     1.720    mem1/ram_mem_reg_0_255_6_6/A0
    SLICE_X60Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.232     2.952 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    mem1/ram_mem_reg_0_255_6_6/OA
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  mem1/ram_mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     3.166    mem1/ram_mem_reg_0_255_6_6/O1
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     4.219    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     4.538 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.508     5.047    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.171 r  mem1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525     6.696    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.201 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.201    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.103ns (55.458%)  route 3.295ns (44.542%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE                         0.000     0.000 r  disp/U1/cnt_reg[0]/C
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/U1/cnt_reg[0]/Q
                         net (fo=10, routed)          1.492     1.948    disp/U1/Q[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.072 r  disp/U1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.875    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.398 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.398    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 4.079ns (56.091%)  route 3.193ns (43.909%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE                         0.000     0.000 r  disp/U1/cnt_reg[0]/C
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp/U1/cnt_reg[0]/Q
                         net (fo=10, routed)          1.481     1.937    disp/U1/Q[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.061 r  disp/U1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     3.773    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.272 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.272    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 4.090ns (56.450%)  route 3.156ns (43.550%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE                         0.000     0.000 r  disp/U1/cnt_reg[0]/C
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp/U1/cnt_reg[0]/Q
                         net (fo=10, routed)          1.497     1.953    disp/U1/Q[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.077 r  disp/U1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.659     3.736    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.246 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.246    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.672%)  route 0.121ns (39.328%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[1]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[1]/Q
                         net (fo=38, routed)          0.121     0.262    mem_addr_reg_n_0_[1]
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.307 r  mem_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    mem_addr[2]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  mem_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.859%)  route 0.195ns (51.141%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[2]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[2]/Q
                         net (fo=37, routed)          0.195     0.336    mem_addr_reg_n_0_[2]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  mem_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.381    mem_addr[4]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  mem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.054%)  route 0.201ns (51.946%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[2]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[2]/Q
                         net (fo=37, routed)          0.201     0.342    mem_addr_reg_n_0_[2]
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.387 r  mem_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.387    mem_addr[3]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  mem_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[6]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[6]/Q
                         net (fo=51, routed)          0.204     0.345    data3[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.045     0.390 r  mem_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.390    mem_addr[6]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  mem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/U1/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.618%)  route 0.205ns (52.382%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE                         0.000     0.000 r  disp/U1/cnt_reg[0]/C
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  disp/U1/cnt_reg[0]/Q
                         net (fo=10, routed)          0.205     0.346    disp/U1/Q[0]
    SLICE_X63Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  disp/U1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    disp/U1/cnt[0]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  disp/U1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.209ns (53.390%)  route 0.182ns (46.610%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  mem_addr_reg[5]/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mem_addr_reg[5]/Q
                         net (fo=36, routed)          0.182     0.346    data3[1]
    SLICE_X63Y16         LUT5 (Prop_lut5_I3_O)        0.045     0.391 r  mem_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     0.391    mem_addr[7]_i_2_n_0
    SLICE_X63Y16         FDRE                                         r  mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/U1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.376%)  route 0.207ns (52.624%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE                         0.000     0.000 r  disp/U1/cnt_reg[0]/C
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/U1/cnt_reg[0]/Q
                         net (fo=10, routed)          0.207     0.348    disp/U1/Q[0]
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.393 r  disp/U1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    disp/U1/cnt[1]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  disp/U1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.896%)  route 0.219ns (54.104%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[0]/Q
                         net (fo=39, routed)          0.219     0.360    mem_addr_reg_n_0_[0]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.405 r  mem_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    mem_addr[1]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  mem_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  mem_addr_reg[5]/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mem_addr_reg[5]/Q
                         net (fo=36, routed)          0.200     0.364    data3[1]
    SLICE_X64Y16         LUT3 (Prop_lut3_I1_O)        0.045     0.409 r  mem_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.409    mem_addr[5]_i_1_n_0
    SLICE_X64Y16         FDRE                                         r  mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.692%)  route 0.230ns (55.308%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  mem_addr_reg[0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem_addr_reg[0]/Q
                         net (fo=39, routed)          0.230     0.371    mem_addr_reg_n_0_[0]
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.416 r  mem_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.416    mem_addr[0]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  mem_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.508ns  (logic 5.638ns (59.292%)  route 3.871ns (40.708%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.632     5.153    mem1/ram_mem_reg_0_255_6_6/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.467 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.467    mem1/ram_mem_reg_0_255_6_6/OC
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     6.714 r  mem1/ram_mem_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     6.714    mem1/ram_mem_reg_0_255_6_6/O0
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     6.812 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     7.778    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     8.097 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.004     9.102    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.226 r  mem1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.900    11.126    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.661 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.661    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.435ns  (logic 5.613ns (59.487%)  route 3.822ns (40.513%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.632     5.153    mem1/ram_mem_reg_0_255_6_6/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.467 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.467    mem1/ram_mem_reg_0_255_6_6/OC
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     6.714 r  mem1/ram_mem_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     6.714    mem1/ram_mem_reg_0_255_6_6/O0
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     6.812 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     7.778    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     8.097 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.975     9.072    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.196 r  mem1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.881    11.078    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.588 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.588    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.319ns  (logic 5.631ns (60.423%)  route 3.688ns (39.577%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.632     5.153    mem1/ram_mem_reg_0_255_6_6/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.467 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.467    mem1/ram_mem_reg_0_255_6_6/OC
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     6.714 r  mem1/ram_mem_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     6.714    mem1/ram_mem_reg_0_255_6_6/O0
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     6.812 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     7.778    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     8.097 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.001     9.099    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.223 r  mem1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.721    10.944    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.473 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.473    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.318ns  (logic 5.637ns (60.495%)  route 3.681ns (39.505%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.632     5.153    mem1/ram_mem_reg_0_255_6_6/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.467 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.467    mem1/ram_mem_reg_0_255_6_6/OC
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     6.714 r  mem1/ram_mem_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     6.714    mem1/ram_mem_reg_0_255_6_6/O0
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     6.812 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     7.778    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     8.097 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.002     9.100    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     9.224 r  mem1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    10.936    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.472 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.472    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 5.633ns (60.804%)  route 3.631ns (39.196%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.632     5.153    mem1/ram_mem_reg_0_255_6_6/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.467 r  mem1/ram_mem_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.467    mem1/ram_mem_reg_0_255_6_6/OC
    SLICE_X60Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     6.714 r  mem1/ram_mem_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     6.714    mem1/ram_mem_reg_0_255_6_6/O0
    SLICE_X60Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     6.812 r  mem1/ram_mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.966     7.778    mem1/data1[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     8.097 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.810     8.907    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  mem1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.855    10.887    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.418 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.418    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 5.622ns (61.815%)  route 3.473ns (38.185%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.629     5.150    mem1/ram_mem_reg_0_255_0_0/WCLK
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem1/ram_mem_reg_0_255_0_0/OC
    SLICE_X60Y16         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem1/ram_mem_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem1/ram_mem_reg_0_255_0_0/O0
    SLICE_X60Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem1/ram_mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.666     7.475    mem1/ram_mem_reg_0_255_0_0_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.319     7.794 r  mem1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.133     8.928    mem1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124     9.052 r  mem1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.673    10.725    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.245 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.245    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_7_7/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 5.606ns (63.644%)  route 3.203ns (36.356%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.633     5.154    mem1/ram_mem_reg_0_255_7_7/WCLK
    SLICE_X64Y14         RAMS64E                                      r  mem1/ram_mem_reg_0_255_7_7/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.468 r  mem1/ram_mem_reg_0_255_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.468    mem1/ram_mem_reg_0_255_7_7/OC
    SLICE_X64Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     6.715 r  mem1/ram_mem_reg_0_255_7_7/F7.B/O
                         net (fo=1, routed)           0.000     6.715    mem1/ram_mem_reg_0_255_7_7/O0
    SLICE_X64Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     6.813 r  mem1/ram_mem_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.968     7.781    mem1/data1[3]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.319     8.100 r  mem1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.710     8.809    mem1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.933 r  mem1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525    10.459    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.963 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.963    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.859ns (75.163%)  route 0.614ns (24.837%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    mem1/ram_mem_reg_0_255_5_5/WCLK
    SLICE_X64Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.862 r  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.862    mem1/ram_mem_reg_0_255_5_5/OB
    SLICE_X64Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     1.924 r  mem1/ram_mem_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     1.924    mem1/ram_mem_reg_0_255_5_5/O1
    SLICE_X64Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     1.943 r  mem1/ram_mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.143     2.086    mem1/data1[1]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.113     2.199 r  mem1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.061     2.260    mem1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.045     2.305 r  mem1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.716    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.948 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.948    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.833ns (72.520%)  route 0.694ns (27.480%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    mem1/ram_mem_reg_0_255_2_2/WCLK
    SLICE_X60Y12         RAMS64E                                      r  mem1/ram_mem_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.862 r  mem1/ram_mem_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.862    mem1/ram_mem_reg_0_255_2_2/OB
    SLICE_X60Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     1.924 r  mem1/ram_mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     1.924    mem1/ram_mem_reg_0_255_2_2/O1
    SLICE_X60Y12         MUXF8 (Prop_muxf8_I1_O)      0.019     1.943 r  mem1/ram_mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.206     2.149    mem1/ram_mem_reg_0_255_2_2_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.113     2.262 r  mem1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.208     2.470    mem1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.045     2.515 r  mem1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.796    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.001 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.001    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.857ns (72.443%)  route 0.706ns (27.557%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    mem1/ram_mem_reg_0_255_5_5/WCLK
    SLICE_X64Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.862 r  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.862    mem1/ram_mem_reg_0_255_5_5/OB
    SLICE_X64Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     1.924 r  mem1/ram_mem_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     1.924    mem1/ram_mem_reg_0_255_5_5/O1
    SLICE_X64Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     1.943 r  mem1/ram_mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.143     2.086    mem1/data1[1]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.113     2.199 r  mem1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.200     2.400    mem1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.445 r  mem1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.808    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.038 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.038    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.848ns (71.718%)  route 0.729ns (28.282%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    mem1/ram_mem_reg_0_255_5_5/WCLK
    SLICE_X64Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.862 f  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.862    mem1/ram_mem_reg_0_255_5_5/OB
    SLICE_X64Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     1.924 f  mem1/ram_mem_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     1.924    mem1/ram_mem_reg_0_255_5_5/O1
    SLICE_X64Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     1.943 f  mem1/ram_mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.143     2.086    mem1/data1[1]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.113     2.199 f  mem1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.257     2.457    mem1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.045     2.502 r  mem1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.830    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.051 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.051    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_4_4/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.863ns (70.927%)  route 0.764ns (29.073%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.590     1.473    mem1/ram_mem_reg_0_255_4_4/WCLK
    SLICE_X60Y14         RAMS64E                                      r  mem1/ram_mem_reg_0_255_4_4/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.861 f  mem1/ram_mem_reg_0_255_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.861    mem1/ram_mem_reg_0_255_4_4/OB
    SLICE_X60Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 f  mem1/ram_mem_reg_0_255_4_4/F7.A/O
                         net (fo=1, routed)           0.000     1.923    mem1/ram_mem_reg_0_255_4_4/O1
    SLICE_X60Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     1.942 f  mem1/ram_mem_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.145     2.088    mem1/data1[0]
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.113     2.201 f  mem1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.260     2.461    mem1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.045     2.506 r  mem1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.864    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.100 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.100    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_4_4/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.863ns (69.364%)  route 0.823ns (30.636%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.590     1.473    mem1/ram_mem_reg_0_255_4_4/WCLK
    SLICE_X60Y14         RAMS64E                                      r  mem1/ram_mem_reg_0_255_4_4/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.861 r  mem1/ram_mem_reg_0_255_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.861    mem1/ram_mem_reg_0_255_4_4/OB
    SLICE_X60Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 r  mem1/ram_mem_reg_0_255_4_4/F7.A/O
                         net (fo=1, routed)           0.000     1.923    mem1/ram_mem_reg_0_255_4_4/O1
    SLICE_X60Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     1.942 r  mem1/ram_mem_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.145     2.088    mem1/data1[0]
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.113     2.201 r  mem1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.263     2.464    mem1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.509 r  mem1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.923    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.160 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.160    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.839ns (67.099%)  route 0.902ns (32.901%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    mem1/ram_mem_reg_0_255_5_5/WCLK
    SLICE_X64Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.862 r  mem1/ram_mem_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.862    mem1/ram_mem_reg_0_255_5_5/OB
    SLICE_X64Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     1.924 r  mem1/ram_mem_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     1.924    mem1/ram_mem_reg_0_255_5_5/O1
    SLICE_X64Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     1.943 r  mem1/ram_mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.143     2.086    mem1/data1[1]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.113     2.199 r  mem1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.336     2.536    mem1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.045     2.581 r  mem1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.422     3.003    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.215 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.215    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           320 Endpoints
Min Delay           320 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.516ns  (logic 3.326ns (17.963%)  route 15.190ns (82.037%))
  Logic Levels:           16  (IBUF=1 LUT3=1 LUT5=1 LUT6=13)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.850    15.385    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.509 r  mem1/ram_mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.680    16.189    mem1/ram_mem_reg_0_255_0_0_i_19_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.124    16.313 f  mem1/ram_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.664    16.977    mem1/ram_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.101 r  mem1/ram_mem_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.818    17.919    mem1/ram_mem_reg_0_255_0_0_i_5_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.043 r  mem1/ram_mem_reg_0_255_0_0_i_1/O
                         net (fo=4, routed)           0.473    18.516    mem1/ram_mem_reg_0_255_0_0/D
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.511     4.852    mem1/ram_mem_reg_0_255_0_0/WCLK
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.516ns  (logic 3.326ns (17.963%)  route 15.190ns (82.037%))
  Logic Levels:           16  (IBUF=1 LUT3=1 LUT5=1 LUT6=13)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.850    15.385    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.509 r  mem1/ram_mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.680    16.189    mem1/ram_mem_reg_0_255_0_0_i_19_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.124    16.313 f  mem1/ram_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.664    16.977    mem1/ram_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.101 r  mem1/ram_mem_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.818    17.919    mem1/ram_mem_reg_0_255_0_0_i_5_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.043 r  mem1/ram_mem_reg_0_255_0_0_i_1/O
                         net (fo=4, routed)           0.473    18.516    mem1/ram_mem_reg_0_255_0_0/D
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.511     4.852    mem1/ram_mem_reg_0_255_0_0/WCLK
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.516ns  (logic 3.326ns (17.963%)  route 15.190ns (82.037%))
  Logic Levels:           16  (IBUF=1 LUT3=1 LUT5=1 LUT6=13)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.850    15.385    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.509 r  mem1/ram_mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.680    16.189    mem1/ram_mem_reg_0_255_0_0_i_19_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.124    16.313 f  mem1/ram_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.664    16.977    mem1/ram_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.101 r  mem1/ram_mem_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.818    17.919    mem1/ram_mem_reg_0_255_0_0_i_5_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.043 r  mem1/ram_mem_reg_0_255_0_0_i_1/O
                         net (fo=4, routed)           0.473    18.516    mem1/ram_mem_reg_0_255_0_0/D
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.511     4.852    mem1/ram_mem_reg_0_255_0_0/WCLK
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.516ns  (logic 3.326ns (17.963%)  route 15.190ns (82.037%))
  Logic Levels:           16  (IBUF=1 LUT3=1 LUT5=1 LUT6=13)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.850    15.385    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.509 r  mem1/ram_mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.680    16.189    mem1/ram_mem_reg_0_255_0_0_i_19_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.124    16.313 f  mem1/ram_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.664    16.977    mem1/ram_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.101 r  mem1/ram_mem_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.818    17.919    mem1/ram_mem_reg_0_255_0_0_i_5_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.043 r  mem1/ram_mem_reg_0_255_0_0_i_1/O
                         net (fo=4, routed)           0.473    18.516    mem1/ram_mem_reg_0_255_0_0/D
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.511     4.852    mem1/ram_mem_reg_0_255_0_0/WCLK
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.897ns  (logic 3.326ns (18.584%)  route 14.571ns (81.416%))
  Logic Levels:           16  (IBUF=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.447    14.982    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.106 r  mem1/ram_mem_reg_0_255_0_0_i_15/O
                         net (fo=7, routed)           0.804    15.910    mem1/ram_mem_reg_0_255_0_0_i_15_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.034 f  mem1/ram_mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.433    16.467    mem1/ram_mem_reg_0_255_1_1_i_6_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    16.591 r  mem1/ram_mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.639    17.231    mem1/ram_mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.355 r  mem1/ram_mem_reg_0_255_1_1_i_1/O
                         net (fo=4, routed)           0.543    17.897    mem1/ram_mem_reg_0_255_1_1/D
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.512     4.853    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.897ns  (logic 3.326ns (18.584%)  route 14.571ns (81.416%))
  Logic Levels:           16  (IBUF=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.447    14.982    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.106 r  mem1/ram_mem_reg_0_255_0_0_i_15/O
                         net (fo=7, routed)           0.804    15.910    mem1/ram_mem_reg_0_255_0_0_i_15_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.034 f  mem1/ram_mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.433    16.467    mem1/ram_mem_reg_0_255_1_1_i_6_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    16.591 r  mem1/ram_mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.639    17.231    mem1/ram_mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.355 r  mem1/ram_mem_reg_0_255_1_1_i_1/O
                         net (fo=4, routed)           0.543    17.897    mem1/ram_mem_reg_0_255_1_1/D
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.512     4.853    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.897ns  (logic 3.326ns (18.584%)  route 14.571ns (81.416%))
  Logic Levels:           16  (IBUF=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.447    14.982    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.106 r  mem1/ram_mem_reg_0_255_0_0_i_15/O
                         net (fo=7, routed)           0.804    15.910    mem1/ram_mem_reg_0_255_0_0_i_15_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.034 f  mem1/ram_mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.433    16.467    mem1/ram_mem_reg_0_255_1_1_i_6_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    16.591 r  mem1/ram_mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.639    17.231    mem1/ram_mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.355 r  mem1/ram_mem_reg_0_255_1_1_i_1/O
                         net (fo=4, routed)           0.543    17.897    mem1/ram_mem_reg_0_255_1_1/D
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.512     4.853    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.897ns  (logic 3.326ns (18.584%)  route 14.571ns (81.416%))
  Logic Levels:           16  (IBUF=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 r  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 r  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 r  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           1.071    13.465    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124    13.589 r  mem1/ram_mem_reg_0_255_0_0_i_27/O
                         net (fo=3, routed)           0.823    14.412    mem1/ram_mem_reg_0_255_0_0_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.536 f  mem1/ram_mem_reg_0_255_0_0_i_22/O
                         net (fo=3, routed)           0.447    14.982    mem1/ram_mem_reg_0_255_0_0_i_22_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.106 r  mem1/ram_mem_reg_0_255_0_0_i_15/O
                         net (fo=7, routed)           0.804    15.910    mem1/ram_mem_reg_0_255_0_0_i_15_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.034 f  mem1/ram_mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.433    16.467    mem1/ram_mem_reg_0_255_1_1_i_6_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    16.591 r  mem1/ram_mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.639    17.231    mem1/ram_mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.355 r  mem1/ram_mem_reg_0_255_1_1_i_1/O
                         net (fo=4, routed)           0.543    17.897    mem1/ram_mem_reg_0_255_1_1/D
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.512     4.853    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.117ns  (logic 2.954ns (19.542%)  route 12.163ns (80.458%))
  Logic Levels:           13  (IBUF=1 LUT6=12)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 f  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 f  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 f  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           0.811    13.206    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  mem1/ram_mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.151    13.481    mem1/ram_mem_reg_0_255_2_2_i_6_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.605 f  mem1/ram_mem_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.877    14.481    mem1/ram_mem_reg_0_255_2_2_i_3_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.605 r  mem1/ram_mem_reg_0_255_2_2_i_1/O
                         net (fo=4, routed)           0.511    15.117    mem1/ram_mem_reg_0_255_2_2/D
    SLICE_X60Y12         RAMS64E                                      r  mem1/ram_mem_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514     4.855    mem1/ram_mem_reg_0_255_2_2/WCLK
    SLICE_X60Y12         RAMS64E                                      r  mem1/ram_mem_reg_0_255_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            mem1/ram_mem_reg_0_255_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.117ns  (logic 2.954ns (19.542%)  route 12.163ns (80.458%))
  Logic Levels:           13  (IBUF=1 LUT6=12)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=23, routed)          3.962     5.428    mem1/switches_IBUF[5]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.552 f  mem1/ram_mem_reg_0_255_3_3_i_19/O
                         net (fo=1, routed)           0.444     5.996    mem1/ram_mem_reg_0_255_3_3_i_19_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  mem1/ram_mem_reg_0_255_3_3_i_16/O
                         net (fo=1, routed)           0.574     6.694    mem1/ram_mem_reg_0_255_3_3_i_16_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  mem1/ram_mem_reg_0_255_3_3_i_14/O
                         net (fo=5, routed)           0.904     7.722    mem1/ram_mem_reg_0_255_3_3_i_14_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  mem1/ram_mem_reg_0_255_2_2_i_27/O
                         net (fo=1, routed)           1.087     8.933    mem1/ram_mem_reg_0_255_2_2_i_27_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.057 f  mem1/ram_mem_reg_0_255_2_2_i_25/O
                         net (fo=2, routed)           0.821     9.878    mem1/ram_mem_reg_0_255_2_2_i_25_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  mem1/ram_mem_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.165    10.167    mem1/ram_mem_reg_0_255_2_2_i_22_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.291 f  mem1/ram_mem_reg_0_255_2_2_i_18/O
                         net (fo=1, routed)           0.965    11.255    mem1/ram_mem_reg_0_255_2_2_i_18_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.379 f  mem1/ram_mem_reg_0_255_2_2_i_15/O
                         net (fo=1, routed)           0.891    12.270    mem1/ram_mem_reg_0_255_2_2_i_15_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.394 f  mem1/ram_mem_reg_0_255_2_2_i_12/O
                         net (fo=9, routed)           0.811    13.206    mem1/ram_mem_reg_0_255_2_2_i_12_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  mem1/ram_mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.151    13.481    mem1/ram_mem_reg_0_255_2_2_i_6_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.605 f  mem1/ram_mem_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.877    14.481    mem1/ram_mem_reg_0_255_2_2_i_3_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.605 r  mem1/ram_mem_reg_0_255_2_2_i_1/O
                         net (fo=4, routed)           0.511    15.117    mem1/ram_mem_reg_0_255_2_2/D
    SLICE_X60Y12         RAMS64E                                      r  mem1/ram_mem_reg_0_255_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.514     4.855    mem1/ram_mem_reg_0_255_2_2/WCLK
    SLICE_X60Y12         RAMS64E                                      r  mem1/ram_mem_reg_0_255_2_2/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.160     0.301    mem1/ram_mem_reg_0_255_1_1/A7
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.858     1.985    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.160     0.301    mem1/ram_mem_reg_0_255_1_1/A7
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.858     1.985    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.160     0.301    mem1/ram_mem_reg_0_255_1_1/A7
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.858     1.985    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_1_1/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.160     0.301    mem1/ram_mem_reg_0_255_1_1/A7
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.858     1.985    mem1/ram_mem_reg_0_255_1_1/WCLK
    SLICE_X60Y15         RAMS64E                                      r  mem1/ram_mem_reg_0_255_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_3_3/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.248%)  route 0.193ns (57.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.193     0.334    mem1/ram_mem_reg_0_255_3_3/A7
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    mem1/ram_mem_reg_0_255_3_3/WCLK
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_A/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_3_3/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.248%)  route 0.193ns (57.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.193     0.334    mem1/ram_mem_reg_0_255_3_3/A7
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    mem1/ram_mem_reg_0_255_3_3/WCLK
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_B/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_3_3/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.248%)  route 0.193ns (57.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.193     0.334    mem1/ram_mem_reg_0_255_3_3/A7
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    mem1/ram_mem_reg_0_255_3_3/WCLK
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_C/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_3_3/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.248%)  route 0.193ns (57.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.193     0.334    mem1/ram_mem_reg_0_255_3_3/A7
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.988    mem1/ram_mem_reg_0_255_3_3/WCLK
    SLICE_X64Y13         RAMS64E                                      r  mem1/ram_mem_reg_0_255_3_3/RAMS64E_D/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.794%)  route 0.213ns (60.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.213     0.354    mem1/ram_mem_reg_0_255_0_0/A7
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.857     1.984    mem1/ram_mem_reg_0_255_0_0/WCLK
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.794%)  route 0.213ns (60.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  mem_addr_reg[7]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_addr_reg[7]/Q
                         net (fo=42, routed)          0.213     0.354    mem1/ram_mem_reg_0_255_0_0/A7
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hw_clk (IN)
                         net (fo=0)                   0.000     0.000    hw_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hw_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hw_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hw_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.857     1.984    mem1/ram_mem_reg_0_255_0_0/WCLK
    SLICE_X60Y16         RAMS64E                                      r  mem1/ram_mem_reg_0_255_0_0/RAMS64E_B/CLK





