strict digraph "" {
	node [label="\N"];
	"458:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9442a44350>",
		fillcolor=springgreen,
		label="458:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"458:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9442a44390>",
		fillcolor=turquoise,
		label="458:BL
h0_FF <= #1 stg3_sum1;
h4_FF <= #1 stg3_sub1;
h2_FF <= #1 stg3_sum2;
h6_FF <= #1 stg3_sub2;
h1_FF <= #1 stg3_sum3;
h5_FF <= #\
1 stg3_sub3;
h3_FF <= #1 stg3_sum4;
h7_FF <= #1 stg3_sub4;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a443d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f9442a44590>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a44750>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a44910>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a44ad0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a44c90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a44e50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a2e050>]",
		style=filled,
		typ=Block];
	"458:IF" -> "458:BL"	 [cond="['xi_ready_d']",
		label="xi_ready_d[5]",
		lineno=458];
	"447:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9442a44190>",
		clk_sens=True,
		fillcolor=gold,
		label="447:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['stg3_sub3', 'stg3_sub2', 'stg3_sum4', 'stg3_sum1', 'stg3_sum2', 'stg3_sum3', 'stg3_sub1', 'xi_ready_d', 'rstn', 'stg3_sub4']"];
	"448:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9442a44310>",
		fillcolor=springgreen,
		label="448:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"447:AL" -> "448:IF"	 [cond="[]",
		lineno=None];
	"448:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9442a2e2d0>",
		fillcolor=turquoise,
		label="448:BL
h0_FF <= #1 0;
h4_FF <= #1 0;
h2_FF <= #1 0;
h6_FF <= #1 0;
h1_FF <= #1 0;
h5_FF <= #1 0;
h3_FF <= #1 0;
h7_FF <= #1 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2e310>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f9442a2e4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2e690>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a2e850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2ea10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a2eb50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2ed10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a2eed0>]",
		style=filled,
		typ=Block];
	"Leaf_447:AL"	 [def_var="['h4_FF', 'h6_FF', 'h5_FF', 'h2_FF', 'h7_FF', 'h3_FF', 'h0_FF', 'h1_FF']",
		label="Leaf_447:AL"];
	"448:BL" -> "Leaf_447:AL"	 [cond="[]",
		lineno=None];
	"448:IF" -> "458:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=448];
	"448:IF" -> "448:BL"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=448];
	"458:BL" -> "Leaf_447:AL"	 [cond="[]",
		lineno=None];
}
