Info: Starting: Create simulation model
Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation --family="Arria II GX" --part=EP2AGX95EF29I3
Progress: Loading clk_buffer/clk_buffer.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_buffer.altclkctrl_0: Targeting device family: Arria II GX.
: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer.
: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clk_buffer: Generating clk_buffer "clk_buffer" for SIM_VHDL
Info: altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0.
Info: altclkctrl_0: "clk_buffer" instantiated altclkctrl "altclkctrl_0"
Info: clk_buffer: Done "clk_buffer" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/clk_buffer.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/clk_buffer.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer.qsys --block-symbol-file --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer --family="Arria II GX" --part=EP2AGX95EF29I3
Progress: Loading clk_buffer/clk_buffer.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_buffer.altclkctrl_0: Targeting device family: Arria II GX.
: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer.
: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer.qsys --synthesis=VHDL --greybox --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria2/arr_2_4ch_min_noGrouping_inclk/clk_buffer/clk_buffer/synthesis --family="Arria II GX" --part=EP2AGX95EF29I3
Progress: Loading clk_buffer/clk_buffer.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_buffer.altclkctrl_0: Targeting device family: Arria II GX.
: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer.
: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clk_buffer: Generating clk_buffer "clk_buffer" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0.
Info: altclkctrl_0: "clk_buffer" instantiated altclkctrl "altclkctrl_0"
Info: clk_buffer: Done "clk_buffer" with 2 modules, 2 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
