 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 08:53:01 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.00
  Critical Path Slack:           2.36
  Critical Path Clk Period:      4.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.40
  Critical Path Slack:           0.01
  Critical Path Clk Period:      4.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.89
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -0.11
  No. of Hold Violations:        3.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.73
  Critical Path Slack:           1.73
  Critical Path Clk Period:      8.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -0.05
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        122
  Hierarchical Port Count:       4894
  Leaf Cell Count:              29244
  Buf/Inv Cell Count:            3335
  Buf Cell Count:                 150
  Inv Cell Count:                3185
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     23891
  Sequential Cell Count:         5353
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    64531.840415
  Noncombinational Area: 48019.839915
  Buf/Inv Area:           3405.439933
  Total Buffer Area:           232.96
  Total Inverter Area:        3172.48
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            112551.680330
  Design Area:          112551.680330


  Design Rules
  -----------------------------------
  Total Number of Nets:         31708
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   24.47
  Logic Optimization:                 27.79
  Mapping Optimization:               52.07
  -----------------------------------------
  Overall Compile Time:              185.41
  Overall Compile Wall Clock Time:   186.11

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.05  TNS: 0.16  Number of Violating Paths: 4

  --------------------------------------------------------------------


1
