set_property ROUTE { LIOB33_X0Y51/IOB_IBUF1 LIOI3_X0Y51/LIOI_I1 LIOI3_X0Y51/LIOI_ILOGIC1_D LIOI3_X0Y51/IOI_ILOGIC1_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y51/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y51/EE2BEG0 INT_L_X2Y51/IMUX_L8 CLBLL_L_X2Y51/CLBLL_LL_A5 }  [get_nets {b_IBUF}]
set_property ROUTE { LIOB33_X0Y51/IOB_IBUF0 LIOI3_X0Y51/LIOI_I0 LIOI3_X0Y51/LIOI_ILOGIC0_D LIOI3_X0Y51/IOI_ILOGIC0_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y52/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y52/EE2BEG0 INT_L_X2Y52/SL1BEG0 INT_L_X2Y51/IMUX_L1 CLBLL_L_X2Y51/CLBLL_LL_A3 }  [get_nets {cin_IBUF}]
set_property ROUTE { LIOB33_SING_X0Y50/IOB_IBUF0 LIOI3_SING_X0Y50/LIOI_I0 LIOI3_SING_X0Y50/LIOI_ILOGIC0_D LIOI3_SING_X0Y50/IOI_ILOGIC0_O LIOI3_SING_X0Y50/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y50/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y50/EE2BEG0 INT_L_X2Y50/NE2BEG0 INT_R_X3Y51/WR1BEG1 INT_L_X2Y51/IMUX_L11 CLBLL_L_X2Y51/CLBLL_LL_A4 }  [get_nets {a_IBUF}]
set_property ROUTE { CLBLL_L_X2Y51/CLBLL_LL_AMUX CLBLL_L_X2Y51/CLBLL_LOGIC_OUTS20 INT_L_X2Y51/NN2BEG2 INT_L_X2Y53/WR1BEG3 INT_R_X1Y53/WL1BEG1 INT_L_X0Y53/IMUX_L34 LIOI3_X0Y53/IOI_OLOGIC1_D1 LIOI3_X0Y53/LIOI_OLOGIC1_OQ LIOI3_X0Y53/LIOI_O1 }  [get_nets {cout_OBUF}]
set_property ROUTE { CLBLL_L_X2Y51/CLBLL_LL_A CLBLL_L_X2Y51/CLBLL_LOGIC_OUTS12 INT_L_X2Y51/NW6BEG0 INT_L_X0Y54/SR1BEG_S0 INT_L_X0Y54/IMUX_L34 LIOI3_X0Y53/IOI_OLOGIC0_D1 LIOI3_X0Y53/LIOI_OLOGIC0_OQ LIOI3_X0Y53/LIOI_O0 }  [get_nets {s_OBUF}]
