

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Mon Jul 01 07:15:20 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,delta=1
    16                           	psect	text5,global,reloc=2,class=CODE,delta=1
    17                           	psect	text6,global,reloc=2,class=CODE,delta=1
    18                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    19                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    20                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    21                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    22   000000                     
    23                           ; Generated 17/10/2023 GMT
    24                           ; 
    25                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    26                           ; All rights reserved.
    27                           ; 
    28                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    29                           ; 
    30                           ; Redistribution and use in source and binary forms, with or without modification, are
    31                           ; permitted provided that the following conditions are met:
    32                           ; 
    33                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    34                           ;        conditions and the following disclaimer.
    35                           ; 
    36                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    37                           ;        of conditions and the following disclaimer in the documentation and/or other
    38                           ;        materials provided with the distribution. Publication is not required when
    39                           ;        this file is used in an embedded application.
    40                           ; 
    41                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    42                           ;        software without specific prior written permission.
    43                           ; 
    44                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    45                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    46                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    47                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    48                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    49                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    50                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    51                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    52                           ; 
    53                           ; 
    54                           ; Code-generator required, PIC18F4620 Definitions
    55                           ; 
    56                           ; SFR Addresses
    57   000000                     
    58                           	psect	idataCOMRAM
    59   0013AE                     __pidataCOMRAM:
    60                           	callstack 0
    61                           
    62                           ;initializer for _port_registers
    63   0013AE  80                 	db	128
    64   0013AF  0F                 	db	15
    65   0013B0  81                 	db	129
    66   0013B1  0F                 	db	15
    67   0013B2  82                 	db	130
    68   0013B3  0F                 	db	15
    69   0013B4  83                 	db	131
    70   0013B5  0F                 	db	15
    71   0013B6  84                 	db	132
    72   0013B7  0F                 	db	15
    73                           
    74                           ;initializer for _lat_registers
    75   0013B8  89                 	db	137
    76   0013B9  0F                 	db	15
    77   0013BA  8A                 	db	138
    78   0013BB  0F                 	db	15
    79   0013BC  8B                 	db	139
    80   0013BD  0F                 	db	15
    81   0013BE  8C                 	db	140
    82   0013BF  0F                 	db	15
    83   0013C0  8D                 	db	141
    84   0013C1  0F                 	db	15
    85                           
    86                           ;initializer for _tris_registers
    87   0013C2  92                 	db	146
    88   0013C3  0F                 	db	15
    89   0013C4  93                 	db	147
    90   0013C5  0F                 	db	15
    91   0013C6  94                 	db	148
    92   0013C7  0F                 	db	15
    93   0013C8  95                 	db	149
    94   0013C9  0F                 	db	15
    95   0013CA  96                 	db	150
    96   0013CB  0F                 	db	15
    97                           
    98                           ;initializer for _number
    99   0013CC  2D                 	db	45
   100                           
   101                           ;initializer for _seven
   102   0013CD  82                 	db	130
   103   0013CE  8A                 	db	138
   104   0013CF  92                 	db	146
   105   0013D0  9A                 	db	154
   106   0013D1  00                 	db	0
   107                           
   108                           ;initializer for _pin1
   109   0013D2  0B                 	db	11
   110                           
   111                           ;initializer for _pin0
   112   0013D3  03                 	db	3
   113                           
   114                           	psect	nvCOMRAM
   115   00003B                     __pnvCOMRAM:
   116                           	callstack 0
   117   00003B                     _ret:
   118                           	callstack 0
   119   00003B                     	ds	1
   120   000000                     _PORTE	set	3972
   121   000000                     _PORTD	set	3971
   122   000000                     _PORTC	set	3970
   123   000000                     _PORTB	set	3969
   124   000000                     _PORTA	set	3968
   125   000000                     _LATA	set	3977
   126   000000                     _TRISA	set	3986
   127   000000                     _TRISE	set	3990
   128   000000                     _TRISD	set	3989
   129   000000                     _TRISC	set	3988
   130   000000                     _TRISB	set	3987
   131   000000                     _LATE	set	3981
   132   000000                     _LATD	set	3980
   133   000000                     _LATC	set	3979
   134   000000                     _LATB	set	3978
   135                           
   136                           ; #config settings
   137                           
   138                           	psect	cinit
   139   001378                     __pcinit:
   140                           	callstack 0
   141   001378                     start_initialization:
   142                           	callstack 0
   143   001378                     __initialization:
   144                           	callstack 0
   145                           
   146                           ; Initialize objects allocated to COMRAM (38 bytes)
   147                           ; load TBLPTR registers with __pidataCOMRAM
   148   001378  0EAE               	movlw	low __pidataCOMRAM
   149   00137A  6EF6               	movwf	tblptrl,c
   150   00137C  0E13               	movlw	high __pidataCOMRAM
   151   00137E  6EF7               	movwf	tblptrh,c
   152   001380  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   153   001382  6EF8               	movwf	tblptru,c
   154   001384  EE00  F001         	lfsr	0,__pdataCOMRAM
   155   001388  EE10 F026          	lfsr	1,38
   156   00138C                     copy_data0:
   157   00138C  0009               	tblrd		*+
   158   00138E  CFF5 FFEE          	movff	tablat,postinc0
   159   001392  50E5               	movf	postdec1,w,c
   160   001394  50E1               	movf	fsr1l,w,c
   161   001396  E1FA               	bnz	copy_data0
   162                           
   163                           ; Clear objects allocated to COMRAM (7 bytes)
   164   001398  EE00  F034         	lfsr	0,__pbssCOMRAM
   165   00139C  0E07               	movlw	7
   166   00139E                     clear_0:
   167   00139E  6AEE               	clrf	postinc0,c
   168   0013A0  06E8               	decf	wreg,f,c
   169   0013A2  E1FD               	bnz	clear_0
   170   0013A4                     end_of_initialization:
   171                           	callstack 0
   172   0013A4                     __end_of__initialization:
   173                           	callstack 0
   174   0013A4  0E00               	movlw	low (__Lmediumconst shr (0+16))
   175   0013A6  6EF8               	movwf	tblptru,c
   176   0013A8  0100               	movlb	0
   177   0013AA  EF02  F009         	goto	_main	;jump to C main() function
   178                           
   179                           	psect	bssCOMRAM
   180   000034                     __pbssCOMRAM:
   181                           	callstack 0
   182   000034                     relay_turn_off@F2898:
   183                           	callstack 0
   184   000034                     	ds	1
   185   000035                     relay_turn_on@F2893:
   186                           	callstack 0
   187   000035                     	ds	1
   188   000036                     relay_initialization@F2888:
   189                           	callstack 0
   190   000036                     	ds	1
   191   000037                     led_turn_toggle@F2910:
   192                           	callstack 0
   193   000037                     	ds	1
   194   000038                     led_turn_off@F2905:
   195                           	callstack 0
   196   000038                     	ds	1
   197   000039                     led_turn_on@F2900:
   198                           	callstack 0
   199   000039                     	ds	1
   200   00003A                     led_initialize@F2895:
   201                           	callstack 0
   202   00003A                     	ds	1
   203                           
   204                           	psect	dataCOMRAM
   205   000001                     __pdataCOMRAM:
   206                           	callstack 0
   207   000001                     _port_registers:
   208                           	callstack 0
   209   000001                     	ds	10
   210   00000B                     _lat_registers:
   211                           	callstack 0
   212   00000B                     	ds	10
   213   000015                     _tris_registers:
   214                           	callstack 0
   215   000015                     	ds	10
   216   00001F                     _number:
   217                           	callstack 0
   218   00001F                     	ds	1
   219   000020                     _seven:
   220                           	callstack 0
   221   000020                     	ds	5
   222   000025                     _pin1:
   223                           	callstack 0
   224   000025                     	ds	1
   225   000026                     _pin0:
   226                           	callstack 0
   227   000026                     	ds	1
   228                           
   229                           	psect	cstackCOMRAM
   230   000027                     __pcstackCOMRAM:
   231                           	callstack 0
   232   000027                     gpio_pin_direction_intialize@_pin_config:
   233                           	callstack 0
   234   000027                     gpio_pin_write_logic@_pin_config:
   235                           	callstack 0
   236                           
   237                           ; 1 bytes @ 0x0
   238   000027                     	ds	1
   239   000028                     ??_gpio_pin_direction_intialize:
   240   000028                     gpio_pin_write_logic@logic:
   241                           	callstack 0
   242                           
   243                           ; 1 bytes @ 0x1
   244   000028                     	ds	1
   245   000029                     ??_gpio_pin_write_logic:
   246                           
   247                           ; 1 bytes @ 0x2
   248   000029                     	ds	4
   249   00002D                     gpio_pin_direction_intialize@ret:
   250                           	callstack 0
   251                           
   252                           ; 1 bytes @ 0x6
   253   00002D                     	ds	1
   254   00002E                     gpio_pin_write_logic@ret:
   255                           	callstack 0
   256                           
   257                           ; 1 bytes @ 0x7
   258   00002E                     	ds	1
   259   00002F                     gpio_pin_initialize@_pin_config:
   260                           	callstack 0
   261   00002F                     sev_seg_write_number@seg:
   262                           	callstack 0
   263                           
   264                           ; 1 bytes @ 0x8
   265   00002F                     	ds	1
   266   000030                     gpio_pin_initialize@ret:
   267                           	callstack 0
   268   000030                     sev_seg_write_number@number:
   269                           	callstack 0
   270                           
   271                           ; 1 bytes @ 0x9
   272   000030                     	ds	1
   273   000031                     sev_seg_initialize@seg:
   274                           	callstack 0
   275   000031                     sev_seg_write_number@ret:
   276                           	callstack 0
   277                           
   278                           ; 1 bytes @ 0xA
   279   000031                     	ds	1
   280   000032                     sev_seg_initialize@ret:
   281                           	callstack 0
   282                           
   283                           ; 1 bytes @ 0xB
   284   000032                     	ds	1
   285   000033                     ??_main:
   286                           
   287                           ; 1 bytes @ 0xC
   288   000033                     	ds	1
   289                           
   290 ;;
   291 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   292 ;;
   293 ;; *************** function _main *****************
   294 ;; Defined at:
   295 ;;		line 22 in file "application.c"
   296 ;; Parameters:    Size  Location     Type
   297 ;;		None
   298 ;; Auto vars:     Size  Location     Type
   299 ;;		None
   300 ;; Return value:  Size  Location     Type
   301 ;;                  2  242[None  ] int 
   302 ;; Registers used:
   303 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   304 ;; Tracked objects:
   305 ;;		On entry : 0/0
   306 ;;		On exit  : 0/0
   307 ;;		Unchanged: 0/0
   308 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   309 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   310 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   311 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   312 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   313 ;;Total ram usage:        1 bytes
   314 ;; Hardware stack levels required when called: 4
   315 ;; This function calls:
   316 ;;		_application_initialize
   317 ;;		_gpio_pin_write_logic
   318 ;;		_sev_seg_write_number
   319 ;; This function is called by:
   320 ;;		Startup code after reset
   321 ;; This function uses a non-reentrant model
   322 ;;
   323                           
   324                           	psect	text0
   325   001204                     __ptext0:
   326                           	callstack 0
   327   001204                     _main:
   328                           	callstack 27
   329   001204                     
   330                           ;application.c: 23:     application_initialize();
   331   001204  ECEA  F009         	call	_application_initialize	;wreg free
   332   001208                     l243:
   333                           
   334                           ;application.c: 26:         ret = sev_seg_write_number(&seven,(uint8)(number / 10));
   335   001208  0E20               	movlw	low _seven
   336   00120A  6E2F               	movwf	sev_seg_write_number@seg^0,c
   337   00120C  0E04               	movlw	4
   338   00120E  6E30               	movwf	sev_seg_write_number@number^0,c
   339   001210  EC40  F009         	call	_sev_seg_write_number	;wreg free
   340   001214  6E3B               	movwf	_ret^0,c
   341                           
   342                           ;application.c: 27:         ret = gpio_pin_write_logic(&pin0,GPIO_HIGH);
   343   001216  0E26               	movlw	low _pin0
   344   001218  6E27               	movwf	gpio_pin_write_logic@_pin_config^0,c
   345   00121A  0E01               	movlw	1
   346   00121C  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   347   00121E  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   348   001222  6E3B               	movwf	_ret^0,c
   349   001224                     
   350                           ;application.c: 28:         _delay((unsigned long)((5)*(8000000UL/4000.0)));
   351   001224  0E0D               	movlw	13
   352   001226  6E33               	movwf	??_main^0,c
   353   001228  0EFC               	movlw	252
   354   00122A                     u937:
   355   00122A  2EE8               	decfsz	wreg,f,c
   356   00122C  D7FE               	bra	u937
   357   00122E  2E33               	decfsz	??_main^0,f,c
   358   001230  D7FC               	bra	u937
   359   001232                     
   360                           ;application.c: 29:         ret = gpio_pin_write_logic(&pin0,GPIO_LOW);
   361   001232  0E26               	movlw	low _pin0
   362   001234  6E27               	movwf	gpio_pin_write_logic@_pin_config^0,c
   363   001236  0E00               	movlw	0
   364   001238  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   365   00123A  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   366   00123E  6E3B               	movwf	_ret^0,c
   367   001240                     
   368                           ;application.c: 30:         ret = sev_seg_write_number(&seven,(uint8)(number % 10));
   369   001240  0E20               	movlw	low _seven
   370   001242  6E2F               	movwf	sev_seg_write_number@seg^0,c
   371   001244  0E05               	movlw	5
   372   001246  6E30               	movwf	sev_seg_write_number@number^0,c
   373   001248  EC40  F009         	call	_sev_seg_write_number	;wreg free
   374   00124C  6E3B               	movwf	_ret^0,c
   375   00124E                     
   376                           ;application.c: 31:         ret = gpio_pin_write_logic(&pin1,GPIO_HIGH);
   377   00124E  0E25               	movlw	low _pin1
   378   001250  6E27               	movwf	gpio_pin_write_logic@_pin_config^0,c
   379   001252  0E01               	movlw	1
   380   001254  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   381   001256  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   382   00125A  6E3B               	movwf	_ret^0,c
   383                           
   384                           ;application.c: 32:         _delay((unsigned long)((5)*(8000000UL/4000.0)));
   385   00125C  0E0D               	movlw	13
   386   00125E  6E33               	movwf	??_main^0,c
   387   001260  0EFC               	movlw	252
   388   001262                     u947:
   389   001262  2EE8               	decfsz	wreg,f,c
   390   001264  D7FE               	bra	u947
   391   001266  2E33               	decfsz	??_main^0,f,c
   392   001268  D7FC               	bra	u947
   393   00126A                     
   394                           ;application.c: 33:         ret = gpio_pin_write_logic(&pin1,GPIO_LOW);
   395   00126A  0E25               	movlw	low _pin1
   396   00126C  6E27               	movwf	gpio_pin_write_logic@_pin_config^0,c
   397   00126E  0E00               	movlw	0
   398   001270  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   399   001272  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   400   001276  6E3B               	movwf	_ret^0,c
   401   001278  EF04  F009         	goto	l243
   402   00127C  EF00  F000         	goto	start
   403   001280                     __end_of_main:
   404                           	callstack 0
   405                           
   406 ;; *************** function _sev_seg_write_number *****************
   407 ;; Defined at:
   408 ;;		line 22 in file "ECU_Layer/7_SEGMENT/ecu_seven_segment.c"
   409 ;; Parameters:    Size  Location     Type
   410 ;;  seg             1    8[COMRAM] PTR const struct .
   411 ;;		 -> seven(5), 
   412 ;;  number          1    9[COMRAM] unsigned char 
   413 ;; Auto vars:     Size  Location     Type
   414 ;;  ret             1   10[COMRAM] unsigned char 
   415 ;; Return value:  Size  Location     Type
   416 ;;                  1    wreg      unsigned char 
   417 ;; Registers used:
   418 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   419 ;; Tracked objects:
   420 ;;		On entry : 0/0
   421 ;;		On exit  : 0/0
   422 ;;		Unchanged: 0/0
   423 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   424 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   425 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   426 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   427 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   428 ;;Total ram usage:        3 bytes
   429 ;; Hardware stack levels used: 1
   430 ;; Hardware stack levels required when called: 1
   431 ;; This function calls:
   432 ;;		_gpio_pin_write_logic
   433 ;; This function is called by:
   434 ;;		_main
   435 ;; This function uses a non-reentrant model
   436 ;;
   437                           
   438                           	psect	text1
   439   001280                     __ptext1:
   440                           	callstack 0
   441   001280                     _sev_seg_write_number:
   442                           	callstack 29
   443   001280                     
   444                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 23:     std_ReturnType ret = (std_ReturnType)0
      +                          x01;
   445   001280  0E01               	movlw	1
   446   001282  6E31               	movwf	sev_seg_write_number@ret^0,c
   447                           
   448                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 24:     if(seg == ((void*)0) || number > 9){
   449   001284  502F               	movf	sev_seg_write_number@seg^0,w,c
   450   001286  B4D8               	btfsc	status,2,c
   451   001288  EF48  F009         	goto	u741
   452   00128C  EF4A  F009         	goto	u740
   453   001290                     u741:
   454   001290  EF52  F009         	goto	l1449
   455   001294                     u740:
   456   001294  0E09               	movlw	9
   457   001296  6430               	cpfsgt	sev_seg_write_number@number^0,c
   458   001298  EF50  F009         	goto	u751
   459   00129C  EF52  F009         	goto	u750
   460   0012A0                     u751:
   461   0012A0  EF56  F009         	goto	l1451
   462   0012A4                     u750:
   463   0012A4                     l1449:
   464                           
   465                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 25:         ret = (std_ReturnType)0x00;
   466   0012A4  0E00               	movlw	0
   467   0012A6  6E31               	movwf	sev_seg_write_number@ret^0,c
   468                           
   469                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 26:     }
   470   0012A8  EF79  F009         	goto	l1453
   471   0012AC                     l1451:
   472                           
   473                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 29:         gpio_pin_write_logic(&(seg->pins[0
      +                          ]),(number & 0x01));
   474   0012AC  C02F  F027         	movff	sev_seg_write_number@seg,gpio_pin_write_logic@_pin_config
   475   0012B0  5030               	movf	sev_seg_write_number@number^0,w,c
   476   0012B2  0B01               	andlw	1
   477   0012B4  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   478   0012B6  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   479                           
   480                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 30:         gpio_pin_write_logic(&(seg->pins[1
      +                          ]),((number >> 1) & 0x01));
   481   0012BA  282F               	incf	sev_seg_write_number@seg^0,w,c
   482   0012BC  6E27               	movwf	gpio_pin_write_logic@_pin_config^0,c
   483   0012BE  90D8               	bcf	status,0,c
   484   0012C0  3030               	rrcf	sev_seg_write_number@number^0,w,c
   485   0012C2  0B01               	andlw	1
   486   0012C4  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   487   0012C6  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   488                           
   489                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 31:         gpio_pin_write_logic(&(seg->pins[2
      +                          ]),((number >> 2) & 0x01));
   490   0012CA  502F               	movf	sev_seg_write_number@seg^0,w,c
   491   0012CC  0F02               	addlw	2
   492   0012CE  6E27               	movwf	gpio_pin_write_logic@_pin_config^0,c
   493   0012D0  4030               	rrncf	sev_seg_write_number@number^0,w,c
   494   0012D2  42E8               	rrncf	wreg,f,c
   495   0012D4  0B3F               	andlw	63
   496   0012D6  0B01               	andlw	1
   497   0012D8  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   498   0012DA  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   499                           
   500                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 32:         gpio_pin_write_logic(&(seg->pins[3
      +                          ]),((number >> 3) & 0x01));
   501   0012DE  502F               	movf	sev_seg_write_number@seg^0,w,c
   502   0012E0  0F03               	addlw	3
   503   0012E2  6E27               	movwf	gpio_pin_write_logic@_pin_config^0,c
   504   0012E4  3830               	swapf	sev_seg_write_number@number^0,w,c
   505   0012E6  46E8               	rlncf	wreg,f,c
   506   0012E8  0B1F               	andlw	31
   507   0012EA  0B01               	andlw	1
   508   0012EC  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   509   0012EE  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   510   0012F2                     l1453:
   511                           
   512                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 35:     return ret;
   513   0012F2  5031               	movf	sev_seg_write_number@ret^0,w,c
   514   0012F4  0012               	return		;funcret
   515   0012F6                     __end_of_sev_seg_write_number:
   516                           	callstack 0
   517                           
   518 ;; *************** function _application_initialize *****************
   519 ;; Defined at:
   520 ;;		line 38 in file "application.c"
   521 ;; Parameters:    Size  Location     Type
   522 ;;		None
   523 ;; Auto vars:     Size  Location     Type
   524 ;;		None
   525 ;; Return value:  Size  Location     Type
   526 ;;                  1    wreg      void 
   527 ;; Registers used:
   528 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   529 ;; Tracked objects:
   530 ;;		On entry : 0/0
   531 ;;		On exit  : 0/0
   532 ;;		Unchanged: 0/0
   533 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   534 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   535 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   536 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   537 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   538 ;;Total ram usage:        0 bytes
   539 ;; Hardware stack levels used: 1
   540 ;; Hardware stack levels required when called: 3
   541 ;; This function calls:
   542 ;;		_gpio_pin_initialize
   543 ;;		_sev_seg_initialize
   544 ;; This function is called by:
   545 ;;		_main
   546 ;; This function uses a non-reentrant model
   547 ;;
   548                           
   549                           	psect	text2
   550   0013D4                     __ptext2:
   551                           	callstack 0
   552   0013D4                     _application_initialize:
   553                           	callstack 27
   554   0013D4                     
   555                           ;application.c: 39:     ret = sev_seg_initialize(&seven);
   556   0013D4  0E20               	movlw	low _seven
   557   0013D6  6E31               	movwf	sev_seg_initialize@seg^0,c
   558   0013D8  EC7B  F009         	call	_sev_seg_initialize	;wreg free
   559   0013DC  6E3B               	movwf	_ret^0,c
   560                           
   561                           ;application.c: 40:     ret = gpio_pin_initialize(&pin0);
   562   0013DE  0E26               	movlw	low _pin0
   563   0013E0  6E2F               	movwf	gpio_pin_initialize@_pin_config^0,c
   564   0013E2  EC9D  F009         	call	_gpio_pin_initialize	;wreg free
   565   0013E6  6E3B               	movwf	_ret^0,c
   566                           
   567                           ;application.c: 41:     ret = gpio_pin_initialize(&pin1);
   568   0013E8  0E25               	movlw	low _pin1
   569   0013EA  6E2F               	movwf	gpio_pin_initialize@_pin_config^0,c
   570   0013EC  EC9D  F009         	call	_gpio_pin_initialize	;wreg free
   571   0013F0  6E3B               	movwf	_ret^0,c
   572   0013F2  0012               	return		;funcret
   573   0013F4                     __end_of_application_initialize:
   574                           	callstack 0
   575                           
   576 ;; *************** function _sev_seg_initialize *****************
   577 ;; Defined at:
   578 ;;		line 8 in file "ECU_Layer/7_SEGMENT/ecu_seven_segment.c"
   579 ;; Parameters:    Size  Location     Type
   580 ;;  seg             1   10[COMRAM] PTR const struct .
   581 ;;		 -> seven(5), 
   582 ;; Auto vars:     Size  Location     Type
   583 ;;  ret             1   11[COMRAM] unsigned char 
   584 ;; Return value:  Size  Location     Type
   585 ;;                  1    wreg      unsigned char 
   586 ;; Registers used:
   587 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   588 ;; Tracked objects:
   589 ;;		On entry : 0/0
   590 ;;		On exit  : 0/0
   591 ;;		Unchanged: 0/0
   592 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   593 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   594 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   595 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   596 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   597 ;;Total ram usage:        2 bytes
   598 ;; Hardware stack levels used: 1
   599 ;; Hardware stack levels required when called: 2
   600 ;; This function calls:
   601 ;;		_gpio_pin_initialize
   602 ;; This function is called by:
   603 ;;		_application_initialize
   604 ;; This function uses a non-reentrant model
   605 ;;
   606                           
   607                           	psect	text3
   608   0012F6                     __ptext3:
   609                           	callstack 0
   610   0012F6                     _sev_seg_initialize:
   611                           	callstack 27
   612   0012F6                     
   613                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 9:     std_ReturnType ret = (std_ReturnType)0x
      +                          01;
   614   0012F6  0E01               	movlw	1
   615   0012F8  6E32               	movwf	sev_seg_initialize@ret^0,c
   616                           
   617                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 10:     if(seg == ((void*)0)){
   618   0012FA  5031               	movf	sev_seg_initialize@seg^0,w,c
   619   0012FC  A4D8               	btfss	status,2,c
   620   0012FE  EF83  F009         	goto	u731
   621   001302  EF85  F009         	goto	u730
   622   001306                     u731:
   623   001306  EF89  F009         	goto	l1437
   624   00130A                     u730:
   625   00130A                     
   626                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 11:         ret = (std_ReturnType)0x00;
   627   00130A  0E00               	movlw	0
   628   00130C  6E32               	movwf	sev_seg_initialize@ret^0,c
   629                           
   630                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 12:     }
   631   00130E  EF9B  F009         	goto	l1439
   632   001312                     l1437:
   633                           
   634                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 15:         gpio_pin_initialize(&(seg->pins[0]
      +                          ));
   635   001312  C031  F02F         	movff	sev_seg_initialize@seg,gpio_pin_initialize@_pin_config
   636   001316  EC9D  F009         	call	_gpio_pin_initialize	;wreg free
   637                           
   638                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 16:         gpio_pin_initialize(&(seg->pins[1]
      +                          ));
   639   00131A  2831               	incf	sev_seg_initialize@seg^0,w,c
   640   00131C  6E2F               	movwf	gpio_pin_initialize@_pin_config^0,c
   641   00131E  EC9D  F009         	call	_gpio_pin_initialize	;wreg free
   642                           
   643                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 17:         gpio_pin_initialize(&(seg->pins[2]
      +                          ));
   644   001322  5031               	movf	sev_seg_initialize@seg^0,w,c
   645   001324  0F02               	addlw	2
   646   001326  6E2F               	movwf	gpio_pin_initialize@_pin_config^0,c
   647   001328  EC9D  F009         	call	_gpio_pin_initialize	;wreg free
   648                           
   649                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 18:         gpio_pin_initialize(&(seg->pins[3]
      +                          ));
   650   00132C  5031               	movf	sev_seg_initialize@seg^0,w,c
   651   00132E  0F03               	addlw	3
   652   001330  6E2F               	movwf	gpio_pin_initialize@_pin_config^0,c
   653   001332  EC9D  F009         	call	_gpio_pin_initialize	;wreg free
   654   001336                     l1439:
   655                           
   656                           ;ECU_Layer/7_SEGMENT/ecu_seven_segment.c: 20:     return ret;
   657   001336  5032               	movf	sev_seg_initialize@ret^0,w,c
   658   001338  0012               	return		;funcret
   659   00133A                     __end_of_sev_seg_initialize:
   660                           	callstack 0
   661                           
   662 ;; *************** function _gpio_pin_initialize *****************
   663 ;; Defined at:
   664 ;;		line 134 in file "MCAL_Layer/GPIO/hal_gpio.c"
   665 ;; Parameters:    Size  Location     Type
   666 ;;  _pin_config     1    8[COMRAM] PTR const struct .
   667 ;;		 -> pin1(1), pin0(1), seven$pins(4), seven(5), 
   668 ;;		 -> relay_initialization@pin_obj(1), led_initialize@pin_obj(1), 
   669 ;; Auto vars:     Size  Location     Type
   670 ;;  ret             1    9[COMRAM] unsigned char 
   671 ;; Return value:  Size  Location     Type
   672 ;;                  1    wreg      unsigned char 
   673 ;; Registers used:
   674 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   675 ;; Tracked objects:
   676 ;;		On entry : 0/0
   677 ;;		On exit  : 0/0
   678 ;;		Unchanged: 0/0
   679 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   680 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   681 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   682 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   683 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   684 ;;Total ram usage:        2 bytes
   685 ;; Hardware stack levels used: 1
   686 ;; Hardware stack levels required when called: 1
   687 ;; This function calls:
   688 ;;		_gpio_pin_direction_intialize
   689 ;;		_gpio_pin_write_logic
   690 ;; This function is called by:
   691 ;;		_application_initialize
   692 ;;		_sev_seg_initialize
   693 ;;		_led_initialize
   694 ;;		_motor_initialize
   695 ;;		_relay_initialization
   696 ;; This function uses a non-reentrant model
   697 ;;
   698                           
   699                           	psect	text4
   700   00133A                     __ptext4:
   701                           	callstack 0
   702   00133A                     _gpio_pin_initialize:
   703                           	callstack 27
   704   00133A                     
   705                           ;MCAL_Layer/GPIO/hal_gpio.c: 135:     std_ReturnType ret = (std_ReturnType)0x01;
   706   00133A  0E01               	movlw	1
   707   00133C  6E30               	movwf	gpio_pin_initialize@ret^0,c
   708                           
   709                           ;MCAL_Layer/GPIO/hal_gpio.c: 136:     if(((void*)0) == _pin_config ){
   710   00133E  502F               	movf	gpio_pin_initialize@_pin_config^0,w,c
   711   001340  A4D8               	btfss	status,2,c
   712   001342  EFA5  F009         	goto	u721
   713   001346  EFA7  F009         	goto	u720
   714   00134A                     u721:
   715   00134A  EFAB  F009         	goto	l1427
   716   00134E                     u720:
   717   00134E                     
   718                           ;MCAL_Layer/GPIO/hal_gpio.c: 137:         ret = (std_ReturnType)0x00;
   719   00134E  0E00               	movlw	0
   720   001350  6E30               	movwf	gpio_pin_initialize@ret^0,c
   721                           
   722                           ;MCAL_Layer/GPIO/hal_gpio.c: 138:     }
   723   001352  EFBA  F009         	goto	l1429
   724   001356                     l1427:
   725                           
   726                           ;MCAL_Layer/GPIO/hal_gpio.c: 140:         gpio_pin_direction_intialize(_pin_config);
   727   001356  C02F  F027         	movff	gpio_pin_initialize@_pin_config,gpio_pin_direction_intialize@_pin_config
   728   00135A  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   729                           
   730                           ;MCAL_Layer/GPIO/hal_gpio.c: 141:         gpio_pin_write_logic(_pin_config,_pin_config->
      +                          logic);
   731   00135E  C02F  F027         	movff	gpio_pin_initialize@_pin_config,gpio_pin_write_logic@_pin_config
   732   001362  502F               	movf	gpio_pin_initialize@_pin_config^0,w,c
   733   001364  6ED9               	movwf	fsr2l,c
   734   001366  6ADA               	clrf	fsr2h,c
   735   001368  0E00               	movlw	0
   736   00136A  BEDF               	btfsc	indf2,7,c
   737   00136C  0E01               	movlw	1
   738   00136E  6E28               	movwf	gpio_pin_write_logic@logic^0,c
   739   001370  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   740   001374                     l1429:
   741                           
   742                           ;MCAL_Layer/GPIO/hal_gpio.c: 143:     return ret;
   743   001374  5030               	movf	gpio_pin_initialize@ret^0,w,c
   744   001376  0012               	return		;funcret
   745   001378                     __end_of_gpio_pin_initialize:
   746                           	callstack 0
   747                           
   748 ;; *************** function _gpio_pin_write_logic *****************
   749 ;; Defined at:
   750 ;;		line 68 in file "MCAL_Layer/GPIO/hal_gpio.c"
   751 ;; Parameters:    Size  Location     Type
   752 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   753 ;;		 -> pin1(1), pin0(1), seven$pins(4), seven(5), 
   754 ;;		 -> relay_turn_off@pin_obj(1), relay_turn_on@pin_obj(1), relay_initialization@pin_obj(1), led_turn_off@pin_obj(1), 
   755 ;;		 -> led_turn_on@pin_obj(1), led_initialize@pin_obj(1), 
   756 ;;  logic           1    1[COMRAM] enum E2814
   757 ;; Auto vars:     Size  Location     Type
   758 ;;  ret             1    7[COMRAM] unsigned char 
   759 ;; Return value:  Size  Location     Type
   760 ;;                  1    wreg      unsigned char 
   761 ;; Registers used:
   762 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   763 ;; Tracked objects:
   764 ;;		On entry : 0/0
   765 ;;		On exit  : 0/0
   766 ;;		Unchanged: 0/0
   767 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   768 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   769 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   770 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   771 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   772 ;;Total ram usage:        8 bytes
   773 ;; Hardware stack levels used: 1
   774 ;; This function calls:
   775 ;;		Nothing
   776 ;; This function is called by:
   777 ;;		_gpio_pin_initialize
   778 ;;		_main
   779 ;;		_sev_seg_write_number
   780 ;;		_led_turn_on
   781 ;;		_led_turn_off
   782 ;;		_motor_turn_right
   783 ;;		_motor_turn_left
   784 ;;		_motor_stop
   785 ;;		_relay_turn_on
   786 ;;		_relay_turn_off
   787 ;; This function uses a non-reentrant model
   788 ;;
   789                           
   790                           	psect	text5
   791   001114                     __ptext5:
   792                           	callstack 0
   793   001114                     _gpio_pin_write_logic:
   794                           	callstack 29
   795   001114                     
   796                           ;MCAL_Layer/GPIO/hal_gpio.c: 69:     std_ReturnType ret = (std_ReturnType)0x01;
   797   001114  0E01               	movlw	1
   798   001116  6E2E               	movwf	gpio_pin_write_logic@ret^0,c
   799                           
   800                           ;MCAL_Layer/GPIO/hal_gpio.c: 70:     if(((void*)0) == _pin_config){
   801   001118  5027               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   802   00111A  A4D8               	btfss	status,2,c
   803   00111C  EF92  F008         	goto	u691
   804   001120  EF94  F008         	goto	u690
   805   001124                     u691:
   806   001124  EFEB  F008         	goto	l1413
   807   001128                     u690:
   808   001128                     
   809                           ;MCAL_Layer/GPIO/hal_gpio.c: 71:         ret = (std_ReturnType)0x00;
   810   001128  0E00               	movlw	0
   811   00112A  6E2E               	movwf	gpio_pin_write_logic@ret^0,c
   812                           
   813                           ;MCAL_Layer/GPIO/hal_gpio.c: 72:     }
   814   00112C  EF00  F009         	goto	l1415
   815   001130                     l1407:
   816                           
   817                           ;MCAL_Layer/GPIO/hal_gpio.c: 76:                 (*lat_registers[_pin_config->port] &= ~
      +                          ((uint8)1<<_pin_config->pin));
   818   001130  5027               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   819   001132  6ED9               	movwf	fsr2l,c
   820   001134  6ADA               	clrf	fsr2h,c
   821   001136  30DF               	rrcf	223,w,c
   822   001138  32E8               	rrcf	wreg,f,c
   823   00113A  32E8               	rrcf	wreg,f,c
   824   00113C  0B07               	andlw	7
   825   00113E  6E29               	movwf	??_gpio_pin_write_logic^0,c
   826   001140  0E01               	movlw	1
   827   001142  6E2A               	movwf	(??_gpio_pin_write_logic+1)^0,c
   828   001144  2A29               	incf	??_gpio_pin_write_logic^0,f,c
   829   001146  EFA7  F008         	goto	u704
   830   00114A                     u705:
   831   00114A  90D8               	bcf	status,0,c
   832   00114C  362A               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   833   00114E                     u704:
   834   00114E  2E29               	decfsz	??_gpio_pin_write_logic^0,f,c
   835   001150  EFA5  F008         	goto	u705
   836   001154  502A               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   837   001156  0AFF               	xorlw	255
   838   001158  6E2B               	movwf	(??_gpio_pin_write_logic+2)^0,c
   839   00115A  5027               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   840   00115C  6ED9               	movwf	fsr2l,c
   841   00115E  6ADA               	clrf	fsr2h,c
   842   001160  50DF               	movf	223,w,c
   843   001162  0B07               	andlw	7
   844   001164  0D02               	mullw	2
   845   001166  50F3               	movf	243,w,c
   846   001168  0F0B               	addlw	low _lat_registers
   847   00116A  6ED9               	movwf	fsr2l,c
   848   00116C  6ADA               	clrf	fsr2h,c
   849   00116E  CFDE F02C          	movff	postinc2,??_gpio_pin_write_logic+3
   850   001172  CFDD F02D          	movff	postdec2,??_gpio_pin_write_logic+4
   851   001176  C02C  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   852   00117A  C02D  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   853   00117E  502B               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   854   001180  16DF               	andwf	indf2,f,c
   855                           
   856                           ;MCAL_Layer/GPIO/hal_gpio.c: 77:                 break;
   857   001182  EF00  F009         	goto	l1415
   858   001186                     l1409:
   859                           
   860                           ;MCAL_Layer/GPIO/hal_gpio.c: 79:                 (*lat_registers[_pin_config->port] |= (
      +                          (uint8)1<<_pin_config->pin));
   861   001186  5027               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   862   001188  6ED9               	movwf	fsr2l,c
   863   00118A  6ADA               	clrf	fsr2h,c
   864   00118C  30DF               	rrcf	223,w,c
   865   00118E  32E8               	rrcf	wreg,f,c
   866   001190  32E8               	rrcf	wreg,f,c
   867   001192  0B07               	andlw	7
   868   001194  6E29               	movwf	??_gpio_pin_write_logic^0,c
   869   001196  0E01               	movlw	1
   870   001198  6E2A               	movwf	(??_gpio_pin_write_logic+1)^0,c
   871   00119A  2A29               	incf	??_gpio_pin_write_logic^0,f,c
   872   00119C  EFD2  F008         	goto	u714
   873   0011A0                     u715:
   874   0011A0  90D8               	bcf	status,0,c
   875   0011A2  362A               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   876   0011A4                     u714:
   877   0011A4  2E29               	decfsz	??_gpio_pin_write_logic^0,f,c
   878   0011A6  EFD0  F008         	goto	u715
   879   0011AA  5027               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   880   0011AC  6ED9               	movwf	fsr2l,c
   881   0011AE  6ADA               	clrf	fsr2h,c
   882   0011B0  50DF               	movf	223,w,c
   883   0011B2  0B07               	andlw	7
   884   0011B4  0D02               	mullw	2
   885   0011B6  50F3               	movf	243,w,c
   886   0011B8  0F0B               	addlw	low _lat_registers
   887   0011BA  6ED9               	movwf	fsr2l,c
   888   0011BC  6ADA               	clrf	fsr2h,c
   889   0011BE  CFDE F02B          	movff	postinc2,??_gpio_pin_write_logic+2
   890   0011C2  CFDD F02C          	movff	postdec2,??_gpio_pin_write_logic+3
   891   0011C6  C02B  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   892   0011CA  C02C  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   893   0011CE  502A               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   894   0011D0  12DF               	iorwf	indf2,f,c
   895                           
   896                           ;MCAL_Layer/GPIO/hal_gpio.c: 80:                 break;
   897   0011D2  EF00  F009         	goto	l1415
   898   0011D6                     l1413:
   899   0011D6  5028               	movf	gpio_pin_write_logic@logic^0,w,c
   900   0011D8  6E29               	movwf	??_gpio_pin_write_logic^0,c
   901   0011DA  6A2A               	clrf	(??_gpio_pin_write_logic+1)^0,c
   902                           
   903                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   904                           ; Switch size 1, requested type "simple"
   905                           ; Number of cases is 1, Range of values is 0 to 0
   906                           ; switch strategies available:
   907                           ; Name         Instructions Cycles
   908                           ; simple_byte            4     3 (average)
   909                           ;	Chosen strategy is simple_byte
   910   0011DC  502A               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   911   0011DE  0A00               	xorlw	0	; case 0
   912   0011E0  B4D8               	btfsc	status,2,c
   913   0011E2  EFF5  F008         	goto	l1619
   914   0011E6  EF00  F009         	goto	l1415
   915   0011EA                     l1619:
   916                           
   917                           ; Switch size 1, requested type "simple"
   918                           ; Number of cases is 2, Range of values is 0 to 1
   919                           ; switch strategies available:
   920                           ; Name         Instructions Cycles
   921                           ; simple_byte            7     4 (average)
   922                           ;	Chosen strategy is simple_byte
   923   0011EA  5029               	movf	??_gpio_pin_write_logic^0,w,c
   924   0011EC  0A00               	xorlw	0	; case 0
   925   0011EE  B4D8               	btfsc	status,2,c
   926   0011F0  EF98  F008         	goto	l1407
   927   0011F4  0A01               	xorlw	1	; case 1
   928   0011F6  B4D8               	btfsc	status,2,c
   929   0011F8  EFC3  F008         	goto	l1409
   930   0011FC  EF00  F009         	goto	l1415
   931   001200                     l1415:
   932                           
   933                           ;MCAL_Layer/GPIO/hal_gpio.c: 86:     return ret;
   934   001200  502E               	movf	gpio_pin_write_logic@ret^0,w,c
   935   001202  0012               	return		;funcret
   936   001204                     __end_of_gpio_pin_write_logic:
   937                           	callstack 0
   938                           
   939 ;; *************** function _gpio_pin_direction_intialize *****************
   940 ;; Defined at:
   941 ;;		line 21 in file "MCAL_Layer/GPIO/hal_gpio.c"
   942 ;; Parameters:    Size  Location     Type
   943 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   944 ;;		 -> pin1(1), pin0(1), seven$pins(4), seven(5), 
   945 ;;		 -> relay_initialization@pin_obj(1), led_initialize@pin_obj(1), 
   946 ;; Auto vars:     Size  Location     Type
   947 ;;  ret             1    6[COMRAM] unsigned char 
   948 ;; Return value:  Size  Location     Type
   949 ;;                  1    wreg      unsigned char 
   950 ;; Registers used:
   951 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   952 ;; Tracked objects:
   953 ;;		On entry : 0/0
   954 ;;		On exit  : 0/0
   955 ;;		Unchanged: 0/0
   956 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   957 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   958 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   959 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   960 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   961 ;;Total ram usage:        7 bytes
   962 ;; Hardware stack levels used: 1
   963 ;; This function calls:
   964 ;;		Nothing
   965 ;; This function is called by:
   966 ;;		_gpio_pin_initialize
   967 ;;		_button_initialize
   968 ;; This function uses a non-reentrant model
   969 ;;
   970                           
   971                           	psect	text6
   972   001002                     __ptext6:
   973                           	callstack 0
   974   001002                     _gpio_pin_direction_intialize:
   975                           	callstack 27
   976   001002                     
   977                           ;MCAL_Layer/GPIO/hal_gpio.c: 22:     std_ReturnType ret = (std_ReturnType)0x01;
   978   001002  0E01               	movlw	1
   979   001004  6E2D               	movwf	gpio_pin_direction_intialize@ret^0,c
   980                           
   981                           ;MCAL_Layer/GPIO/hal_gpio.c: 23:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          8 - 1){
   982   001006  5027               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   983   001008  B4D8               	btfsc	status,2,c
   984   00100A  EF09  F008         	goto	u641
   985   00100E  EF0B  F008         	goto	u640
   986   001012                     u641:
   987   001012  EF1B  F008         	goto	l1389
   988   001016                     u640:
   989   001016  5027               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   990   001018  6ED9               	movwf	fsr2l,c
   991   00101A  6ADA               	clrf	fsr2h,c
   992   00101C  30DF               	rrcf	223,w,c
   993   00101E  32E8               	rrcf	wreg,f,c
   994   001020  32E8               	rrcf	wreg,f,c
   995   001022  0B07               	andlw	7
   996   001024  6E28               	movwf	??_gpio_pin_direction_intialize^0,c
   997   001026  0E07               	movlw	7
   998   001028  6428               	cpfsgt	??_gpio_pin_direction_intialize^0,c
   999   00102A  EF19  F008         	goto	u651
  1000   00102E  EF1B  F008         	goto	u650
  1001   001032                     u651:
  1002   001032  EF72  F008         	goto	l1397
  1003   001036                     u650:
  1004   001036                     l1389:
  1005                           
  1006                           ;MCAL_Layer/GPIO/hal_gpio.c: 24:         ret = (std_ReturnType)0x00;
  1007   001036  0E00               	movlw	0
  1008   001038  6E2D               	movwf	gpio_pin_direction_intialize@ret^0,c
  1009                           
  1010                           ;MCAL_Layer/GPIO/hal_gpio.c: 25:     }
  1011   00103A  EF88  F008         	goto	l1399
  1012   00103E                     l1391:
  1013                           
  1014                           ;MCAL_Layer/GPIO/hal_gpio.c: 30:             (*tris_registers[_pin_config->port] &= ~((u
      +                          int8)1<<_pin_config->pin));
  1015   00103E  5027               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  1016   001040  6ED9               	movwf	fsr2l,c
  1017   001042  6ADA               	clrf	fsr2h,c
  1018   001044  30DF               	rrcf	223,w,c
  1019   001046  32E8               	rrcf	wreg,f,c
  1020   001048  32E8               	rrcf	wreg,f,c
  1021   00104A  0B07               	andlw	7
  1022   00104C  6E28               	movwf	??_gpio_pin_direction_intialize^0,c
  1023   00104E  0E01               	movlw	1
  1024   001050  6E29               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
  1025   001052  2A28               	incf	??_gpio_pin_direction_intialize^0,f,c
  1026   001054  EF2E  F008         	goto	u664
  1027   001058                     u665:
  1028   001058  90D8               	bcf	status,0,c
  1029   00105A  3629               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
  1030   00105C                     u664:
  1031   00105C  2E28               	decfsz	??_gpio_pin_direction_intialize^0,f,c
  1032   00105E  EF2C  F008         	goto	u665
  1033   001062  5029               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
  1034   001064  0AFF               	xorlw	255
  1035   001066  6E2A               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
  1036   001068  5027               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  1037   00106A  6ED9               	movwf	fsr2l,c
  1038   00106C  6ADA               	clrf	fsr2h,c
  1039   00106E  50DF               	movf	223,w,c
  1040   001070  0B07               	andlw	7
  1041   001072  0D02               	mullw	2
  1042   001074  50F3               	movf	243,w,c
  1043   001076  0F15               	addlw	low _tris_registers
  1044   001078  6ED9               	movwf	fsr2l,c
  1045   00107A  6ADA               	clrf	fsr2h,c
  1046   00107C  CFDE F02B          	movff	postinc2,??_gpio_pin_direction_intialize+3
  1047   001080  CFDD F02C          	movff	postdec2,??_gpio_pin_direction_intialize+4
  1048   001084  C02B  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
  1049   001088  C02C  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
  1050   00108C  502A               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
  1051   00108E  16DF               	andwf	indf2,f,c
  1052                           
  1053                           ;MCAL_Layer/GPIO/hal_gpio.c: 31:             break;
  1054   001090  EF88  F008         	goto	l1399
  1055   001094                     l1393:
  1056                           
  1057                           ;MCAL_Layer/GPIO/hal_gpio.c: 33:             (*tris_registers[_pin_config->port] |= ((ui
      +                          nt8)1<<_pin_config->pin));
  1058   001094  5027               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  1059   001096  6ED9               	movwf	fsr2l,c
  1060   001098  6ADA               	clrf	fsr2h,c
  1061   00109A  30DF               	rrcf	223,w,c
  1062   00109C  32E8               	rrcf	wreg,f,c
  1063   00109E  32E8               	rrcf	wreg,f,c
  1064   0010A0  0B07               	andlw	7
  1065   0010A2  6E28               	movwf	??_gpio_pin_direction_intialize^0,c
  1066   0010A4  0E01               	movlw	1
  1067   0010A6  6E29               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
  1068   0010A8  2A28               	incf	??_gpio_pin_direction_intialize^0,f,c
  1069   0010AA  EF59  F008         	goto	u674
  1070   0010AE                     u675:
  1071   0010AE  90D8               	bcf	status,0,c
  1072   0010B0  3629               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
  1073   0010B2                     u674:
  1074   0010B2  2E28               	decfsz	??_gpio_pin_direction_intialize^0,f,c
  1075   0010B4  EF57  F008         	goto	u675
  1076   0010B8  5027               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  1077   0010BA  6ED9               	movwf	fsr2l,c
  1078   0010BC  6ADA               	clrf	fsr2h,c
  1079   0010BE  50DF               	movf	223,w,c
  1080   0010C0  0B07               	andlw	7
  1081   0010C2  0D02               	mullw	2
  1082   0010C4  50F3               	movf	243,w,c
  1083   0010C6  0F15               	addlw	low _tris_registers
  1084   0010C8  6ED9               	movwf	fsr2l,c
  1085   0010CA  6ADA               	clrf	fsr2h,c
  1086   0010CC  CFDE F02A          	movff	postinc2,??_gpio_pin_direction_intialize+2
  1087   0010D0  CFDD F02B          	movff	postdec2,??_gpio_pin_direction_intialize+3
  1088   0010D4  C02A  FFD9         	movff	??_gpio_pin_direction_intialize+2,fsr2l
  1089   0010D8  C02B  FFDA         	movff	??_gpio_pin_direction_intialize+3,fsr2h
  1090   0010DC  5029               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
  1091   0010DE  12DF               	iorwf	indf2,f,c
  1092                           
  1093                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:             break;
  1094   0010E0  EF88  F008         	goto	l1399
  1095   0010E4                     l1397:
  1096   0010E4  5027               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  1097   0010E6  6ED9               	movwf	fsr2l,c
  1098   0010E8  6ADA               	clrf	fsr2h,c
  1099   0010EA  BCDF               	btfsc	indf2,6,c
  1100   0010EC  EF7A  F008         	goto	u681
  1101   0010F0  EF7D  F008         	goto	u680
  1102   0010F4                     u681:
  1103   0010F4  0E01               	movlw	1
  1104   0010F6  EF7E  F008         	goto	u686
  1105   0010FA                     u680:
  1106   0010FA  0E00               	movlw	0
  1107   0010FC                     u686:
  1108                           
  1109                           ; Switch size 1, requested type "simple"
  1110                           ; Number of cases is 2, Range of values is 0 to 1
  1111                           ; switch strategies available:
  1112                           ; Name         Instructions Cycles
  1113                           ; simple_byte            7     4 (average)
  1114                           ;	Chosen strategy is simple_byte
  1115   0010FC  0A00               	xorlw	0	; case 0
  1116   0010FE  B4D8               	btfsc	status,2,c
  1117   001100  EF1F  F008         	goto	l1391
  1118   001104  0A01               	xorlw	1	; case 1
  1119   001106  B4D8               	btfsc	status,2,c
  1120   001108  EF4A  F008         	goto	l1393
  1121   00110C  EF1B  F008         	goto	l1389
  1122   001110                     l1399:
  1123                           
  1124                           ;MCAL_Layer/GPIO/hal_gpio.c: 39:     return ret;
  1125   001110  502D               	movf	gpio_pin_direction_intialize@ret^0,w,c
  1126   001112  0012               	return		;funcret
  1127   001114                     __end_of_gpio_pin_direction_intialize:
  1128                           	callstack 0
  1129                           
  1130                           	psect	smallconst
  1131   001000                     __psmallconst:
  1132                           	callstack 0
  1133   001000  00                 	db	0
  1134   001001  00                 	db	0	; dummy byte at the end
  1135   000000                     
  1136                           	psect	rparam
  1137   000000                     
  1138                           	psect	config
  1139                           
  1140                           ; Padding undefined space
  1141   300000                     	org	3145728
  1142   300000  FF                 	db	255
  1143                           
  1144                           ;Config register CONFIG1H @ 0x300001
  1145                           ;	Oscillator Selection bits
  1146                           ;	OSC = HS, HS oscillator
  1147                           ;	Fail-Safe Clock Monitor Enable bit
  1148                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1149                           ;	Internal/External Oscillator Switchover bit
  1150                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1151   300001                     	org	3145729
  1152   300001  02                 	db	2
  1153                           
  1154                           ;Config register CONFIG2L @ 0x300002
  1155                           ;	Power-up Timer Enable bit
  1156                           ;	PWRT = OFF, PWRT disabled
  1157                           ;	Brown-out Reset Enable bits
  1158                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  1159                           ;	Brown Out Reset Voltage bits
  1160                           ;	BORV = 1, 
  1161   300002                     	org	3145730
  1162   300002  09                 	db	9
  1163                           
  1164                           ;Config register CONFIG2H @ 0x300003
  1165                           ;	Watchdog Timer Enable bit
  1166                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1167                           ;	Watchdog Timer Postscale Select bits
  1168                           ;	WDTPS = 32768, 1:32768
  1169   300003                     	org	3145731
  1170   300003  1E                 	db	30
  1171                           
  1172                           ; Padding undefined space
  1173   300004                     	org	3145732
  1174   300004  FF                 	db	255
  1175                           
  1176                           ;Config register CONFIG3H @ 0x300005
  1177                           ;	CCP2 MUX bit
  1178                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1179                           ;	PORTB A/D Enable bit
  1180                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  1181                           ;	Low-Power Timer1 Oscillator Enable bit
  1182                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1183                           ;	MCLR Pin Enable bit
  1184                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1185   300005                     	org	3145733
  1186   300005  81                 	db	129
  1187                           
  1188                           ;Config register CONFIG4L @ 0x300006
  1189                           ;	Stack Full/Underflow Reset Enable bit
  1190                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1191                           ;	Single-Supply ICSP Enable bit
  1192                           ;	LVP = OFF, Single-Supply ICSP disabled
  1193                           ;	Extended Instruction Set Enable bit
  1194                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1195                           ;	Background Debugger Enable bit
  1196                           ;	DEBUG = 0x1, unprogrammed default
  1197   300006                     	org	3145734
  1198   300006  81                 	db	129
  1199                           
  1200                           ; Padding undefined space
  1201   300007                     	org	3145735
  1202   300007  FF                 	db	255
  1203                           
  1204                           ;Config register CONFIG5L @ 0x300008
  1205                           ;	Code Protection bit
  1206                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1207                           ;	Code Protection bit
  1208                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1209                           ;	Code Protection bit
  1210                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1211                           ;	Code Protection bit
  1212                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1213   300008                     	org	3145736
  1214   300008  0F                 	db	15
  1215                           
  1216                           ;Config register CONFIG5H @ 0x300009
  1217                           ;	Boot Block Code Protection bit
  1218                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1219                           ;	Data EEPROM Code Protection bit
  1220                           ;	CPD = OFF, Data EEPROM not code-protected
  1221   300009                     	org	3145737
  1222   300009  C0                 	db	192
  1223                           
  1224                           ;Config register CONFIG6L @ 0x30000A
  1225                           ;	Write Protection bit
  1226                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1227                           ;	Write Protection bit
  1228                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1229                           ;	Write Protection bit
  1230                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1231                           ;	Write Protection bit
  1232                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1233   30000A                     	org	3145738
  1234   30000A  0F                 	db	15
  1235                           
  1236                           ;Config register CONFIG6H @ 0x30000B
  1237                           ;	Configuration Register Write Protection bit
  1238                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1239                           ;	Boot Block Write Protection bit
  1240                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1241                           ;	Data EEPROM Write Protection bit
  1242                           ;	WRTD = OFF, Data EEPROM not write-protected
  1243   30000B                     	org	3145739
  1244   30000B  E0                 	db	224
  1245                           
  1246                           ;Config register CONFIG7L @ 0x30000C
  1247                           ;	Table Read Protection bit
  1248                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1249                           ;	Table Read Protection bit
  1250                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1251                           ;	Table Read Protection bit
  1252                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1253                           ;	Table Read Protection bit
  1254                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1255   30000C                     	org	3145740
  1256   30000C  0F                 	db	15
  1257                           
  1258                           ;Config register CONFIG7H @ 0x30000D
  1259                           ;	Boot Block Table Read Protection bit
  1260                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1261   30000D                     	org	3145741
  1262   30000D  40                 	db	64
  1263                           tosu	equ	0xFFF
  1264                           tosh	equ	0xFFE
  1265                           tosl	equ	0xFFD
  1266                           stkptr	equ	0xFFC
  1267                           pclatu	equ	0xFFB
  1268                           pclath	equ	0xFFA
  1269                           pcl	equ	0xFF9
  1270                           tblptru	equ	0xFF8
  1271                           tblptrh	equ	0xFF7
  1272                           tblptrl	equ	0xFF6
  1273                           tablat	equ	0xFF5
  1274                           prodh	equ	0xFF4
  1275                           prodl	equ	0xFF3
  1276                           indf0	equ	0xFEF
  1277                           postinc0	equ	0xFEE
  1278                           postdec0	equ	0xFED
  1279                           preinc0	equ	0xFEC
  1280                           plusw0	equ	0xFEB
  1281                           fsr0h	equ	0xFEA
  1282                           fsr0l	equ	0xFE9
  1283                           wreg	equ	0xFE8
  1284                           indf1	equ	0xFE7
  1285                           postinc1	equ	0xFE6
  1286                           postdec1	equ	0xFE5
  1287                           preinc1	equ	0xFE4
  1288                           plusw1	equ	0xFE3
  1289                           fsr1h	equ	0xFE2
  1290                           fsr1l	equ	0xFE1
  1291                           bsr	equ	0xFE0
  1292                           indf2	equ	0xFDF
  1293                           postinc2	equ	0xFDE
  1294                           postdec2	equ	0xFDD
  1295                           preinc2	equ	0xFDC
  1296                           plusw2	equ	0xFDB
  1297                           fsr2h	equ	0xFDA
  1298                           fsr2l	equ	0xFD9
  1299                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        38
    BSS         7
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     13      59
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(1) Largest target is 5
		 -> led_initialize@pin_obj(COMRAM[1]), pin0(COMRAM[1]), pin1(COMRAM[1]), relay_initialization@pin_obj(COMRAM[1]), 
		 -> seven(COMRAM[5]), seven$pins(COMRAM[4]), 

    gpio_pin_initialize@_pin_config	PTR const struct . size(1) Largest target is 5
		 -> led_initialize@pin_obj(COMRAM[1]), pin0(COMRAM[1]), pin1(COMRAM[1]), relay_initialization@pin_obj(COMRAM[1]), 
		 -> seven(COMRAM[5]), seven$pins(COMRAM[4]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 5
		 -> led_initialize@pin_obj(COMRAM[1]), led_turn_off@pin_obj(COMRAM[1]), led_turn_on@pin_obj(COMRAM[1]), pin0(COMRAM[1]), 
		 -> pin1(COMRAM[1]), relay_initialization@pin_obj(COMRAM[1]), relay_turn_off@pin_obj(COMRAM[1]), relay_turn_on@pin_obj(COMRAM[1]), 
		 -> seven(COMRAM[5]), seven$pins(COMRAM[4]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    sev_seg_initialize@seg	PTR const struct . size(1) Largest target is 5
		 -> seven(COMRAM[5]), 

    sev_seg_write_number@seg	PTR const struct . size(1) Largest target is 5
		 -> seven(COMRAM[5]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _sev_seg_write_number->_gpio_pin_write_logic
    _application_initialize->_sev_seg_initialize
    _sev_seg_initialize->_gpio_pin_initialize
    _gpio_pin_initialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0   15340
                                             12 COMRAM     1     1      0
             _application_initialize
               _gpio_pin_write_logic
               _sev_seg_write_number
 ---------------------------------------------------------------------------------
 (1) _sev_seg_write_number                                 3     1      2    3592
                                              8 COMRAM     3     1      2
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _application_initialize                               0     0      0    8704
                _gpio_pin_initialize
                 _sev_seg_initialize
 ---------------------------------------------------------------------------------
 (2) _sev_seg_initialize                                   2     1      1    4457
                                             10 COMRAM     2     1      1
                _gpio_pin_initialize
 ---------------------------------------------------------------------------------
 (3) _gpio_pin_initialize                                  2     1      1    4247
                                              8 COMRAM     2     1      1
       _gpio_pin_direction_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_write_logic                                 8     6      2    3044
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (4) _gpio_pin_direction_intialize                         7     6      1     331
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_initialize
     _gpio_pin_initialize
       _gpio_pin_direction_intialize
       _gpio_pin_write_logic
     _sev_seg_initialize
       _gpio_pin_initialize
   _gpio_pin_write_logic
   _sev_seg_write_number
     _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      D      3B       1       46.5%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      3B      39        0.0%
DATA                 0      0      3B       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Mon Jul 01 07:15:20 2024

                                    l153 1112                                      l170 1202  
                                    l243 1208                                      l249 13F2  
                                    l265 12F4                                      l258 1338  
                                    l187 1376                                      u640 1016  
                                    u704 114E                                      u720 134E  
                                    u641 1012                                      u705 114A  
                                    u721 134A                                      u650 1036  
                                    u714 11A4                                      u730 130A  
                                    u651 1032                                      u715 11A0  
                                    u731 1306                                      u740 1294  
                                    u741 1290                                      u750 12A4  
                                    u751 12A0                                      u680 10FA  
                                    u664 105C                                      u681 10F4  
                                    u665 1058                                      u674 10B2  
                                    u690 1128                                      u675 10AE  
                                    u691 1124                                      u686 10FC  
                                    u937 122A                                      u947 1262  
                                    _ret 003B                      led_initialize@F2895 003A  
                                    wreg 0FE8                                     l1403 1114  
                                   l1405 1128                                     l1413 11D6  
                                   l1407 1130                                     l1415 1200  
                                   l1423 133A                                     l1409 1186  
                                   l1425 134E                                     l1433 12F6  
                                   l1427 1356                                     l1435 130A  
                                   l1443 13D4                                     l1451 12AC  
                                   l1611 124E                                     l1603 1204  
                                   l1429 1374                                     l1437 1312  
                                   l1453 12F2                                     l1445 1280  
                                   l1613 126A                                     l1605 1224  
                                   l1391 103E                                     l1439 1336  
                                   l1447 1294                                     l1607 1232  
                                   l1393 1094                                     l1385 1002  
                                   l1449 12A4                                     l1609 1240  
                                   l1387 1016                                     l1619 11EA  
                                   l1397 10E4                                     l1389 1036  
                                   l1399 1110                                     _LATA 0F89  
                                   _LATB 0F8A                                     _LATC 0F8B  
                                   _LATD 0F8C                                     _LATE 0F8D  
                                   _main 1204                                     _pin0 0026  
                                   _pin1 0025                                     fsr2h 0FDA  
                                   indf2 0FDF                                     fsr1l 0FE1  
                                   fsr2l 0FD9                                     prodl 0FF3  
                                   start 0000                             ___param_bank 0000  
                   _gpio_pin_write_logic 1114                                    ?_main 0027  
               ??_application_initialize 0033                      relay_turn_off@F2898 0034  
                                  _PORTA 0F80                                    _PORTB 0F81  
                                  _PORTC 0F82                                    _PORTD 0F83  
                                  _PORTE 0F84                                    _TRISA 0F92  
                                  _TRISB 0F93                                    _TRISC 0F94  
                                  _TRISD 0F95                                    _TRISE 0F96  
                                  _seven 0020                                    tablat 0FF5  
                                  status 0FD8                          __initialization 1378  
                           __end_of_main 1280                    ?_gpio_pin_write_logic 0027  
                          _lat_registers 000B                                   ??_main 0033  
                          __activetblptr 0002                         led_turn_on@F2900 0039  
                                 clear_0 139E                                   isa$std 0001  
                                 _number 001F  gpio_pin_direction_intialize@_pin_config 0027  
                           __pdataCOMRAM 0001                             __mediumconst 0000  
                                 tblptrh 0FF7                                   tblptrl 0FF6  
                                 tblptru 0FF8                       _sev_seg_initialize 12F6  
                             __accesstop 0080                  __end_of__initialization 13A4  
                    ?_sev_seg_initialize 0031                            ___rparam_used 0001  
                 ??_gpio_pin_write_logic 0029                           __pcstackCOMRAM 0027  
                sev_seg_write_number@seg 002F                  sev_seg_write_number@ret 0031  
                   ??_sev_seg_initialize 0032             __end_of_sev_seg_write_number 12F6  
                 _application_initialize 13D4                               __pnvCOMRAM 003B  
                      led_turn_off@F2905 0038                     led_turn_toggle@F2910 0037  
                         _tris_registers 0015                                  __Hparam 0000  
                                __Lparam 0000                      _gpio_pin_initialize 133A  
                           __psmallconst 1000                                  __pcinit 1378  
                                __ramtop 1000                                  __ptext0 1204  
                                __ptext1 1280                                  __ptext2 13D4  
                                __ptext3 12F6                                  __ptext4 133A  
                                __ptext5 1114                                  __ptext6 1002  
                   ?_gpio_pin_initialize 002F                     end_of_initialization 13A4  
                          __Lmediumconst 0000                                  postdec1 0FE5  
                                postdec2 0FDD                                  postinc0 0FEE  
                                postinc2 0FDE                     _sev_seg_write_number 1280  
   __end_of_gpio_pin_direction_intialize 1114             _gpio_pin_direction_intialize 1002  
                  ??_gpio_pin_initialize 0030                       relay_turn_on@F2893 0035  
                  ?_sev_seg_write_number 002F                            __pidataCOMRAM 13AE  
                    start_initialization 1378            ?_gpio_pin_direction_intialize 0027  
                ?_application_initialize 0027                              __pbssCOMRAM 0034  
         __end_of_application_initialize 13F4          gpio_pin_direction_intialize@ret 002D  
        gpio_pin_write_logic@_pin_config 0027                   ??_sev_seg_write_number 0031  
              gpio_pin_write_logic@logic 0028                              __smallconst 1000  
         ??_gpio_pin_direction_intialize 0028                   gpio_pin_initialize@ret 0030  
                gpio_pin_write_logic@ret 002E                                copy_data0 138C  
              relay_initialization@F2888 0036                                 __Hrparam 0000  
                               __Lrparam 0000              __end_of_gpio_pin_initialize 1378  
         gpio_pin_initialize@_pin_config 002F                                 isa$xinst 0000  
           __end_of_gpio_pin_write_logic 1204                    sev_seg_initialize@seg 0031  
                  sev_seg_initialize@ret 0032               __end_of_sev_seg_initialize 133A  
                         _port_registers 0001               sev_seg_write_number@number 0030  
