#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Feb 25 15:41:47 2026
# Process ID: 4984
# Current directory: C:/Users/marco/Desktop/LAE/Simon
# Command line: vivado.exe -mode gui -source scripts/common/init.tcl -source scripts/build/build.tcl -log log/build.log -nojournal -verbose -notrace
# Log file: C:/Users/marco/Desktop/LAE/Simon/log/build.log
# Journal file: 
#-----------------------------------------------------------
start_gui
source scripts/common/init.tcl -notrace

Sourcing init file C:/Users/marco/Desktop/LAE/Simon/scripts/common/init.tcl

source scripts/build/build.tcl -notrace
Start at: 02/25/2026 15:42:04

INFO: [TCL] Running C:/Users/marco/Desktop/LAE/Simon/scripts/build/import.tcl

INFO: Target Xilinx device: xc7a35ticsg324-1L
INFO: Target external Quad SPI Flash memory: mt25ql128-spi-x1_x2_x4

INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/OPT~1/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35ticsg324-1L' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.

**INFO: Top-level RTL module is Whack


-- Parsing RTL sources ...

Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/Whack.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounterRst.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/CounterBCD_4digit_display.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/CountdownTickCounter.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/RCTickCounter.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/ButtonClick.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/ResetColors.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/rtl/RNG.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/bench/glbl.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/bench/ClockGen.v ...
Parsing Verilog source file C:/Users/marco/Desktop/LAE/Simon/bench/tb_Whack.v ...


-- Parsing IP sources ...


Loading Xilinx Core Instance (XCI) IP configuration file C:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL.xci ...
#
#
#
#
#
#
#
#
#
#
#
#
#
#
#
# FLOW INFO: RTL ELABORATION
#
#
#
#
#
#
#
#
#
#
#
#
#
#
#



INFO: [TCL] Elaborating RTL design...

Command: synth_design -name rtl_1 -top Whack -part xc7a35ticsg324-1L -flatten_hierarchy none -rtl -rtl_skip_ip -rtl_skip_constraints
Starting synth_design
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1188.695 ; gain = 172.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Whack' [C:/Users/marco/Desktop/LAE/Simon/rtl/Whack.v:12]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'PLL' [C:/Users/marco/Desktop/LAE/Simon/.Xil/Vivado-4984-Marco/realtime/PLL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PLL' (1#1) [C:/Users/marco/Desktop/LAE/Simon/.Xil/Vivado-4984-Marco/realtime/PLL_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'TickCounter' [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
	Parameter MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TickCounter' (2#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
INFO: [Synth 8-6157] synthesizing module 'RCTickCounter' [C:/Users/marco/Desktop/LAE/Simon/rtl/RCTickCounter.v:11]
	Parameter MAX bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RCTickCounter' (3#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/RCTickCounter.v:11]
INFO: [Synth 8-6157] synthesizing module 'CountdownTickCounter' [C:/Users/marco/Desktop/LAE/Simon/rtl/CountdownTickCounter.v:20]
	Parameter MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CountdownTickCounter' (4#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/CountdownTickCounter.v:20]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:11]
INFO: [Synth 8-6157] synthesizing module 'TickCounter__parameterized0' [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
	Parameter MAX bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TickCounter__parameterized0' (4#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
WARNING: [Synth 8-7071] port 'en' of module 'TickCounter' is unconnected for instance 'TickCounter_inst' [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:26]
WARNING: [Synth 8-7023] instance 'TickCounter_inst' of module 'TickCounter' has 3 connections declared, but only 2 given [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (5#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:11]
INFO: [Synth 8-6157] synthesizing module 'CounterBCD_4digit_display' [C:/Users/marco/Desktop/LAE/Simon/rtl/CounterBCD_4digit_display.v:13]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDecoder' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:50]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDecoder' (6#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:12]
INFO: [Synth 8-6155] done synthesizing module 'CounterBCD_4digit_display' (7#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/CounterBCD_4digit_display.v:13]
INFO: [Synth 8-6157] synthesizing module 'RNG' [C:/Users/marco/Desktop/LAE/Simon/rtl/RNG.v:6]
	Parameter SEED bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'RNG' (8#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/RNG.v:6]
INFO: [Synth 8-6157] synthesizing module 'ButtonClick' [C:/Users/marco/Desktop/LAE/Simon/rtl/ButtonClick.v:5]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marco/Desktop/LAE/Simon/rtl/ButtonClick.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ButtonClick' (9#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/ButtonClick.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Whack' (10#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/Whack.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1263.930 ; gain = 247.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.930 ; gain = 247.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.930 ; gain = 247.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1263.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1263.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.930 ; gain = 247.809
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1263.930 ; gain = 247.809

INFO: [TCL] Total elapsed-time for C:/Users/marco/Desktop/LAE/Simon/scripts/build/import.tcl: 0.50 minutes


INFO: [TCL] Running C:/Users/marco/Desktop/LAE/Simon/scripts/build/syn.tcl

#
#
#
#
#
#
#
#
#
#
#
#
#
#
#
# FLOW INFO: SYNTHESIS
#
#
#
#
#
#
#
#
#
#
#
#
#
#
#


-- Parsing design constraints...


Loading Xilinx Design Constraint (XDC) source file C:/Users/marco/Desktop/LAE/Simon/xdc/arty_all.xdc ...

Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/arty_all.xdc]
Finished Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/arty_all.xdc]


Loading Xilinx Design Constraint (XDC) source file C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc ...

Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc]
Finished Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc]
Command: synth_design -top Whack -part xc7a35ticsg324-1L -flatten_hierarchy full -name syn_1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.691 ; gain = 29.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Whack' [C:/Users/marco/Desktop/LAE/Simon/rtl/Whack.v:12]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'PLL' [C:/Users/marco/Desktop/LAE/Simon/.Xil/Vivado-4984-Marco/realtime/PLL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PLL' (1#1) [C:/Users/marco/Desktop/LAE/Simon/.Xil/Vivado-4984-Marco/realtime/PLL_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'TickCounter' [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
	Parameter MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TickCounter' (2#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
INFO: [Synth 8-6157] synthesizing module 'RCTickCounter' [C:/Users/marco/Desktop/LAE/Simon/rtl/RCTickCounter.v:11]
	Parameter MAX bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RCTickCounter' (3#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/RCTickCounter.v:11]
INFO: [Synth 8-6157] synthesizing module 'CountdownTickCounter' [C:/Users/marco/Desktop/LAE/Simon/rtl/CountdownTickCounter.v:20]
	Parameter MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CountdownTickCounter' (4#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/CountdownTickCounter.v:20]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:11]
INFO: [Synth 8-6157] synthesizing module 'TickCounter__parameterized0' [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
	Parameter MAX bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TickCounter__parameterized0' (4#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/TickCounter.v:14]
WARNING: [Synth 8-7071] port 'en' of module 'TickCounter' is unconnected for instance 'TickCounter_inst' [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:26]
WARNING: [Synth 8-7023] instance 'TickCounter_inst' of module 'TickCounter' has 3 connections declared, but only 2 given [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (5#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/Debouncer.v:11]
INFO: [Synth 8-6157] synthesizing module 'CounterBCD_4digit_display' [C:/Users/marco/Desktop/LAE/Simon/rtl/CounterBCD_4digit_display.v:13]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDecoder' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:50]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDecoder' (6#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:12]
INFO: [Synth 8-6155] done synthesizing module 'CounterBCD_4digit_display' (7#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/CounterBCD_4digit_display.v:13]
INFO: [Synth 8-6157] synthesizing module 'RNG' [C:/Users/marco/Desktop/LAE/Simon/rtl/RNG.v:6]
	Parameter SEED bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'RNG' (8#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/RNG.v:6]
INFO: [Synth 8-6157] synthesizing module 'ButtonClick' [C:/Users/marco/Desktop/LAE/Simon/rtl/ButtonClick.v:5]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marco/Desktop/LAE/Simon/rtl/ButtonClick.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ButtonClick' (9#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/ButtonClick.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Whack' (10#1) [C:/Users/marco/Desktop/LAE/Simon/rtl/Whack.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.566 ; gain = 62.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.566 ; gain = 62.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.566 ; gain = 62.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1331.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL/PLL_in_context.xdc] for cell 'PLL_inst'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL/PLL_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL/PLL_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL/PLL_in_context.xdc] for cell 'PLL_inst'
Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/arty_all.xdc]
Finished Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/arty_all.xdc]
Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc]
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc:22]
Finished Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Whack_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Whack_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1428.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.227 ; gain = 159.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.227 ; gain = 159.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL/PLL_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL/PLL_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for PLL_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.227 ; gain = 159.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Whack'
WARNING: [Synth 8-327] inferring latch for variable 'segA_reg' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'segB_reg' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'segC_reg' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'segD_reg' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'segE_reg' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'segF_reg' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'segG_reg' [C:/Users/marco/Desktop/LAE/Simon/rtl/SevenSegmentDecoder.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Whack'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1428.227 ; gain = 159.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	  10 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
	  11 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.227 ; gain = 159.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1428.227 ; gain = 159.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1428.227 ; gain = 159.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1437.684 ; gain = 169.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1437.879 ; gain = 169.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1437.879 ; gain = 169.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1437.879 ; gain = 169.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |PLL           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |PLL    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     5|
|4     |LUT1   |     7|
|5     |LUT2   |    14|
|6     |LUT3   |    15|
|7     |LUT4   |    14|
|8     |LUT5   |    25|
|9     |LUT6   |    42|
|10    |FDRE   |    67|
|11    |FDSE   |     8|
|12    |LDP    |    21|
|13    |IBUF   |     6|
|14    |OBUF   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1437.879 ; gain = 169.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1437.879 ; gain = 72.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1437.879 ; gain = 169.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL.dcp' for cell 'PLL_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1444.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, PLL_inst/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'PLL_inst/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL_board.xdc] for cell 'PLL_inst/inst'
Finished Parsing XDC File [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL_board.xdc] for cell 'PLL_inst/inst'
Parsing XDC File [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL.xdc] for cell 'PLL_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL.xdc:57]
Finished Parsing XDC File [c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL.xdc] for cell 'PLL_inst/inst'
Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/arty_all.xdc]
Finished Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/arty_all.xdc]
Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc]
Finished Sourcing Tcl File [C:/Users/marco/Desktop/LAE/Simon/xdc/Whack.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/marco/Desktop/LAE/Simon/cores/PLL/PLL.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LDP => LDPE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1930.242 ; gain = 661.668
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 2001.629 ; gain = 1.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Desktop/LAE/Simon/work/build/outputs/mapped.dcp' has been generated.

INFO: [TCL] Running C:/Users/marco/Desktop/LAE/Simon/scripts/build/place.tcl

#
#
#
#
#
#
#
#
#
#
#
#
#
#
#
# FLOW INFO: PLACEMENT
#
#
#
#
#
#
#
#
#
#
#
#
#
#
#

Command: opt_design -remap
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.109 ; gain = 21.480

Starting Logic Optimization Task

Phase 1 Remap
INFO: [Opt 31-442] LUT Reduction optimized 0 LUTs
Phase 1 Remap | Checksum: 17d3d9bd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2058.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 16ac08870

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2058.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               1  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ddb86730

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2058.680 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.680 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ddb86730

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2058.680 ; gain = 57.051
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: place_design -verbose -timing_summary
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7630fd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2076.957 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9e839d6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eac22280

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eac22280

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eac22280

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eac22280

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 18e9ef757

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18e9ef757

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e9ef757

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a43a7940

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1631c54cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1631c54cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e07e667b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13542766c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13542766c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13542766c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13542766c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13542766c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 updateTiming final
Phase 4.3.1 updateTiming final | Checksum: 13542766c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13542766c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.957 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a0845822

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0845822

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000
Ending Placer Task | Checksum: 10b5bb667

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.957 ; gain = 18.277
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2076.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Desktop/LAE/Simon/work/build/outputs/placed.dcp' has been generated.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.

INFO: [TCL] Total elapsed-time for C:/Users/marco/Desktop/LAE/Simon/scripts/build/place.tcl: 0.25 minutes


INFO: [TCL] Running C:/Users/marco/Desktop/LAE/Simon/scripts/build/route.tcl

#
#
#
#
#
#
#
#
#
#
#
#
#
#
#
# FLOW INFO: ROUTING
#
#
#
#
#
#
#
#
#
#
#
#
#
#
#


**WARN: Setup timing violations found in the design! Running post-placement optimization...

Command: phys_opt_design -verbose
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Command: route_design -verbose -timing_summary
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 920b2732 ConstDB: 0 ShapeSum: 79508f35 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 89161fb0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2167.203 ; gain = 40.016
Post Restoration Checksum: NetGraph: 623e6338 NumContArr: 26d7bc78 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 89161fb0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2167.203 ; gain = 40.016

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 89161fb0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2173.551 ; gain = 46.363

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 89161fb0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2173.551 ; gain = 46.363
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2e807400

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289
Phase 2 Router Initialization | Checksum: 2e807400

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0256717 %
  Global Horizontal Routing Utilization  = 0.00923998 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 173
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 153
  Number of Partially Routed Nets     = 20
  Number of Node Overlaps             = 23


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11684607e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289
Phase 4 Rip-up And Reroute | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289
Phase 5 Delay and Skew Optimization | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289
Phase 6.1 Hold Fix Iter | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289
Phase 6 Post Hold Fix | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.116081 %
  Global Horizontal Routing Utilization  = 0.074961 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2179.477 ; gain = 52.289

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 104cb9542

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.469 ; gain = 53.281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ab76ab80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.469 ; gain = 53.281

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=inf    | TNS=0.000  | WHS=inf    | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: ab76ab80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2180.469 ; gain = 53.281
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2180.469 ; gain = 53.281

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2180.469 ; gain = 86.387
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2190.309 ; gain = 9.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Desktop/LAE/Simon/work/build/outputs/routed.dcp' has been generated.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: report_power -file work/build/reports/post_routing_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: report_drc -file work/build/reports/post_routing_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/marco/Desktop/LAE/Simon/work/build/reports/post_routing_drc.rpt.
report_drc completed successfully

INFO: [TCL] Total elapsed-time for C:/Users/marco/Desktop/LAE/Simon/scripts/build/route.tcl: 0.50 minutes


INFO: [TCL] Running C:/Users/marco/Desktop/LAE/Simon/scripts/build/export.tcl

#
#
#
#
#
#
#
#
#
#
#
#
#
#
#
# FLOW INFO: EXPORT
#
#
#
#
#
#
#
#
#
#
#
#
#
#
#



INFO: [TCL] Final signoff Verilog gate-level netlist is work/build/outputs/signoff.v



INFO: [TCL] Write bitsream...

Command: write_bitstream -verbose -force -bin_file work/build/outputs/Whack.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net segA_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin segA_reg_i_2__0/O, cell segA_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net segA_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin segA_reg_i_2__1/O, cell segA_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net segA_reg_i_2_n_0 is a gated clock net sourced by a combinational pin segA_reg_i_2/O, cell segA_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Summary of write_bitstream Options:
+-------------------------+-------------------------+
| Option Name             | Current Setting         |
+-------------------------+-------------------------+
| GTS_CYCLE               | 5*                      |
+-------------------------+-------------------------+
| SELECTMAPABORT          | ENABLE*                 |
+-------------------------+-------------------------+
| ENCRYPT                 | NO*                     |
+-------------------------+-------------------------+
| DEBUGBITSTREAM          | NO*                     |
+-------------------------+-------------------------+
| COMPRESS                | FALSE*                  |
+-------------------------+-------------------------+
| PERFRAMECRC             | NO*                     |
+-------------------------+-------------------------+
| CRC                     | ENABLE*                 |
+-------------------------+-------------------------+
| XADCENHANCEDLINEARITY   | OFF*                    |
+-------------------------+-------------------------+
| XADCPOWERDOWN           | DISABLE*                |
+-------------------------+-------------------------+
| JTAG_XADC               | ENABLE*                 |
+-------------------------+-------------------------+
| DISABLE_JTAG            | NO*                     |
+-------------------------+-------------------------+
| BPI_SYNC_MODE           | DISABLE*                |
+-------------------------+-------------------------+
| MATCH_CYCLE             | NoWait                  |
+-------------------------+-------------------------+
| GWE_CYCLE               | 6*                      |
+-------------------------+-------------------------+
| ENCRYPTKEYSELECT        | BBRAM*                  |
+-------------------------+-------------------------+
| DONE_CYCLE              | 4*                      |
+-------------------------+-------------------------+
| KEY0                    | (Not Enabled)*          |
+-------------------------+-------------------------+
| STARTCBC                | (Not Enabled)*          |
+-------------------------+-------------------------+
| HKEY                    | (Not Enabled)*          |
+-------------------------+-------------------------+
| USERID                  | 0XFFFFFFFF*             |
+-------------------------+-------------------------+
| KEYFILE                 | (Not Enabled)*          |
+-------------------------+-------------------------+
| SECURITY                | NONE*                   |
+-------------------------+-------------------------+
| ACTIVERECONFIG          | NO*                     |
+-------------------------+-------------------------+
| DONEPIPE                | YES*                    |
+-------------------------+-------------------------+
| ICAP_SELECT             | AUTO*                   |
+-------------------------+-------------------------+
| XADCPARTIALRECONFIG     | DISABLE*                |
+-------------------------+-------------------------+
| STARTUPCLK              | CCLK*                   |
+-------------------------+-------------------------+
| LCK_CYCLE               | NOWAIT*                 |
+-------------------------+-------------------------+
| DCIUPDATEMODE           | ASREQUIRED*             |
+-------------------------+-------------------------+
| PERSIST                 | NO*                     |
+-------------------------+-------------------------+
| OVERTEMPPOWERDOWN       | DISABLE*                |
+-------------------------+-------------------------+
| M0PIN                   | PULLUP*                 |
+-------------------------+-------------------------+
| M1PIN                   | PULLUP*                 |
+-------------------------+-------------------------+
| M2PIN                   | PULLUP*                 |
+-------------------------+-------------------------+
| PROGPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| INITPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| TCKPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| TDIPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| TDOPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| TMSPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| UNUSEDPIN               | PULLDOWN*               |
+-------------------------+-------------------------+
| CCLKPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| DONEPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| CONFIGRATE              | 3*                      |
+-------------------------+-------------------------+
| CONFIGFALLBACK          | DISABLE*                |
+-------------------------+-------------------------+
| REVISIONSELECT          | 00*                     |
+-------------------------+-------------------------+
| BPI_PAGE_SIZE           | 1*                      |
+-------------------------+-------------------------+
| BPI_1ST_READ_CYCLE      | 1*                      |
+-------------------------+-------------------------+
| NEXT_CONFIG_ADDR        | 0X00000000*             |
+-------------------------+-------------------------+
| NEXT_CONFIG_REBOOT      | ENABLE*                 |
+-------------------------+-------------------------+
| INITSIGNALSERROR        | ENABLE*                 |
+-------------------------+-------------------------+
| EXTMASTERCCLK_EN        | DISABLE*                |
+-------------------------+-------------------------+
| SPI_32BIT_ADDR          | NO*                     |
+-------------------------+-------------------------+
| SPI_BUSWIDTH            | 4                       |
+-------------------------+-------------------------+
| SPI_FALL_EDGE           | NO*                     |
+-------------------------+-------------------------+
| REVISIONSELECT_TRISTATE | DISABLE*                |
+-------------------------+-------------------------+
| TIMER_CFG               | 0X00000000*             |
+-------------------------+-------------------------+
| TIMER_USR               | 0X00000000*             |
+-------------------------+-------------------------+
| USR_ACCESS              | (Not Enabled)*          |
+-------------------------+-------------------------+
| CCLK_TRISTATE           | FALSE*                  |
+-------------------------+-------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.
Creating bitmap...
Creating bitstream...
Writing bitstream work/build/outputs/Whack.bit...
Writing bitstream work/build/outputs/Whack.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2595.500 ; gain = 380.613

INFO: [TCL] Total elapsed-time for C:/Users/marco/Desktop/LAE/Simon/scripts/build/export.tcl: 0.32 minutes


INFO: [TCL] Total elapsed-time: 2.48 minutes

============================================
   FPGA implementation flow **COMPLETED**   
============================================


INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 15:44:36 2026...
