Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3154764 heartbeat IPC: 3.16981 cumulative IPC: 3.16981 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6368952 heartbeat IPC: 3.11121 cumulative IPC: 3.14023 (Simulation time: 0 hr 5 min 54 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9554808 heartbeat IPC: 3.13887 cumulative IPC: 3.13978 (Simulation time: 0 hr 8 min 28 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12761810 heartbeat IPC: 3.11818 cumulative IPC: 3.13435 (Simulation time: 0 hr 11 min 13 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15980428 heartbeat IPC: 3.10692 cumulative IPC: 3.12883 (Simulation time: 0 hr 14 min 7 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15980428 (Simulation time: 0 hr 14 min 7 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23071969 heartbeat IPC: 1.41013 cumulative IPC: 1.41013 (Simulation time: 0 hr 16 min 25 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 29904103 heartbeat IPC: 1.46367 cumulative IPC: 1.4364 (Simulation time: 0 hr 18 min 46 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 36703244 heartbeat IPC: 1.47077 cumulative IPC: 1.44768 (Simulation time: 0 hr 21 min 10 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 43822321 heartbeat IPC: 1.40468 cumulative IPC: 1.43668 (Simulation time: 0 hr 23 min 29 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50551930 heartbeat IPC: 1.48597 cumulative IPC: 1.44628 (Simulation time: 0 hr 25 min 22 sec) 
Finished CPU 0 instructions: 50000000 cycles: 34571502 cumulative IPC: 1.44628 (Simulation time: 0 hr 25 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.44628 instructions: 50000000 cycles: 34571502
L1D TOTAL     ACCESS:   17597793  HIT:   17086730  MISS:     511063
L1D LOAD      ACCESS:    6435961  HIT:    6230601  MISS:     205360
L1D RFO       ACCESS:    5052171  HIT:    4969496  MISS:      82675
L1D PREFETCH  ACCESS:    6109661  HIT:    5886633  MISS:     223028
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6465265  ISSUED:    6288174  USEFUL:     131354  USELESS:      91802
L1D AVERAGE MISS LATENCY: 96.2845 cycles
L1I TOTAL     ACCESS:   15537781  HIT:   14489698  MISS:    1048083
L1I LOAD      ACCESS:    8258813  HIT:    8231719  MISS:      27094
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7278968  HIT:    6257979  MISS:    1020989
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7640965  ISSUED:    7413665  USEFUL:     740377  USELESS:     280556
L1I AVERAGE MISS LATENCY: 30.0415 cycles
L2C TOTAL     ACCESS:    2405554  HIT:    1927445  MISS:     478109
L2C LOAD      ACCESS:     182592  HIT:      87589  MISS:      95003
L2C RFO       ACCESS:      80886  HIT:      10246  MISS:      70640
L2C PREFETCH  ACCESS:    1934222  HIT:    1622226  MISS:     311996
L2C WRITEBACK ACCESS:     207854  HIT:     207384  MISS:        470
L2C PREFETCH  REQUESTED:    2277512  ISSUED:    2273360  USEFUL:      21638  USELESS:     290778
L2C AVERAGE MISS LATENCY: 127.266 cycles
LLC TOTAL     ACCESS:    1253538  HIT:     918723  MISS:     334815
LLC LOAD      ACCESS:      94868  HIT:      63738  MISS:      31130
LLC RFO       ACCESS:      70638  HIT:       6622  MISS:      64016
LLC PREFETCH  ACCESS:     920291  HIT:     680916  MISS:     239375
LLC WRITEBACK ACCESS:     167741  HIT:     167447  MISS:        294
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      28018  USELESS:     207796
LLC AVERAGE MISS LATENCY: 232.066 cycles
Major fault: 0 Minor fault: 16708
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      99895  ROW_BUFFER_MISS:     234574
 DBUS_CONGESTED:     227494
 WQ ROW_BUFFER_HIT:      36882  ROW_BUFFER_MISS:     122320  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.5889% MPKI: 0.70108 Average ROB Occupancy at Mispredict: 116.024

Branch types
NOT_BRANCH: 41473571 82.9471%
BRANCH_DIRECT_JUMP: 347941 0.695882%
BRANCH_INDIRECT: 148212 0.296424%
BRANCH_CONDITIONAL: 6817276 13.6346%
BRANCH_DIRECT_CALL: 570724 1.14145%
BRANCH_INDIRECT_CALL: 25133 0.050266%
BRANCH_RETURN: 617123 1.23425%
BRANCH_OTHER: 0 0%

