// Seed: 2051871495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_5;
  assign id_1[1'b0] = 1;
  always @(negedge 1) begin
    if (id_2) id_5 <= 1;
    else id_3 <= #1 "" * 1'b0;
  end
endmodule
