
Final_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ab0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08004bbc  08004bbc  00014bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c20  08004c20  000200ec  2**0
                  CONTENTS
  4 .ARM          00000000  08004c20  08004c20  000200ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004c20  08004c20  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c20  08004c20  00014c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c24  08004c24  00014c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08004c28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000544  200000ec  08004d14  000200ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  08004d14  00020630  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019aea  00000000  00000000  00020115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000310f  00000000  00000000  00039bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a0  00000000  00000000  0003cd10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001090  00000000  00000000  0003deb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019dee  00000000  00000000  0003ef40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f52  00000000  00000000  00058d2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e182  00000000  00000000  0006ec80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fce02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c0c  00000000  00000000  000fce58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ec 	.word	0x200000ec
 8000128:	00000000 	.word	0x00000000
 800012c:	08004ba4 	.word	0x08004ba4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000f0 	.word	0x200000f0
 8000148:	08004ba4 	.word	0x08004ba4

0800014c <getKeyInput>:
	BUTTON2_GPIO_Port,
	BUTTON2_Pin
};

void getKeyInput(struct ButtonStruct* button)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button->keyBuffer[2] = button->keyBuffer[1];
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	685a      	ldr	r2, [r3, #4]
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	609a      	str	r2, [r3, #8]
	button->keyBuffer[1] = button->keyBuffer[0];
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	681a      	ldr	r2, [r3, #0]
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	605a      	str	r2, [r3, #4]

	button->keyBuffer[0] = HAL_GPIO_ReadPin(button->PORT, button->PIN);
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	69da      	ldr	r2, [r3, #28]
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	8c1b      	ldrh	r3, [r3, #32]
 800016c:	4619      	mov	r1, r3
 800016e:	4610      	mov	r0, r2
 8000170:	f001 fe7a 	bl	8001e68 <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	461a      	mov	r2, r3
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	601a      	str	r2, [r3, #0]

	if ((button->keyBuffer[0] == button->keyBuffer[1]) && (button->keyBuffer[1] == button->keyBuffer[2]))
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	681a      	ldr	r2, [r3, #0]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	685b      	ldr	r3, [r3, #4]
 8000184:	429a      	cmp	r2, r3
 8000186:	d12d      	bne.n	80001e4 <getKeyInput+0x98>
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	685a      	ldr	r2, [r3, #4]
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	689b      	ldr	r3, [r3, #8]
 8000190:	429a      	cmp	r2, r3
 8000192:	d127      	bne.n	80001e4 <getKeyInput+0x98>
	{
		if (button->keyBuffer[2] != button->keyBuffer[3])
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	689a      	ldr	r2, [r3, #8]
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	68db      	ldr	r3, [r3, #12]
 800019c:	429a      	cmp	r2, r3
 800019e:	d00e      	beq.n	80001be <getKeyInput+0x72>
		{
			button->keyBuffer[3] = button->keyBuffer[2];
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	689a      	ldr	r2, [r3, #8]
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	60da      	str	r2, [r3, #12]

			if (button->keyBuffer[3] == PRESSED_STATE)
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	68db      	ldr	r3, [r3, #12]
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d119      	bne.n	80001e4 <getKeyInput+0x98>
			{
				button->timeOutForPressed = LONG_PRESSED / 20;//read button
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	2219      	movs	r2, #25
 80001b4:	611a      	str	r2, [r3, #16]
				button->isPressed = 1;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2201      	movs	r2, #1
 80001ba:	615a      	str	r2, [r3, #20]
					button->isLongPress = 1;
				}
			}
		}
	}
}
 80001bc:	e012      	b.n	80001e4 <getKeyInput+0x98>
			button->timeOutForPressed--;
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	691b      	ldr	r3, [r3, #16]
 80001c2:	1e5a      	subs	r2, r3, #1
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	611a      	str	r2, [r3, #16]
			if (button->timeOutForPressed <= 0)
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	691b      	ldr	r3, [r3, #16]
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	dc09      	bgt.n	80001e4 <getKeyInput+0x98>
				button->timeOutForPressed = LONG_PRESSED / 20;//read button
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2219      	movs	r2, #25
 80001d4:	611a      	str	r2, [r3, #16]
				if (button->keyBuffer[3] == PRESSED_STATE)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	68db      	ldr	r3, [r3, #12]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d102      	bne.n	80001e4 <getKeyInput+0x98>
					button->isLongPress = 1;
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	2201      	movs	r2, #1
 80001e2:	619a      	str	r2, [r3, #24]
}
 80001e4:	bf00      	nop
 80001e6:	3708      	adds	r7, #8
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bd80      	pop	{r7, pc}

080001ec <resetButton>:
	}
	return 0;
}

void resetButton(struct ButtonStruct* button)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
	button->isPressed = 0;
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	2200      	movs	r2, #0
 80001f8:	615a      	str	r2, [r3, #20]
	button->isLongPress = 0;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	2200      	movs	r2, #0
 80001fe:	619a      	str	r2, [r3, #24]
}
 8000200:	bf00      	nop
 8000202:	370c      	adds	r7, #12
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
	...

0800020c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x27 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b086      	sub	sp, #24
 8000210:	af02      	add	r7, sp, #8
 8000212:	4603      	mov	r3, r0
 8000214:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f023 030f 	bic.w	r3, r3, #15
 800021c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	011b      	lsls	r3, r3, #4
 8000222:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	f043 030c 	orr.w	r3, r3, #12
 800022a:	b2db      	uxtb	r3, r3
 800022c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800022e:	7bfb      	ldrb	r3, [r7, #15]
 8000230:	f043 0308 	orr.w	r3, r3, #8
 8000234:	b2db      	uxtb	r3, r3
 8000236:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000238:	7bbb      	ldrb	r3, [r7, #14]
 800023a:	f043 030c 	orr.w	r3, r3, #12
 800023e:	b2db      	uxtb	r3, r3
 8000240:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000242:	7bbb      	ldrb	r3, [r7, #14]
 8000244:	f043 0308 	orr.w	r3, r3, #8
 8000248:	b2db      	uxtb	r3, r3
 800024a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800024c:	f107 0208 	add.w	r2, r7, #8
 8000250:	2364      	movs	r3, #100	; 0x64
 8000252:	9300      	str	r3, [sp, #0]
 8000254:	2304      	movs	r3, #4
 8000256:	214e      	movs	r1, #78	; 0x4e
 8000258:	4803      	ldr	r0, [pc, #12]	; (8000268 <lcd_send_cmd+0x5c>)
 800025a:	f001 ff91 	bl	8002180 <HAL_I2C_Master_Transmit>
}
 800025e:	bf00      	nop
 8000260:	3710      	adds	r7, #16
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	20000128 	.word	0x20000128

0800026c <lcd_send_data>:

void lcd_send_data (char data)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b086      	sub	sp, #24
 8000270:	af02      	add	r7, sp, #8
 8000272:	4603      	mov	r3, r0
 8000274:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	f023 030f 	bic.w	r3, r3, #15
 800027c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800027e:	79fb      	ldrb	r3, [r7, #7]
 8000280:	011b      	lsls	r3, r3, #4
 8000282:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000284:	7bfb      	ldrb	r3, [r7, #15]
 8000286:	f043 030d 	orr.w	r3, r3, #13
 800028a:	b2db      	uxtb	r3, r3
 800028c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800028e:	7bfb      	ldrb	r3, [r7, #15]
 8000290:	f043 0309 	orr.w	r3, r3, #9
 8000294:	b2db      	uxtb	r3, r3
 8000296:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000298:	7bbb      	ldrb	r3, [r7, #14]
 800029a:	f043 030d 	orr.w	r3, r3, #13
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80002a2:	7bbb      	ldrb	r3, [r7, #14]
 80002a4:	f043 0309 	orr.w	r3, r3, #9
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80002ac:	f107 0208 	add.w	r2, r7, #8
 80002b0:	2364      	movs	r3, #100	; 0x64
 80002b2:	9300      	str	r3, [sp, #0]
 80002b4:	2304      	movs	r3, #4
 80002b6:	214e      	movs	r1, #78	; 0x4e
 80002b8:	4803      	ldr	r0, [pc, #12]	; (80002c8 <lcd_send_data+0x5c>)
 80002ba:	f001 ff61 	bl	8002180 <HAL_I2C_Master_Transmit>
}
 80002be:	bf00      	nop
 80002c0:	3710      	adds	r7, #16
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	20000128 	.word	0x20000128

080002cc <lcd_init>:

void lcd_init (void) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 80002d0:	2033      	movs	r0, #51	; 0x33
 80002d2:	f7ff ff9b 	bl	800020c <lcd_send_cmd>
	lcd_send_cmd (0x32);
 80002d6:	2032      	movs	r0, #50	; 0x32
 80002d8:	f7ff ff98 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 80002dc:	2032      	movs	r0, #50	; 0x32
 80002de:	f001 fa3f 	bl	8001760 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 80002e2:	2028      	movs	r0, #40	; 0x28
 80002e4:	f7ff ff92 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 80002e8:	2032      	movs	r0, #50	; 0x32
 80002ea:	f001 fa39 	bl	8001760 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 80002ee:	2001      	movs	r0, #1
 80002f0:	f7ff ff8c 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 80002f4:	2032      	movs	r0, #50	; 0x32
 80002f6:	f001 fa33 	bl	8001760 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 80002fa:	2006      	movs	r0, #6
 80002fc:	f7ff ff86 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 8000300:	2032      	movs	r0, #50	; 0x32
 8000302:	f001 fa2d 	bl	8001760 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 8000306:	200c      	movs	r0, #12
 8000308:	f7ff ff80 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 800030c:	2032      	movs	r0, #50	; 0x32
 800030e:	f001 fa27 	bl	8001760 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000312:	2002      	movs	r0, #2
 8000314:	f7ff ff7a 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 8000318:	2032      	movs	r0, #50	; 0x32
 800031a:	f001 fa21 	bl	8001760 <HAL_Delay>
	lcd_send_cmd (0x80);
 800031e:	2080      	movs	r0, #128	; 0x80
 8000320:	f7ff ff74 	bl	800020c <lcd_send_cmd>
}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}

08000328 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000330:	e006      	b.n	8000340 <lcd_send_string+0x18>
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	1c5a      	adds	r2, r3, #1
 8000336:	607a      	str	r2, [r7, #4]
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	4618      	mov	r0, r3
 800033c:	f7ff ff96 	bl	800026c <lcd_send_data>
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	2b00      	cmp	r3, #0
 8000346:	d1f4      	bne.n	8000332 <lcd_send_string+0xa>
}
 8000348:	bf00      	nop
 800034a:	bf00      	nop
 800034c:	3708      	adds	r7, #8
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}

08000352 <lcd_goto_XY>:
{
	lcd_send_cmd (0x01); //clear display
}

void lcd_goto_XY (int row, int col)
{
 8000352:	b580      	push	{r7, lr}
 8000354:	b084      	sub	sp, #16
 8000356:	af00      	add	r7, sp, #0
 8000358:	6078      	str	r0, [r7, #4]
 800035a:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2b01      	cmp	r3, #1
 8000360:	d108      	bne.n	8000374 <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	b2da      	uxtb	r2, r3
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	b2db      	uxtb	r3, r3
 800036a:	4413      	add	r3, r2
 800036c:	b2db      	uxtb	r3, r3
 800036e:	337f      	adds	r3, #127	; 0x7f
 8000370:	73fb      	strb	r3, [r7, #15]
 8000372:	e008      	b.n	8000386 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000374:	683b      	ldr	r3, [r7, #0]
 8000376:	b2db      	uxtb	r3, r3
 8000378:	3340      	adds	r3, #64	; 0x40
 800037a:	b2db      	uxtb	r3, r3
 800037c:	b25b      	sxtb	r3, r3
 800037e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000382:	b25b      	sxtb	r3, r3
 8000384:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000386:	7bfb      	ldrb	r3, [r7, #15]
 8000388:	4618      	mov	r0, r3
 800038a:	f7ff ff3f 	bl	800020c <lcd_send_cmd>
}
 800038e:	bf00      	nop
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
	...

08000398 <lcd_display>:

void lcd_display(int a, int b)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b086      	sub	sp, #24
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
	char buffer[16];
	sprintf(buffer, "%d", a);
 80003a2:	f107 0308 	add.w	r3, r7, #8
 80003a6:	687a      	ldr	r2, [r7, #4]
 80003a8:	4910      	ldr	r1, [pc, #64]	; (80003ec <lcd_display+0x54>)
 80003aa:	4618      	mov	r0, r3
 80003ac:	f003 ffc0 	bl	8004330 <siprintf>
	lcd_goto_XY(1,0);
 80003b0:	2100      	movs	r1, #0
 80003b2:	2001      	movs	r0, #1
 80003b4:	f7ff ffcd 	bl	8000352 <lcd_goto_XY>
	lcd_send_string(buffer);
 80003b8:	f107 0308 	add.w	r3, r7, #8
 80003bc:	4618      	mov	r0, r3
 80003be:	f7ff ffb3 	bl	8000328 <lcd_send_string>
	sprintf(buffer, "%d", b);
 80003c2:	f107 0308 	add.w	r3, r7, #8
 80003c6:	683a      	ldr	r2, [r7, #0]
 80003c8:	4908      	ldr	r1, [pc, #32]	; (80003ec <lcd_display+0x54>)
 80003ca:	4618      	mov	r0, r3
 80003cc:	f003 ffb0 	bl	8004330 <siprintf>
	lcd_goto_XY(2,0);
 80003d0:	2100      	movs	r1, #0
 80003d2:	2002      	movs	r0, #2
 80003d4:	f7ff ffbd 	bl	8000352 <lcd_goto_XY>
	lcd_send_string(buffer);
 80003d8:	f107 0308 	add.w	r3, r7, #8
 80003dc:	4618      	mov	r0, r3
 80003de:	f7ff ffa3 	bl	8000328 <lcd_send_string>
}
 80003e2:	bf00      	nop
 80003e4:	3718      	adds	r7, #24
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	08004bbc 	.word	0x08004bbc

080003f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f4:	f001 f952 	bl	800169c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003f8:	f000 f830 	bl	800045c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003fc:	f000 f914 	bl	8000628 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000400:	f000 f89c 	bl	800053c <MX_TIM2_Init>
  MX_I2C1_Init();
 8000404:	f000 f86c 	bl	80004e0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000408:	f000 f8e4 	bl	80005d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800040c:	480e      	ldr	r0, [pc, #56]	; (8000448 <main+0x58>)
 800040e:	f002 fe89 	bl	8003124 <HAL_TIM_Base_Start_IT>

  SCH_Init();
 8000412:	f000 fb91 	bl	8000b38 <SCH_Init>
  lcd_init();
 8000416:	f7ff ff59 	bl	80002cc <lcd_init>

//  SCH_Add_Task(turn_amber, 1, 50);
  SCH_Add_Task(BlinkyLed, 0, 100);
 800041a:	2264      	movs	r2, #100	; 0x64
 800041c:	2100      	movs	r1, #0
 800041e:	480b      	ldr	r0, [pc, #44]	; (800044c <main+0x5c>)
 8000420:	f000 fc52 	bl	8000cc8 <SCH_Add_Task>
  SCH_Add_Task(timerRun, 0, 10);
 8000424:	220a      	movs	r2, #10
 8000426:	2100      	movs	r1, #0
 8000428:	4809      	ldr	r0, [pc, #36]	; (8000450 <main+0x60>)
 800042a:	f000 fc4d 	bl	8000cc8 <SCH_Add_Task>
  SCH_Add_Task(getButtons, 0, 1);
 800042e:	2201      	movs	r2, #1
 8000430:	2100      	movs	r1, #0
 8000432:	4808      	ldr	r0, [pc, #32]	; (8000454 <main+0x64>)
 8000434:	f000 fc48 	bl	8000cc8 <SCH_Add_Task>
  SCH_Add_Task(fsm, 0, 10);
 8000438:	220a      	movs	r2, #10
 800043a:	2100      	movs	r1, #0
 800043c:	4806      	ldr	r0, [pc, #24]	; (8000458 <main+0x68>)
 800043e:	f000 fc43 	bl	8000cc8 <SCH_Add_Task>
  {
//	  if(IsTimeExpired(0)){
//		  setTimer(0, 1000);
//		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
//	  }
	  SCH_Dispatch_Tasks();
 8000442:	f000 fbc9 	bl	8000bd8 <SCH_Dispatch_Tasks>
 8000446:	e7fc      	b.n	8000442 <main+0x52>
 8000448:	2000017c 	.word	0x2000017c
 800044c:	08001141 	.word	0x08001141
 8000450:	08000dd9 	.word	0x08000dd9
 8000454:	08001155 	.word	0x08001155
 8000458:	0800117d 	.word	0x0800117d

0800045c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b090      	sub	sp, #64	; 0x40
 8000460:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000462:	f107 0318 	add.w	r3, r7, #24
 8000466:	2228      	movs	r2, #40	; 0x28
 8000468:	2100      	movs	r1, #0
 800046a:	4618      	mov	r0, r3
 800046c:	f003 ff58 	bl	8004320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000470:	1d3b      	adds	r3, r7, #4
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
 8000476:	605a      	str	r2, [r3, #4]
 8000478:	609a      	str	r2, [r3, #8]
 800047a:	60da      	str	r2, [r3, #12]
 800047c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800047e:	2302      	movs	r3, #2
 8000480:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000482:	2301      	movs	r3, #1
 8000484:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000486:	2310      	movs	r3, #16
 8000488:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800048a:	2302      	movs	r3, #2
 800048c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800048e:	2300      	movs	r3, #0
 8000490:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000492:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000496:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000498:	f107 0318 	add.w	r3, r7, #24
 800049c:	4618      	mov	r0, r3
 800049e:	f002 f9e3 	bl	8002868 <HAL_RCC_OscConfig>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <SystemClock_Config+0x50>
  {
    Error_Handler();
 80004a8:	f000 f944 	bl	8000734 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ac:	230f      	movs	r3, #15
 80004ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004b0:	2302      	movs	r3, #2
 80004b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004b4:	2300      	movs	r3, #0
 80004b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004be:	2300      	movs	r3, #0
 80004c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004c2:	1d3b      	adds	r3, r7, #4
 80004c4:	2102      	movs	r1, #2
 80004c6:	4618      	mov	r0, r3
 80004c8:	f002 fc4e 	bl	8002d68 <HAL_RCC_ClockConfig>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80004d2:	f000 f92f 	bl	8000734 <Error_Handler>
  }
}
 80004d6:	bf00      	nop
 80004d8:	3740      	adds	r7, #64	; 0x40
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
	...

080004e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004e4:	4b12      	ldr	r3, [pc, #72]	; (8000530 <MX_I2C1_Init+0x50>)
 80004e6:	4a13      	ldr	r2, [pc, #76]	; (8000534 <MX_I2C1_Init+0x54>)
 80004e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004ea:	4b11      	ldr	r3, [pc, #68]	; (8000530 <MX_I2C1_Init+0x50>)
 80004ec:	4a12      	ldr	r2, [pc, #72]	; (8000538 <MX_I2C1_Init+0x58>)
 80004ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004f0:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <MX_I2C1_Init+0x50>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004f6:	4b0e      	ldr	r3, [pc, #56]	; (8000530 <MX_I2C1_Init+0x50>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004fc:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <MX_I2C1_Init+0x50>)
 80004fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000502:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000504:	4b0a      	ldr	r3, [pc, #40]	; (8000530 <MX_I2C1_Init+0x50>)
 8000506:	2200      	movs	r2, #0
 8000508:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <MX_I2C1_Init+0x50>)
 800050c:	2200      	movs	r2, #0
 800050e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000510:	4b07      	ldr	r3, [pc, #28]	; (8000530 <MX_I2C1_Init+0x50>)
 8000512:	2200      	movs	r2, #0
 8000514:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000516:	4b06      	ldr	r3, [pc, #24]	; (8000530 <MX_I2C1_Init+0x50>)
 8000518:	2200      	movs	r2, #0
 800051a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800051c:	4804      	ldr	r0, [pc, #16]	; (8000530 <MX_I2C1_Init+0x50>)
 800051e:	f001 fceb 	bl	8001ef8 <HAL_I2C_Init>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000528:	f000 f904 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800052c:	bf00      	nop
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000128 	.word	0x20000128
 8000534:	40005400 	.word	0x40005400
 8000538:	000186a0 	.word	0x000186a0

0800053c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b086      	sub	sp, #24
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000542:	f107 0308 	add.w	r3, r7, #8
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000550:	463b      	mov	r3, r7
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000558:	4b1d      	ldr	r3, [pc, #116]	; (80005d0 <MX_TIM2_Init+0x94>)
 800055a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800055e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 8000560:	4b1b      	ldr	r3, [pc, #108]	; (80005d0 <MX_TIM2_Init+0x94>)
 8000562:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8000566:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000568:	4b19      	ldr	r3, [pc, #100]	; (80005d0 <MX_TIM2_Init+0x94>)
 800056a:	2200      	movs	r2, #0
 800056c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800056e:	4b18      	ldr	r3, [pc, #96]	; (80005d0 <MX_TIM2_Init+0x94>)
 8000570:	2263      	movs	r2, #99	; 0x63
 8000572:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000574:	4b16      	ldr	r3, [pc, #88]	; (80005d0 <MX_TIM2_Init+0x94>)
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800057a:	4b15      	ldr	r3, [pc, #84]	; (80005d0 <MX_TIM2_Init+0x94>)
 800057c:	2200      	movs	r2, #0
 800057e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000580:	4813      	ldr	r0, [pc, #76]	; (80005d0 <MX_TIM2_Init+0x94>)
 8000582:	f002 fd7f 	bl	8003084 <HAL_TIM_Base_Init>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800058c:	f000 f8d2 	bl	8000734 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000590:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000594:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000596:	f107 0308 	add.w	r3, r7, #8
 800059a:	4619      	mov	r1, r3
 800059c:	480c      	ldr	r0, [pc, #48]	; (80005d0 <MX_TIM2_Init+0x94>)
 800059e:	f002 ff03 	bl	80033a8 <HAL_TIM_ConfigClockSource>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80005a8:	f000 f8c4 	bl	8000734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005ac:	2300      	movs	r3, #0
 80005ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005b0:	2300      	movs	r3, #0
 80005b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005b4:	463b      	mov	r3, r7
 80005b6:	4619      	mov	r1, r3
 80005b8:	4805      	ldr	r0, [pc, #20]	; (80005d0 <MX_TIM2_Init+0x94>)
 80005ba:	f003 f8e5 	bl	8003788 <HAL_TIMEx_MasterConfigSynchronization>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80005c4:	f000 f8b6 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005c8:	bf00      	nop
 80005ca:	3718      	adds	r7, #24
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	2000017c 	.word	0x2000017c

080005d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005d8:	4b11      	ldr	r3, [pc, #68]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 80005da:	4a12      	ldr	r2, [pc, #72]	; (8000624 <MX_USART2_UART_Init+0x50>)
 80005dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80005de:	4b10      	ldr	r3, [pc, #64]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 80005e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005ec:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005f2:	4b0b      	ldr	r3, [pc, #44]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005f8:	4b09      	ldr	r3, [pc, #36]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 80005fa:	220c      	movs	r2, #12
 80005fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005fe:	4b08      	ldr	r3, [pc, #32]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 8000600:	2200      	movs	r2, #0
 8000602:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 8000606:	2200      	movs	r2, #0
 8000608:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800060a:	4805      	ldr	r0, [pc, #20]	; (8000620 <MX_USART2_UART_Init+0x4c>)
 800060c:	f003 f92c 	bl	8003868 <HAL_UART_Init>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000616:	f000 f88d 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	200001c4 	.word	0x200001c4
 8000624:	40004400 	.word	0x40004400

08000628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b088      	sub	sp, #32
 800062c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	f107 0310 	add.w	r3, r7, #16
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800063c:	4b34      	ldr	r3, [pc, #208]	; (8000710 <MX_GPIO_Init+0xe8>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	4a33      	ldr	r2, [pc, #204]	; (8000710 <MX_GPIO_Init+0xe8>)
 8000642:	f043 0310 	orr.w	r3, r3, #16
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b31      	ldr	r3, [pc, #196]	; (8000710 <MX_GPIO_Init+0xe8>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f003 0310 	and.w	r3, r3, #16
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000654:	4b2e      	ldr	r3, [pc, #184]	; (8000710 <MX_GPIO_Init+0xe8>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	4a2d      	ldr	r2, [pc, #180]	; (8000710 <MX_GPIO_Init+0xe8>)
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b2b      	ldr	r3, [pc, #172]	; (8000710 <MX_GPIO_Init+0xe8>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f003 0304 	and.w	r3, r3, #4
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066c:	4b28      	ldr	r3, [pc, #160]	; (8000710 <MX_GPIO_Init+0xe8>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	4a27      	ldr	r2, [pc, #156]	; (8000710 <MX_GPIO_Init+0xe8>)
 8000672:	f043 0308 	orr.w	r3, r3, #8
 8000676:	6193      	str	r3, [r2, #24]
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <MX_GPIO_Init+0xe8>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	f003 0308 	and.w	r3, r3, #8
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	f44f 7148 	mov.w	r1, #800	; 0x320
 800068a:	4822      	ldr	r0, [pc, #136]	; (8000714 <MX_GPIO_Init+0xec>)
 800068c:	f001 fc03 	bl	8001e96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000690:	2200      	movs	r2, #0
 8000692:	2128      	movs	r1, #40	; 0x28
 8000694:	4820      	ldr	r0, [pc, #128]	; (8000718 <MX_GPIO_Init+0xf0>)
 8000696:	f001 fbfe 	bl	8001e96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 800069a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800069e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 80006a8:	f107 0310 	add.w	r3, r7, #16
 80006ac:	4619      	mov	r1, r3
 80006ae:	481b      	ldr	r0, [pc, #108]	; (800071c <MX_GPIO_Init+0xf4>)
 80006b0:	f001 fa56 	bl	8001b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED1_Pin|LED2_Pin;
 80006b4:	f44f 7348 	mov.w	r3, #800	; 0x320
 80006b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2302      	movs	r3, #2
 80006c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c6:	f107 0310 	add.w	r3, r7, #16
 80006ca:	4619      	mov	r1, r3
 80006cc:	4811      	ldr	r0, [pc, #68]	; (8000714 <MX_GPIO_Init+0xec>)
 80006ce:	f001 fa47 	bl	8001b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON0_Pin;
 80006d2:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80006d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e0:	f107 0310 	add.w	r3, r7, #16
 80006e4:	4619      	mov	r1, r3
 80006e6:	480c      	ldr	r0, [pc, #48]	; (8000718 <MX_GPIO_Init+0xf0>)
 80006e8:	f001 fa3a 	bl	8001b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin;
 80006ec:	2328      	movs	r3, #40	; 0x28
 80006ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f0:	2301      	movs	r3, #1
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f8:	2302      	movs	r3, #2
 80006fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fc:	f107 0310 	add.w	r3, r7, #16
 8000700:	4619      	mov	r1, r3
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_GPIO_Init+0xf0>)
 8000704:	f001 fa2c 	bl	8001b60 <HAL_GPIO_Init>

}
 8000708:	bf00      	nop
 800070a:	3720      	adds	r7, #32
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40021000 	.word	0x40021000
 8000714:	40010800 	.word	0x40010800
 8000718:	40010c00 	.word	0x40010c00
 800071c:	40011000 	.word	0x40011000

08000720 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	//timerRun();
	SCH_Update();
 8000728:	f000 fa12 	bl	8000b50 <SCH_Update>
}
 800072c:	bf00      	nop
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000738:	b672      	cpsid	i
}
 800073a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800073c:	e7fe      	b.n	800073c <Error_Handler+0x8>
	...

08000740 <List_resetNodeData>:
int32_t head = -1;
int32_t freeHead = 0;
uint32_t Error_code_G = ERROR_INIT;

void List_resetNodeData(int32_t index)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
	SCH_task_G[index].data.pTask = NULL;
 8000748:	491a      	ldr	r1, [pc, #104]	; (80007b4 <List_resetNodeData+0x74>)
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	4613      	mov	r3, r2
 800074e:	005b      	lsls	r3, r3, #1
 8000750:	4413      	add	r3, r2
 8000752:	00db      	lsls	r3, r3, #3
 8000754:	440b      	add	r3, r1
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
	SCH_task_G[index].data.Delay = 0;
 800075a:	4916      	ldr	r1, [pc, #88]	; (80007b4 <List_resetNodeData+0x74>)
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	4613      	mov	r3, r2
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	4413      	add	r3, r2
 8000764:	00db      	lsls	r3, r3, #3
 8000766:	440b      	add	r3, r1
 8000768:	3304      	adds	r3, #4
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
	SCH_task_G[index].data.Period = 0;
 800076e:	4911      	ldr	r1, [pc, #68]	; (80007b4 <List_resetNodeData+0x74>)
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	4613      	mov	r3, r2
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	4413      	add	r3, r2
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	440b      	add	r3, r1
 800077c:	3308      	adds	r3, #8
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
	SCH_task_G[index].data.RunMe = 0;
 8000782:	490c      	ldr	r1, [pc, #48]	; (80007b4 <List_resetNodeData+0x74>)
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	4613      	mov	r3, r2
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	4413      	add	r3, r2
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	440b      	add	r3, r1
 8000790:	330c      	adds	r3, #12
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
	SCH_task_G[index].data.TaskID = 0;
 8000796:	4907      	ldr	r1, [pc, #28]	; (80007b4 <List_resetNodeData+0x74>)
 8000798:	687a      	ldr	r2, [r7, #4]
 800079a:	4613      	mov	r3, r2
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	4413      	add	r3, r2
 80007a0:	00db      	lsls	r3, r3, #3
 80007a2:	440b      	add	r3, r1
 80007a4:	3310      	adds	r3, #16
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
}
 80007aa:	bf00      	nop
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr
 80007b4:	2000020c 	.word	0x2000020c

080007b8 <initFreeList>:

void initFreeList()
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
	for(int i = 0; i < SCH_MAX_TASKS - 1; ++i)
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	e00d      	b.n	80007e0 <initFreeList+0x28>
	{
		SCH_task_G[i].next = i + 1;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	1c59      	adds	r1, r3, #1
 80007c8:	480c      	ldr	r0, [pc, #48]	; (80007fc <initFreeList+0x44>)
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4613      	mov	r3, r2
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	4413      	add	r3, r2
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	4403      	add	r3, r0
 80007d6:	3314      	adds	r3, #20
 80007d8:	6019      	str	r1, [r3, #0]
	for(int i = 0; i < SCH_MAX_TASKS - 1; ++i)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	3301      	adds	r3, #1
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2b26      	cmp	r3, #38	; 0x26
 80007e4:	ddee      	ble.n	80007c4 <initFreeList+0xc>
	}
	SCH_task_G[SCH_MAX_TASKS - 1].next = -1;
 80007e6:	4b05      	ldr	r3, [pc, #20]	; (80007fc <initFreeList+0x44>)
 80007e8:	f04f 32ff 	mov.w	r2, #4294967295
 80007ec:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bc80      	pop	{r7}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	2000020c 	.word	0x2000020c

08000800 <List_init>:

void List_init()
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	head = -1;
 8000804:	4b05      	ldr	r3, [pc, #20]	; (800081c <List_init+0x1c>)
 8000806:	f04f 32ff 	mov.w	r2, #4294967295
 800080a:	601a      	str	r2, [r3, #0]
	freeHead = 0;
 800080c:	4b04      	ldr	r3, [pc, #16]	; (8000820 <List_init+0x20>)
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
	initFreeList();
 8000812:	f7ff ffd1 	bl	80007b8 <initFreeList>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20000078 	.word	0x20000078
 8000820:	20000110 	.word	0x20000110

08000824 <List_getFreeIndex>:

int32_t List_getFreeIndex()
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
	if(freeHead == -1)
 800082a:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <List_getFreeIndex+0x40>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000832:	d102      	bne.n	800083a <List_getFreeIndex+0x16>
	{
		return -1;
 8000834:	f04f 33ff 	mov.w	r3, #4294967295
 8000838:	e00f      	b.n	800085a <List_getFreeIndex+0x36>
	}
	int32_t freeIndex = freeHead;
 800083a:	4b0a      	ldr	r3, [pc, #40]	; (8000864 <List_getFreeIndex+0x40>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	607b      	str	r3, [r7, #4]
	freeHead = SCH_task_G[freeHead].next;
 8000840:	4b08      	ldr	r3, [pc, #32]	; (8000864 <List_getFreeIndex+0x40>)
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	4908      	ldr	r1, [pc, #32]	; (8000868 <List_getFreeIndex+0x44>)
 8000846:	4613      	mov	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4413      	add	r3, r2
 800084c:	00db      	lsls	r3, r3, #3
 800084e:	440b      	add	r3, r1
 8000850:	3314      	adds	r3, #20
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a03      	ldr	r2, [pc, #12]	; (8000864 <List_getFreeIndex+0x40>)
 8000856:	6013      	str	r3, [r2, #0]

	return freeIndex;
 8000858:	687b      	ldr	r3, [r7, #4]
}
 800085a:	4618      	mov	r0, r3
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr
 8000864:	20000110 	.word	0x20000110
 8000868:	2000020c 	.word	0x2000020c

0800086c <List_freeIndex>:

void List_freeIndex(int32_t index)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
    if(index < 0 || index >= SCH_MAX_TASKS)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	db02      	blt.n	8000880 <List_freeIndex+0x14>
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2b27      	cmp	r3, #39	; 0x27
 800087e:	dd03      	ble.n	8000888 <List_freeIndex+0x1c>
    {
        Error_code_G = ERROR_SCH_EMPTY_LIST_CAN_NOT_DELETE;
 8000880:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <List_freeIndex+0x44>)
 8000882:	2203      	movs	r2, #3
 8000884:	601a      	str	r2, [r3, #0]
        return;
 8000886:	e010      	b.n	80008aa <List_freeIndex+0x3e>
    }

	List_resetNodeData(index);
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f7ff ff59 	bl	8000740 <List_resetNodeData>
	SCH_task_G[index].next = freeHead;
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <List_freeIndex+0x48>)
 8000890:	6819      	ldr	r1, [r3, #0]
 8000892:	4809      	ldr	r0, [pc, #36]	; (80008b8 <List_freeIndex+0x4c>)
 8000894:	687a      	ldr	r2, [r7, #4]
 8000896:	4613      	mov	r3, r2
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	4413      	add	r3, r2
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	4403      	add	r3, r0
 80008a0:	3314      	adds	r3, #20
 80008a2:	6019      	str	r1, [r3, #0]
	freeHead = index;
 80008a4:	4a03      	ldr	r2, [pc, #12]	; (80008b4 <List_freeIndex+0x48>)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	6013      	str	r3, [r2, #0]
}
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	20000114 	.word	0x20000114
 80008b4:	20000110 	.word	0x20000110
 80008b8:	2000020c 	.word	0x2000020c

080008bc <List_isEmpty>:

uint8_t List_isEmpty()
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
	return head == -1;
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <List_isEmpty+0x1c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c8:	bf0c      	ite	eq
 80008ca:	2301      	moveq	r3, #1
 80008cc:	2300      	movne	r3, #0
 80008ce:	b2db      	uxtb	r3, r3
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bc80      	pop	{r7}
 80008d6:	4770      	bx	lr
 80008d8:	20000078 	.word	0x20000078

080008dc <List_insertNode>:

void List_insertNode(int32_t freeIndex)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
	if(head == -1)//insert at head
 80008e4:	4b82      	ldr	r3, [pc, #520]	; (8000af0 <List_insertNode+0x214>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008ec:	d124      	bne.n	8000938 <List_insertNode+0x5c>
	{
		//delay=0 => run task
		if(SCH_task_G[freeIndex].data.Delay == 0)
 80008ee:	4981      	ldr	r1, [pc, #516]	; (8000af4 <List_insertNode+0x218>)
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	00db      	lsls	r3, r3, #3
 80008fa:	440b      	add	r3, r1
 80008fc:	3304      	adds	r3, #4
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d109      	bne.n	8000918 <List_insertNode+0x3c>
		{
			SCH_task_G[freeIndex].data.RunMe = 1;
 8000904:	497b      	ldr	r1, [pc, #492]	; (8000af4 <List_insertNode+0x218>)
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	4613      	mov	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4413      	add	r3, r2
 800090e:	00db      	lsls	r3, r3, #3
 8000910:	440b      	add	r3, r1
 8000912:	330c      	adds	r3, #12
 8000914:	2201      	movs	r2, #1
 8000916:	701a      	strb	r2, [r3, #0]
		}

		head = freeIndex;
 8000918:	4a75      	ldr	r2, [pc, #468]	; (8000af0 <List_insertNode+0x214>)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6013      	str	r3, [r2, #0]
		SCH_task_G[head].next = -1;
 800091e:	4b74      	ldr	r3, [pc, #464]	; (8000af0 <List_insertNode+0x214>)
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	4974      	ldr	r1, [pc, #464]	; (8000af4 <List_insertNode+0x218>)
 8000924:	4613      	mov	r3, r2
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	4413      	add	r3, r2
 800092a:	00db      	lsls	r3, r3, #3
 800092c:	440b      	add	r3, r1
 800092e:	3314      	adds	r3, #20
 8000930:	f04f 32ff 	mov.w	r2, #4294967295
 8000934:	601a      	str	r2, [r3, #0]
		return;
 8000936:	e0d6      	b.n	8000ae6 <List_insertNode+0x20a>
	}
	//insert into index
	int32_t current = head;
 8000938:	4b6d      	ldr	r3, [pc, #436]	; (8000af0 <List_insertNode+0x214>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	60fb      	str	r3, [r7, #12]
	int32_t previous = -1;
 800093e:	f04f 33ff 	mov.w	r3, #4294967295
 8000942:	60bb      	str	r3, [r7, #8]
	while(current != -1)
 8000944:	e09e      	b.n	8000a84 <List_insertNode+0x1a8>
	{
		if(SCH_task_G[current].data.Delay > SCH_task_G[freeIndex].data.Delay)//insert next current
 8000946:	496b      	ldr	r1, [pc, #428]	; (8000af4 <List_insertNode+0x218>)
 8000948:	68fa      	ldr	r2, [r7, #12]
 800094a:	4613      	mov	r3, r2
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	4413      	add	r3, r2
 8000950:	00db      	lsls	r3, r3, #3
 8000952:	440b      	add	r3, r1
 8000954:	3304      	adds	r3, #4
 8000956:	6819      	ldr	r1, [r3, #0]
 8000958:	4866      	ldr	r0, [pc, #408]	; (8000af4 <List_insertNode+0x218>)
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	4613      	mov	r3, r2
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	4413      	add	r3, r2
 8000962:	00db      	lsls	r3, r3, #3
 8000964:	4403      	add	r3, r0
 8000966:	3304      	adds	r3, #4
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4299      	cmp	r1, r3
 800096c:	d962      	bls.n	8000a34 <List_insertNode+0x158>
		{
			if(SCH_task_G[freeIndex].data.Delay == 0)
 800096e:	4961      	ldr	r1, [pc, #388]	; (8000af4 <List_insertNode+0x218>)
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	4613      	mov	r3, r2
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	4413      	add	r3, r2
 8000978:	00db      	lsls	r3, r3, #3
 800097a:	440b      	add	r3, r1
 800097c:	3304      	adds	r3, #4
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d109      	bne.n	8000998 <List_insertNode+0xbc>
			{
				SCH_task_G[freeIndex].data.RunMe = 1;
 8000984:	495b      	ldr	r1, [pc, #364]	; (8000af4 <List_insertNode+0x218>)
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	4613      	mov	r3, r2
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	4413      	add	r3, r2
 800098e:	00db      	lsls	r3, r3, #3
 8000990:	440b      	add	r3, r1
 8000992:	330c      	adds	r3, #12
 8000994:	2201      	movs	r2, #1
 8000996:	701a      	strb	r2, [r3, #0]
			}

			SCH_task_G[freeIndex].next = current;
 8000998:	4956      	ldr	r1, [pc, #344]	; (8000af4 <List_insertNode+0x218>)
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	4613      	mov	r3, r2
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	4413      	add	r3, r2
 80009a2:	00db      	lsls	r3, r3, #3
 80009a4:	440b      	add	r3, r1
 80009a6:	3314      	adds	r3, #20
 80009a8:	68fa      	ldr	r2, [r7, #12]
 80009aa:	601a      	str	r2, [r3, #0]
			if(previous == -1)
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009b2:	d103      	bne.n	80009bc <List_insertNode+0xe0>
			{
				head = freeIndex;
 80009b4:	4a4e      	ldr	r2, [pc, #312]	; (8000af0 <List_insertNode+0x214>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6013      	str	r3, [r2, #0]
 80009ba:	e009      	b.n	80009d0 <List_insertNode+0xf4>
			}
			else
			{
				SCH_task_G[previous].next = freeIndex;
 80009bc:	494d      	ldr	r1, [pc, #308]	; (8000af4 <List_insertNode+0x218>)
 80009be:	68ba      	ldr	r2, [r7, #8]
 80009c0:	4613      	mov	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	4413      	add	r3, r2
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	440b      	add	r3, r1
 80009ca:	3314      	adds	r3, #20
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	601a      	str	r2, [r3, #0]
			}
			//The task behind need to minus by the new task delay
			SCH_task_G[current].data.Delay -= SCH_task_G[freeIndex].data.Delay;
 80009d0:	4948      	ldr	r1, [pc, #288]	; (8000af4 <List_insertNode+0x218>)
 80009d2:	68fa      	ldr	r2, [r7, #12]
 80009d4:	4613      	mov	r3, r2
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	4413      	add	r3, r2
 80009da:	00db      	lsls	r3, r3, #3
 80009dc:	440b      	add	r3, r1
 80009de:	3304      	adds	r3, #4
 80009e0:	6819      	ldr	r1, [r3, #0]
 80009e2:	4844      	ldr	r0, [pc, #272]	; (8000af4 <List_insertNode+0x218>)
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	4613      	mov	r3, r2
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	4413      	add	r3, r2
 80009ec:	00db      	lsls	r3, r3, #3
 80009ee:	4403      	add	r3, r0
 80009f0:	3304      	adds	r3, #4
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	1ac9      	subs	r1, r1, r3
 80009f6:	483f      	ldr	r0, [pc, #252]	; (8000af4 <List_insertNode+0x218>)
 80009f8:	68fa      	ldr	r2, [r7, #12]
 80009fa:	4613      	mov	r3, r2
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	4413      	add	r3, r2
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	4403      	add	r3, r0
 8000a04:	3304      	adds	r3, #4
 8000a06:	6019      	str	r1, [r3, #0]
			if(SCH_task_G[current].data.Delay == 0)
 8000a08:	493a      	ldr	r1, [pc, #232]	; (8000af4 <List_insertNode+0x218>)
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	4413      	add	r3, r2
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	440b      	add	r3, r1
 8000a16:	3304      	adds	r3, #4
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d162      	bne.n	8000ae4 <List_insertNode+0x208>
			{
				SCH_task_G[current].data.RunMe = 1;
 8000a1e:	4935      	ldr	r1, [pc, #212]	; (8000af4 <List_insertNode+0x218>)
 8000a20:	68fa      	ldr	r2, [r7, #12]
 8000a22:	4613      	mov	r3, r2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	4413      	add	r3, r2
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	440b      	add	r3, r1
 8000a2c:	330c      	adds	r3, #12
 8000a2e:	2201      	movs	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]
			}
			return;
 8000a32:	e057      	b.n	8000ae4 <List_insertNode+0x208>
		}
		//check on index, minus delay
		SCH_task_G[freeIndex].data.Delay -= SCH_task_G[current].data.Delay;
 8000a34:	492f      	ldr	r1, [pc, #188]	; (8000af4 <List_insertNode+0x218>)
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	4613      	mov	r3, r2
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	4413      	add	r3, r2
 8000a3e:	00db      	lsls	r3, r3, #3
 8000a40:	440b      	add	r3, r1
 8000a42:	3304      	adds	r3, #4
 8000a44:	6819      	ldr	r1, [r3, #0]
 8000a46:	482b      	ldr	r0, [pc, #172]	; (8000af4 <List_insertNode+0x218>)
 8000a48:	68fa      	ldr	r2, [r7, #12]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	4413      	add	r3, r2
 8000a50:	00db      	lsls	r3, r3, #3
 8000a52:	4403      	add	r3, r0
 8000a54:	3304      	adds	r3, #4
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	1ac9      	subs	r1, r1, r3
 8000a5a:	4826      	ldr	r0, [pc, #152]	; (8000af4 <List_insertNode+0x218>)
 8000a5c:	687a      	ldr	r2, [r7, #4]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	4413      	add	r3, r2
 8000a64:	00db      	lsls	r3, r3, #3
 8000a66:	4403      	add	r3, r0
 8000a68:	3304      	adds	r3, #4
 8000a6a:	6019      	str	r1, [r3, #0]
		previous = current;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	60bb      	str	r3, [r7, #8]
		current = SCH_task_G[current].next;
 8000a70:	4920      	ldr	r1, [pc, #128]	; (8000af4 <List_insertNode+0x218>)
 8000a72:	68fa      	ldr	r2, [r7, #12]
 8000a74:	4613      	mov	r3, r2
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	4413      	add	r3, r2
 8000a7a:	00db      	lsls	r3, r3, #3
 8000a7c:	440b      	add	r3, r1
 8000a7e:	3314      	adds	r3, #20
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	60fb      	str	r3, [r7, #12]
	while(current != -1)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a8a:	f47f af5c 	bne.w	8000946 <List_insertNode+0x6a>
	}

	//insert to tail, current = -1
	if(SCH_task_G[freeIndex].data.Delay == 0)//dispatch
 8000a8e:	4919      	ldr	r1, [pc, #100]	; (8000af4 <List_insertNode+0x218>)
 8000a90:	687a      	ldr	r2, [r7, #4]
 8000a92:	4613      	mov	r3, r2
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	4413      	add	r3, r2
 8000a98:	00db      	lsls	r3, r3, #3
 8000a9a:	440b      	add	r3, r1
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d109      	bne.n	8000ab8 <List_insertNode+0x1dc>
	{
		SCH_task_G[freeIndex].data.RunMe = 1;
 8000aa4:	4913      	ldr	r1, [pc, #76]	; (8000af4 <List_insertNode+0x218>)
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	4613      	mov	r3, r2
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	4413      	add	r3, r2
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	440b      	add	r3, r1
 8000ab2:	330c      	adds	r3, #12
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	701a      	strb	r2, [r3, #0]
	}
	SCH_task_G[previous].next = freeIndex;
 8000ab8:	490e      	ldr	r1, [pc, #56]	; (8000af4 <List_insertNode+0x218>)
 8000aba:	68ba      	ldr	r2, [r7, #8]
 8000abc:	4613      	mov	r3, r2
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	4413      	add	r3, r2
 8000ac2:	00db      	lsls	r3, r3, #3
 8000ac4:	440b      	add	r3, r1
 8000ac6:	3314      	adds	r3, #20
 8000ac8:	687a      	ldr	r2, [r7, #4]
 8000aca:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].next = -1;
 8000acc:	4909      	ldr	r1, [pc, #36]	; (8000af4 <List_insertNode+0x218>)
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	4413      	add	r3, r2
 8000ad6:	00db      	lsls	r3, r3, #3
 8000ad8:	440b      	add	r3, r1
 8000ada:	3314      	adds	r3, #20
 8000adc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	e000      	b.n	8000ae6 <List_insertNode+0x20a>
			return;
 8000ae4:	bf00      	nop
}
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	20000078 	.word	0x20000078
 8000af4:	2000020c 	.word	0x2000020c

08000af8 <List_popHead>:

void List_popHead()
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
	if(head == -1)
 8000afc:	4b0b      	ldr	r3, [pc, #44]	; (8000b2c <List_popHead+0x34>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b04:	d103      	bne.n	8000b0e <List_popHead+0x16>
	{
		Error_code_G = ERROR_SCH_EMPTY_LIST_CAN_NOT_REMOVED;
 8000b06:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <List_popHead+0x38>)
 8000b08:	2202      	movs	r2, #2
 8000b0a:	601a      	str	r2, [r3, #0]
		return;
 8000b0c:	e00b      	b.n	8000b26 <List_popHead+0x2e>
	}
	head = SCH_task_G[head].next;
 8000b0e:	4b07      	ldr	r3, [pc, #28]	; (8000b2c <List_popHead+0x34>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	4908      	ldr	r1, [pc, #32]	; (8000b34 <List_popHead+0x3c>)
 8000b14:	4613      	mov	r3, r2
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	4413      	add	r3, r2
 8000b1a:	00db      	lsls	r3, r3, #3
 8000b1c:	440b      	add	r3, r1
 8000b1e:	3314      	adds	r3, #20
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a02      	ldr	r2, [pc, #8]	; (8000b2c <List_popHead+0x34>)
 8000b24:	6013      	str	r3, [r2, #0]
}
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr
 8000b2c:	20000078 	.word	0x20000078
 8000b30:	20000114 	.word	0x20000114
 8000b34:	2000020c 	.word	0x2000020c

08000b38 <SCH_Init>:

void SCH_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
	List_init();
 8000b3c:	f7ff fe60 	bl	8000800 <List_init>
	Error_code_G = ERROR_INIT;
 8000b40:	4b02      	ldr	r3, [pc, #8]	; (8000b4c <SCH_Init+0x14>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	20000114 	.word	0x20000114

08000b50 <SCH_Update>:

void SCH_Update(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
	if(List_isEmpty())
 8000b54:	f7ff feb2 	bl	80008bc <List_isEmpty>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d136      	bne.n	8000bcc <SCH_Update+0x7c>
	{
		return;
	}

	if(SCH_task_G[head].data.Delay > 0)
 8000b5e:	4b1c      	ldr	r3, [pc, #112]	; (8000bd0 <SCH_Update+0x80>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	491c      	ldr	r1, [pc, #112]	; (8000bd4 <SCH_Update+0x84>)
 8000b64:	4613      	mov	r3, r2
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	4413      	add	r3, r2
 8000b6a:	00db      	lsls	r3, r3, #3
 8000b6c:	440b      	add	r3, r1
 8000b6e:	3304      	adds	r3, #4
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d012      	beq.n	8000b9c <SCH_Update+0x4c>
	{
		SCH_task_G[head].data.Delay--;
 8000b76:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <SCH_Update+0x80>)
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	4916      	ldr	r1, [pc, #88]	; (8000bd4 <SCH_Update+0x84>)
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	4413      	add	r3, r2
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	440b      	add	r3, r1
 8000b86:	3304      	adds	r3, #4
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	1e59      	subs	r1, r3, #1
 8000b8c:	4811      	ldr	r0, [pc, #68]	; (8000bd4 <SCH_Update+0x84>)
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	4403      	add	r3, r0
 8000b98:	3304      	adds	r3, #4
 8000b9a:	6019      	str	r1, [r3, #0]
	}

	if(SCH_task_G[head].data.Delay == 0)
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <SCH_Update+0x80>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	490c      	ldr	r1, [pc, #48]	; (8000bd4 <SCH_Update+0x84>)
 8000ba2:	4613      	mov	r3, r2
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	4413      	add	r3, r2
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	440b      	add	r3, r1
 8000bac:	3304      	adds	r3, #4
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d10c      	bne.n	8000bce <SCH_Update+0x7e>
	{
		SCH_task_G[head].data.RunMe = 1;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <SCH_Update+0x80>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4906      	ldr	r1, [pc, #24]	; (8000bd4 <SCH_Update+0x84>)
 8000bba:	4613      	mov	r3, r2
 8000bbc:	005b      	lsls	r3, r3, #1
 8000bbe:	4413      	add	r3, r2
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	440b      	add	r3, r1
 8000bc4:	330c      	adds	r3, #12
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
 8000bca:	e000      	b.n	8000bce <SCH_Update+0x7e>
		return;
 8000bcc:	bf00      	nop
	}
}
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000078 	.word	0x20000078
 8000bd4:	2000020c 	.word	0x2000020c

08000bd8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
	if(List_isEmpty())
 8000bde:	f7ff fe6d 	bl	80008bc <List_isEmpty>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d161      	bne.n	8000cac <SCH_Dispatch_Tasks+0xd4>
	{
		return;
	}

	int32_t current = head;
 8000be8:	4b34      	ldr	r3, [pc, #208]	; (8000cbc <SCH_Dispatch_Tasks+0xe4>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	607b      	str	r3, [r7, #4]
	if(SCH_task_G[current].data.RunMe == 1)
 8000bee:	4934      	ldr	r1, [pc, #208]	; (8000cc0 <SCH_Dispatch_Tasks+0xe8>)
 8000bf0:	687a      	ldr	r2, [r7, #4]
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	4413      	add	r3, r2
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	440b      	add	r3, r1
 8000bfc:	330c      	adds	r3, #12
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d143      	bne.n	8000c8c <SCH_Dispatch_Tasks+0xb4>
	{
		SCH_task_G[current].data.pTask();
 8000c04:	492e      	ldr	r1, [pc, #184]	; (8000cc0 <SCH_Dispatch_Tasks+0xe8>)
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	4413      	add	r3, r2
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	440b      	add	r3, r1
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4798      	blx	r3
		SCH_task_G[current].data.RunMe = 0;
 8000c16:	492a      	ldr	r1, [pc, #168]	; (8000cc0 <SCH_Dispatch_Tasks+0xe8>)
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	4613      	mov	r3, r2
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	4413      	add	r3, r2
 8000c20:	00db      	lsls	r3, r3, #3
 8000c22:	440b      	add	r3, r1
 8000c24:	330c      	adds	r3, #12
 8000c26:	2200      	movs	r2, #0
 8000c28:	701a      	strb	r2, [r3, #0]

		int32_t deleted = current;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	603b      	str	r3, [r7, #0]
		List_popHead();
 8000c2e:	f7ff ff63 	bl	8000af8 <List_popHead>
		if(head == -1) return; //empty list
 8000c32:	4b22      	ldr	r3, [pc, #136]	; (8000cbc <SCH_Dispatch_Tasks+0xe4>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c3a:	d039      	beq.n	8000cb0 <SCH_Dispatch_Tasks+0xd8>

		if(Error_code_G == ERROR_SCH_EMPTY_LIST_CAN_NOT_REMOVED)
 8000c3c:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <SCH_Dispatch_Tasks+0xec>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d037      	beq.n	8000cb4 <SCH_Dispatch_Tasks+0xdc>
		{
		    return; //avoid crash
		}
		if(SCH_task_G[deleted].data.Period == 0)
 8000c44:	491e      	ldr	r1, [pc, #120]	; (8000cc0 <SCH_Dispatch_Tasks+0xe8>)
 8000c46:	683a      	ldr	r2, [r7, #0]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	4413      	add	r3, r2
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	440b      	add	r3, r1
 8000c52:	3308      	adds	r3, #8
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d103      	bne.n	8000c62 <SCH_Dispatch_Tasks+0x8a>
		{
			List_freeIndex(deleted);
 8000c5a:	6838      	ldr	r0, [r7, #0]
 8000c5c:	f7ff fe06 	bl	800086c <List_freeIndex>
 8000c60:	e014      	b.n	8000c8c <SCH_Dispatch_Tasks+0xb4>
		}
		else
		{
			SCH_task_G[deleted].data.Delay = SCH_task_G[deleted].data.Period;
 8000c62:	4917      	ldr	r1, [pc, #92]	; (8000cc0 <SCH_Dispatch_Tasks+0xe8>)
 8000c64:	683a      	ldr	r2, [r7, #0]
 8000c66:	4613      	mov	r3, r2
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	4413      	add	r3, r2
 8000c6c:	00db      	lsls	r3, r3, #3
 8000c6e:	440b      	add	r3, r1
 8000c70:	3308      	adds	r3, #8
 8000c72:	6819      	ldr	r1, [r3, #0]
 8000c74:	4812      	ldr	r0, [pc, #72]	; (8000cc0 <SCH_Dispatch_Tasks+0xe8>)
 8000c76:	683a      	ldr	r2, [r7, #0]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	4413      	add	r3, r2
 8000c7e:	00db      	lsls	r3, r3, #3
 8000c80:	4403      	add	r3, r0
 8000c82:	3304      	adds	r3, #4
 8000c84:	6019      	str	r1, [r3, #0]
			List_insertNode(deleted);
 8000c86:	6838      	ldr	r0, [r7, #0]
 8000c88:	f7ff fe28 	bl	80008dc <List_insertNode>
		}
	}
	//check status
	SCH_Report_Status();
 8000c8c:	f000 f86c 	bl	8000d68 <SCH_Report_Status>

	if(SCH_task_G[current].data.RunMe == 0)
 8000c90:	490b      	ldr	r1, [pc, #44]	; (8000cc0 <SCH_Dispatch_Tasks+0xe8>)
 8000c92:	687a      	ldr	r2, [r7, #4]
 8000c94:	4613      	mov	r3, r2
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	4413      	add	r3, r2
 8000c9a:	00db      	lsls	r3, r3, #3
 8000c9c:	440b      	add	r3, r1
 8000c9e:	330c      	adds	r3, #12
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d107      	bne.n	8000cb6 <SCH_Dispatch_Tasks+0xde>
	{
		SCH_Go_To_Sleep();
 8000ca6:	f000 f86b 	bl	8000d80 <SCH_Go_To_Sleep>
 8000caa:	e004      	b.n	8000cb6 <SCH_Dispatch_Tasks+0xde>
		return;
 8000cac:	bf00      	nop
 8000cae:	e002      	b.n	8000cb6 <SCH_Dispatch_Tasks+0xde>
		if(head == -1) return; //empty list
 8000cb0:	bf00      	nop
 8000cb2:	e000      	b.n	8000cb6 <SCH_Dispatch_Tasks+0xde>
		    return; //avoid crash
 8000cb4:	bf00      	nop
	}
}
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000078 	.word	0x20000078
 8000cc0:	2000020c 	.word	0x2000020c
 8000cc4:	20000114 	.word	0x20000114

08000cc8 <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
	int32_t freeIndex = List_getFreeIndex();
 8000cd4:	f7ff fda6 	bl	8000824 <List_getFreeIndex>
 8000cd8:	6178      	str	r0, [r7, #20]
	if(freeIndex == -1)
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ce0:	d105      	bne.n	8000cee <SCH_Add_Task+0x26>
	{
		Error_code_G = ERROR_SCH_EXCEED_MAX_TASK;
 8000ce2:	4b1f      	ldr	r3, [pc, #124]	; (8000d60 <SCH_Add_Task+0x98>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	601a      	str	r2, [r3, #0]
		return UINT32_MAX;
 8000ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cec:	e034      	b.n	8000d58 <SCH_Add_Task+0x90>
	}
	//assign data to freeIndex
	SCH_task_G[freeIndex].data.pTask = pFunction;
 8000cee:	491d      	ldr	r1, [pc, #116]	; (8000d64 <SCH_Add_Task+0x9c>)
 8000cf0:	697a      	ldr	r2, [r7, #20]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	4413      	add	r3, r2
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	440b      	add	r3, r1
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].data.Delay = DELAY;
 8000d00:	4918      	ldr	r1, [pc, #96]	; (8000d64 <SCH_Add_Task+0x9c>)
 8000d02:	697a      	ldr	r2, [r7, #20]
 8000d04:	4613      	mov	r3, r2
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	4413      	add	r3, r2
 8000d0a:	00db      	lsls	r3, r3, #3
 8000d0c:	440b      	add	r3, r1
 8000d0e:	3304      	adds	r3, #4
 8000d10:	68ba      	ldr	r2, [r7, #8]
 8000d12:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].data.Period = PERIOD;
 8000d14:	4913      	ldr	r1, [pc, #76]	; (8000d64 <SCH_Add_Task+0x9c>)
 8000d16:	697a      	ldr	r2, [r7, #20]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	005b      	lsls	r3, r3, #1
 8000d1c:	4413      	add	r3, r2
 8000d1e:	00db      	lsls	r3, r3, #3
 8000d20:	440b      	add	r3, r1
 8000d22:	3308      	adds	r3, #8
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].data.RunMe = 0;
 8000d28:	490e      	ldr	r1, [pc, #56]	; (8000d64 <SCH_Add_Task+0x9c>)
 8000d2a:	697a      	ldr	r2, [r7, #20]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	4413      	add	r3, r2
 8000d32:	00db      	lsls	r3, r3, #3
 8000d34:	440b      	add	r3, r1
 8000d36:	330c      	adds	r3, #12
 8000d38:	2200      	movs	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]
	SCH_task_G[freeIndex].data.TaskID = freeIndex;
 8000d3c:	6979      	ldr	r1, [r7, #20]
 8000d3e:	4809      	ldr	r0, [pc, #36]	; (8000d64 <SCH_Add_Task+0x9c>)
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	4613      	mov	r3, r2
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	4413      	add	r3, r2
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	4403      	add	r3, r0
 8000d4c:	3310      	adds	r3, #16
 8000d4e:	6019      	str	r1, [r3, #0]

	List_insertNode(freeIndex);
 8000d50:	6978      	ldr	r0, [r7, #20]
 8000d52:	f7ff fdc3 	bl	80008dc <List_insertNode>
	return freeIndex; //return task ID
 8000d56:	697b      	ldr	r3, [r7, #20]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000114 	.word	0x20000114
 8000d64:	2000020c 	.word	0x2000020c

08000d68 <SCH_Report_Status>:
		current = SCH_task_G[current].next;
	}
	return 0;
}
void SCH_Report_Status()
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
	//handle error
	//...
	Error_code_G = ERROR_INIT;
 8000d6c:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <SCH_Report_Status+0x14>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc80      	pop	{r7}
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	20000114 	.word	0x20000114

08000d80 <SCH_Go_To_Sleep>:
void SCH_Go_To_Sleep()
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	//sleep mode
	HAL_SuspendTick();
 8000d84:	f000 fd10 	bl	80017a8 <HAL_SuspendTick>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000d88:	2101      	movs	r1, #1
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f001 fd50 	bl	8002830 <HAL_PWR_EnterSLEEPMode>
	//After an ISR is execute: Exit sleep Mode
	HAL_ResumeTick();
 8000d90:	f000 fd18 	bl	80017c4 <HAL_ResumeTick>
}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <setTimer>:

int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / MAX_TIMER;
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	4a09      	ldr	r2, [pc, #36]	; (8000dcc <setTimer+0x34>)
 8000da6:	fb82 1203 	smull	r1, r2, r2, r3
 8000daa:	1092      	asrs	r2, r2, #2
 8000dac:	17db      	asrs	r3, r3, #31
 8000dae:	1ad2      	subs	r2, r2, r3
 8000db0:	4907      	ldr	r1, [pc, #28]	; (8000dd0 <setTimer+0x38>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8000db8:	4a06      	ldr	r2, [pc, #24]	; (8000dd4 <setTimer+0x3c>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	66666667 	.word	0x66666667
 8000dd0:	200005cc 	.word	0x200005cc
 8000dd4:	200005f4 	.word	0x200005f4

08000dd8 <timerRun>:

void timerRun(){
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_TIMER; i++)
 8000dde:	2300      	movs	r3, #0
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	e01c      	b.n	8000e1e <timerRun+0x46>
	{
		if(timer_counter[i] > 0)
 8000de4:	4a12      	ldr	r2, [pc, #72]	; (8000e30 <timerRun+0x58>)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	dd13      	ble.n	8000e18 <timerRun+0x40>
		{
			timer_counter[i]--;
 8000df0:	4a0f      	ldr	r2, [pc, #60]	; (8000e30 <timerRun+0x58>)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df8:	1e5a      	subs	r2, r3, #1
 8000dfa:	490d      	ldr	r1, [pc, #52]	; (8000e30 <timerRun+0x58>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0)
 8000e02:	4a0b      	ldr	r2, [pc, #44]	; (8000e30 <timerRun+0x58>)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	dc04      	bgt.n	8000e18 <timerRun+0x40>
			{
				timer_flag[i] = 1;
 8000e0e:	4a09      	ldr	r2, [pc, #36]	; (8000e34 <timerRun+0x5c>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2101      	movs	r1, #1
 8000e14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < MAX_TIMER; i++)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b09      	cmp	r3, #9
 8000e22:	dddf      	ble.n	8000de4 <timerRun+0xc>
			}
		}
	}
}
 8000e24:	bf00      	nop
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	200005cc 	.word	0x200005cc
 8000e34:	200005f4 	.word	0x200005f4

08000e38 <IsTimeExpired>:

int IsTimeExpired(int index)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
	if(timer_flag[index] == 1){
 8000e40:	4a06      	ldr	r2, [pc, #24]	; (8000e5c <IsTimeExpired+0x24>)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d101      	bne.n	8000e50 <IsTimeExpired+0x18>
		return 1;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e000      	b.n	8000e52 <IsTimeExpired+0x1a>
	}
	return 0;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	200005f4 	.word	0x200005f4

08000e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <HAL_MspInit+0x5c>)
 8000e68:	699b      	ldr	r3, [r3, #24]
 8000e6a:	4a14      	ldr	r2, [pc, #80]	; (8000ebc <HAL_MspInit+0x5c>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6193      	str	r3, [r2, #24]
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_MspInit+0x5c>)
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7e:	4b0f      	ldr	r3, [pc, #60]	; (8000ebc <HAL_MspInit+0x5c>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	4a0e      	ldr	r2, [pc, #56]	; (8000ebc <HAL_MspInit+0x5c>)
 8000e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e88:	61d3      	str	r3, [r2, #28]
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <HAL_MspInit+0x5c>)
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e96:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <HAL_MspInit+0x60>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	4a04      	ldr	r2, [pc, #16]	; (8000ec0 <HAL_MspInit+0x60>)
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	3714      	adds	r7, #20
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	40010000 	.word	0x40010000

08000ec4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08a      	sub	sp, #40	; 0x28
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a1d      	ldr	r2, [pc, #116]	; (8000f54 <HAL_I2C_MspInit+0x90>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d132      	bne.n	8000f4a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee4:	4b1c      	ldr	r3, [pc, #112]	; (8000f58 <HAL_I2C_MspInit+0x94>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	4a1b      	ldr	r2, [pc, #108]	; (8000f58 <HAL_I2C_MspInit+0x94>)
 8000eea:	f043 0308 	orr.w	r3, r3, #8
 8000eee:	6193      	str	r3, [r2, #24]
 8000ef0:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <HAL_I2C_MspInit+0x94>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	f003 0308 	and.w	r3, r3, #8
 8000ef8:	613b      	str	r3, [r7, #16]
 8000efa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000efc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f02:	2312      	movs	r3, #18
 8000f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f06:	2303      	movs	r3, #3
 8000f08:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4812      	ldr	r0, [pc, #72]	; (8000f5c <HAL_I2C_MspInit+0x98>)
 8000f12:	f000 fe25 	bl	8001b60 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <HAL_I2C_MspInit+0x9c>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8000f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000f22:	627b      	str	r3, [r7, #36]	; 0x24
 8000f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f26:	f043 0302 	orr.w	r3, r3, #2
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
 8000f2c:	4a0c      	ldr	r2, [pc, #48]	; (8000f60 <HAL_I2C_MspInit+0x9c>)
 8000f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f30:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <HAL_I2C_MspInit+0x94>)
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	4a08      	ldr	r2, [pc, #32]	; (8000f58 <HAL_I2C_MspInit+0x94>)
 8000f38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f3c:	61d3      	str	r3, [r2, #28]
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <HAL_I2C_MspInit+0x94>)
 8000f40:	69db      	ldr	r3, [r3, #28]
 8000f42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f4a:	bf00      	nop
 8000f4c:	3728      	adds	r7, #40	; 0x28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40005400 	.word	0x40005400
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	40010c00 	.word	0x40010c00
 8000f60:	40010000 	.word	0x40010000

08000f64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f74:	d113      	bne.n	8000f9e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <HAL_TIM_Base_MspInit+0x44>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <HAL_TIM_Base_MspInit+0x44>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	61d3      	str	r3, [r2, #28]
 8000f82:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <HAL_TIM_Base_MspInit+0x44>)
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	201c      	movs	r0, #28
 8000f94:	f000 fcfb 	bl	800198e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f98:	201c      	movs	r0, #28
 8000f9a:	f000 fd14 	bl	80019c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f9e:	bf00      	nop
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000

08000fac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a1f      	ldr	r2, [pc, #124]	; (8001044 <HAL_UART_MspInit+0x98>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d137      	bne.n	800103c <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fcc:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <HAL_UART_MspInit+0x9c>)
 8000fce:	69db      	ldr	r3, [r3, #28]
 8000fd0:	4a1d      	ldr	r2, [pc, #116]	; (8001048 <HAL_UART_MspInit+0x9c>)
 8000fd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd6:	61d3      	str	r3, [r2, #28]
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <HAL_UART_MspInit+0x9c>)
 8000fda:	69db      	ldr	r3, [r3, #28]
 8000fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe4:	4b18      	ldr	r3, [pc, #96]	; (8001048 <HAL_UART_MspInit+0x9c>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	4a17      	ldr	r2, [pc, #92]	; (8001048 <HAL_UART_MspInit+0x9c>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	6193      	str	r3, [r2, #24]
 8000ff0:	4b15      	ldr	r3, [pc, #84]	; (8001048 <HAL_UART_MspInit+0x9c>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ffc:	2304      	movs	r3, #4
 8000ffe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001000:	2302      	movs	r3, #2
 8001002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001004:	2303      	movs	r3, #3
 8001006:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001008:	f107 0310 	add.w	r3, r7, #16
 800100c:	4619      	mov	r1, r3
 800100e:	480f      	ldr	r0, [pc, #60]	; (800104c <HAL_UART_MspInit+0xa0>)
 8001010:	f000 fda6 	bl	8001b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001014:	2308      	movs	r3, #8
 8001016:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001020:	f107 0310 	add.w	r3, r7, #16
 8001024:	4619      	mov	r1, r3
 8001026:	4809      	ldr	r0, [pc, #36]	; (800104c <HAL_UART_MspInit+0xa0>)
 8001028:	f000 fd9a 	bl	8001b60 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800102c:	2200      	movs	r2, #0
 800102e:	2100      	movs	r1, #0
 8001030:	2026      	movs	r0, #38	; 0x26
 8001032:	f000 fcac 	bl	800198e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001036:	2026      	movs	r0, #38	; 0x26
 8001038:	f000 fcc5 	bl	80019c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800103c:	bf00      	nop
 800103e:	3720      	adds	r7, #32
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40004400 	.word	0x40004400
 8001048:	40021000 	.word	0x40021000
 800104c:	40010800 	.word	0x40010800

08001050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001054:	e7fe      	b.n	8001054 <NMI_Handler+0x4>

08001056 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001056:	b480      	push	{r7}
 8001058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800105a:	e7fe      	b.n	800105a <HardFault_Handler+0x4>

0800105c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001060:	e7fe      	b.n	8001060 <MemManage_Handler+0x4>

08001062 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001066:	e7fe      	b.n	8001066 <BusFault_Handler+0x4>

08001068 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800106c:	e7fe      	b.n	800106c <UsageFault_Handler+0x4>

0800106e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800106e:	b480      	push	{r7}
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr

0800107a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr

08001086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr

08001092 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001096:	f000 fb47 	bl	8001728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010a4:	4802      	ldr	r0, [pc, #8]	; (80010b0 <TIM2_IRQHandler+0x10>)
 80010a6:	f002 f88f 	bl	80031c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	2000017c 	.word	0x2000017c

080010b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010b8:	4802      	ldr	r0, [pc, #8]	; (80010c4 <USART2_IRQHandler+0x10>)
 80010ba:	f002 fc25 	bl	8003908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200001c4 	.word	0x200001c4

080010c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010d0:	4a14      	ldr	r2, [pc, #80]	; (8001124 <_sbrk+0x5c>)
 80010d2:	4b15      	ldr	r3, [pc, #84]	; (8001128 <_sbrk+0x60>)
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010dc:	4b13      	ldr	r3, [pc, #76]	; (800112c <_sbrk+0x64>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d102      	bne.n	80010ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <_sbrk+0x64>)
 80010e6:	4a12      	ldr	r2, [pc, #72]	; (8001130 <_sbrk+0x68>)
 80010e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <_sbrk+0x64>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4413      	add	r3, r2
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d207      	bcs.n	8001108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f8:	f003 f8e8 	bl	80042cc <__errno>
 80010fc:	4603      	mov	r3, r0
 80010fe:	220c      	movs	r2, #12
 8001100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
 8001106:	e009      	b.n	800111c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <_sbrk+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <_sbrk+0x64>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	4a05      	ldr	r2, [pc, #20]	; (800112c <_sbrk+0x64>)
 8001118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800111a:	68fb      	ldr	r3, [r7, #12]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20005000 	.word	0x20005000
 8001128:	00000400 	.word	0x00000400
 800112c:	20000118 	.word	0x20000118
 8001130:	20000630 	.word	0x20000630

08001134 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr

08001140 <BlinkyLed>:
 *      Author: DELL
 */
#include "tasks.h"

void BlinkyLed()
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001144:	2120      	movs	r1, #32
 8001146:	4802      	ldr	r0, [pc, #8]	; (8001150 <BlinkyLed+0x10>)
 8001148:	f000 febd 	bl	8001ec6 <HAL_GPIO_TogglePin>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40010800 	.word	0x40010800

08001154 <getButtons>:
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_ON);
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_OFF);
}

void getButtons()
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	getKeyInput(&button0);
 8001158:	4805      	ldr	r0, [pc, #20]	; (8001170 <getButtons+0x1c>)
 800115a:	f7fe fff7 	bl	800014c <getKeyInput>
	getKeyInput(&button1);
 800115e:	4805      	ldr	r0, [pc, #20]	; (8001174 <getButtons+0x20>)
 8001160:	f7fe fff4 	bl	800014c <getKeyInput>
	getKeyInput(&button2);
 8001164:	4804      	ldr	r0, [pc, #16]	; (8001178 <getButtons+0x24>)
 8001166:	f7fe fff1 	bl	800014c <getKeyInput>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000000 	.word	0x20000000
 8001174:	20000024 	.word	0x20000024
 8001178:	20000048 	.word	0x20000048

0800117c <fsm>:
		turn_green();
	}
}

void fsm()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	fsm_traffic_light();
 8001180:	f000 f802 	bl	8001188 <fsm_traffic_light>
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <fsm_traffic_light>:
#include "traffic_light.h"

enum TrafficLightState TRAFFIC_LIGHT_STATE = INIT;

void fsm_traffic_light()
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	switch(TRAFFIC_LIGHT_STATE){
 800118c:	4b2d      	ldr	r3, [pc, #180]	; (8001244 <fsm_traffic_light+0xbc>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b04      	cmp	r3, #4
 8001192:	d84b      	bhi.n	800122c <fsm_traffic_light+0xa4>
 8001194:	a201      	add	r2, pc, #4	; (adr r2, 800119c <fsm_traffic_light+0x14>)
 8001196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800119a:	bf00      	nop
 800119c:	080011b1 	.word	0x080011b1
 80011a0:	080011bd 	.word	0x080011bd
 80011a4:	080011d9 	.word	0x080011d9
 80011a8:	080011f5 	.word	0x080011f5
 80011ac:	08001211 	.word	0x08001211
		case INIT:
				//change state
			if (1) // -> AUTO_RED_GREEN
			{
				init_auto_red_green();
 80011b0:	f000 f8ca 	bl	8001348 <init_auto_red_green>
				TRAFFIC_LIGHT_STATE = AUTO_RED_GREEN;
 80011b4:	4b23      	ldr	r3, [pc, #140]	; (8001244 <fsm_traffic_light+0xbc>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80011ba:	e040      	b.n	800123e <fsm_traffic_light+0xb6>
		case AUTO_RED_GREEN:
			auto_red_green();
 80011bc:	f000 f8f8 	bl	80013b0 <auto_red_green>
			if (IsTimeExpired(TIMER_TRAFFIC_LIGHT)) // -> AUTO_RED_AMBER
 80011c0:	2006      	movs	r0, #6
 80011c2:	f7ff fe39 	bl	8000e38 <IsTimeExpired>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d031      	beq.n	8001230 <fsm_traffic_light+0xa8>
			{
				init_auto_red_amber();
 80011cc:	f000 f920 	bl	8001410 <init_auto_red_amber>
				TRAFFIC_LIGHT_STATE = AUTO_RED_AMBER;
 80011d0:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <fsm_traffic_light+0xbc>)
 80011d2:	2202      	movs	r2, #2
 80011d4:	701a      	strb	r2, [r3, #0]
//			else if (isButtonPressed(&button0)) // -> RED_TIME_CONFIG
//			{
//				init_red_time_config();
//				TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
//			}
			break;
 80011d6:	e02b      	b.n	8001230 <fsm_traffic_light+0xa8>
		case AUTO_RED_AMBER:
			auto_red_amber();
 80011d8:	f000 f948 	bl	800146c <auto_red_amber>
			if (IsTimeExpired(TIMER_TRAFFIC_LIGHT)) // -> AUTO_GREEN_RED
 80011dc:	2006      	movs	r0, #6
 80011de:	f7ff fe2b 	bl	8000e38 <IsTimeExpired>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d025      	beq.n	8001234 <fsm_traffic_light+0xac>
			{
				init_auto_green_red();
 80011e8:	f000 f970 	bl	80014cc <init_auto_green_red>
				TRAFFIC_LIGHT_STATE = AUTO_GREEN_RED;
 80011ec:	4b15      	ldr	r3, [pc, #84]	; (8001244 <fsm_traffic_light+0xbc>)
 80011ee:	2203      	movs	r2, #3
 80011f0:	701a      	strb	r2, [r3, #0]
//				else if (isButtonPressed(&button0)) // -> RED_TIME_CONFIG
//				{
//					init_red_time_config();
//					TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
//				}
				break;
 80011f2:	e01f      	b.n	8001234 <fsm_traffic_light+0xac>
			case AUTO_GREEN_RED:
				auto_green_red();
 80011f4:	f000 f99e 	bl	8001534 <auto_green_red>

				if (IsTimeExpired(TIMER_TRAFFIC_LIGHT)) // -> AUTO_AMBER_RED
 80011f8:	2006      	movs	r0, #6
 80011fa:	f7ff fe1d 	bl	8000e38 <IsTimeExpired>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d019      	beq.n	8001238 <fsm_traffic_light+0xb0>
				{
					init_auto_amber_red();
 8001204:	f000 f9c6 	bl	8001594 <init_auto_amber_red>
					TRAFFIC_LIGHT_STATE = AUTO_AMBER_RED;
 8001208:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <fsm_traffic_light+0xbc>)
 800120a:	2204      	movs	r2, #4
 800120c:	701a      	strb	r2, [r3, #0]
//				else if (isButtonPressed(&button0)) // -> RED_TIME_CONFIG
//				{
//					init_red_time_config();
//					TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
//				}
				break;
 800120e:	e013      	b.n	8001238 <fsm_traffic_light+0xb0>
			case AUTO_AMBER_RED:
				auto_amber_red();
 8001210:	f000 f9ee 	bl	80015f0 <auto_amber_red>

				if (IsTimeExpired(TIMER_TRAFFIC_LIGHT)) // -> AUTO_RED_GREEN
 8001214:	2006      	movs	r0, #6
 8001216:	f7ff fe0f 	bl	8000e38 <IsTimeExpired>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d00d      	beq.n	800123c <fsm_traffic_light+0xb4>
				{
					init_auto_red_green();
 8001220:	f000 f892 	bl	8001348 <init_auto_red_green>
					TRAFFIC_LIGHT_STATE = AUTO_RED_GREEN;
 8001224:	4b07      	ldr	r3, [pc, #28]	; (8001244 <fsm_traffic_light+0xbc>)
 8001226:	2201      	movs	r2, #1
 8001228:	701a      	strb	r2, [r3, #0]
//				else if (isButtonPressed(&button0)) // -> RED_TIME_CONFIG
//				{
//					init_red_time_config();
//					TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
//				}
				break;
 800122a:	e007      	b.n	800123c <fsm_traffic_light+0xb4>
			default:
				break;
 800122c:	bf00      	nop
 800122e:	e006      	b.n	800123e <fsm_traffic_light+0xb6>
			break;
 8001230:	bf00      	nop
 8001232:	e004      	b.n	800123e <fsm_traffic_light+0xb6>
				break;
 8001234:	bf00      	nop
 8001236:	e002      	b.n	800123e <fsm_traffic_light+0xb6>
				break;
 8001238:	bf00      	nop
 800123a:	e000      	b.n	800123e <fsm_traffic_light+0xb6>
				break;
 800123c:	bf00      	nop

	}
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	2000011c 	.word	0x2000011c

08001248 <turn_on_red_green>:

void turn_on_red_green()
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_ON);
 800124c:	2201      	movs	r2, #1
 800124e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001252:	480b      	ldr	r0, [pc, #44]	; (8001280 <turn_on_red_green+0x38>)
 8001254:	f000 fe1f 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_ON);
 8001258:	2201      	movs	r2, #1
 800125a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800125e:	4808      	ldr	r0, [pc, #32]	; (8001280 <turn_on_red_green+0x38>)
 8001260:	f000 fe19 	bl	8001e96 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED3_GPIO_Port, LED1_Pin, LED_ON);
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 7180 	mov.w	r1, #256	; 0x100
 800126a:	4806      	ldr	r0, [pc, #24]	; (8001284 <turn_on_red_green+0x3c>)
 800126c:	f000 fe13 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED2_Pin, LED_OFF);
 8001270:	2200      	movs	r2, #0
 8001272:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001276:	4803      	ldr	r0, [pc, #12]	; (8001284 <turn_on_red_green+0x3c>)
 8001278:	f000 fe0d 	bl	8001e96 <HAL_GPIO_WritePin>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40010800 	.word	0x40010800
 8001284:	40010c00 	.word	0x40010c00

08001288 <turn_on_red_amber>:

void turn_on_red_amber()
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_ON);
 800128c:	2201      	movs	r2, #1
 800128e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001292:	480b      	ldr	r0, [pc, #44]	; (80012c0 <turn_on_red_amber+0x38>)
 8001294:	f000 fdff 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_ON);
 8001298:	2201      	movs	r2, #1
 800129a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800129e:	4808      	ldr	r0, [pc, #32]	; (80012c0 <turn_on_red_amber+0x38>)
 80012a0:	f000 fdf9 	bl	8001e96 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED3_GPIO_Port, LED1_Pin, LED_OFF);
 80012a4:	2200      	movs	r2, #0
 80012a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012aa:	4806      	ldr	r0, [pc, #24]	; (80012c4 <turn_on_red_amber+0x3c>)
 80012ac:	f000 fdf3 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED2_Pin, LED_ON);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b6:	4803      	ldr	r0, [pc, #12]	; (80012c4 <turn_on_red_amber+0x3c>)
 80012b8:	f000 fded 	bl	8001e96 <HAL_GPIO_WritePin>
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40010800 	.word	0x40010800
 80012c4:	40010c00 	.word	0x40010c00

080012c8 <turn_on_green_red>:

void turn_on_green_red()
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_ON);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012d2:	480b      	ldr	r0, [pc, #44]	; (8001300 <turn_on_green_red+0x38>)
 80012d4:	f000 fddf 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_OFF);
 80012d8:	2200      	movs	r2, #0
 80012da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012de:	4808      	ldr	r0, [pc, #32]	; (8001300 <turn_on_green_red+0x38>)
 80012e0:	f000 fdd9 	bl	8001e96 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED3_GPIO_Port, LED1_Pin, LED_ON);
 80012e4:	2201      	movs	r2, #1
 80012e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012ea:	4806      	ldr	r0, [pc, #24]	; (8001304 <turn_on_green_red+0x3c>)
 80012ec:	f000 fdd3 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED2_Pin, LED_ON);
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012f6:	4803      	ldr	r0, [pc, #12]	; (8001304 <turn_on_green_red+0x3c>)
 80012f8:	f000 fdcd 	bl	8001e96 <HAL_GPIO_WritePin>
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40010800 	.word	0x40010800
 8001304:	40010c00 	.word	0x40010c00

08001308 <turn_on_amber_red>:

void turn_on_amber_red()
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_OFF);
 800130c:	2200      	movs	r2, #0
 800130e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001312:	480b      	ldr	r0, [pc, #44]	; (8001340 <turn_on_amber_red+0x38>)
 8001314:	f000 fdbf 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_ON);
 8001318:	2201      	movs	r2, #1
 800131a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800131e:	4808      	ldr	r0, [pc, #32]	; (8001340 <turn_on_amber_red+0x38>)
 8001320:	f000 fdb9 	bl	8001e96 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED3_GPIO_Port, LED1_Pin, LED_ON);
 8001324:	2201      	movs	r2, #1
 8001326:	f44f 7180 	mov.w	r1, #256	; 0x100
 800132a:	4806      	ldr	r0, [pc, #24]	; (8001344 <turn_on_amber_red+0x3c>)
 800132c:	f000 fdb3 	bl	8001e96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED2_Pin, LED_ON);
 8001330:	2201      	movs	r2, #1
 8001332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001336:	4803      	ldr	r0, [pc, #12]	; (8001344 <turn_on_amber_red+0x3c>)
 8001338:	f000 fdad 	bl	8001e96 <HAL_GPIO_WritePin>
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40010800 	.word	0x40010800
 8001344:	40010c00 	.word	0x40010c00

08001348 <init_auto_red_green>:
//ci t trng thi
void init_auto_red_green() {
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, green_time * 100);
 800134c:	4b11      	ldr	r3, [pc, #68]	; (8001394 <init_auto_red_green+0x4c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2264      	movs	r2, #100	; 0x64
 8001352:	fb02 f303 	mul.w	r3, r2, r3
 8001356:	4619      	mov	r1, r3
 8001358:	2006      	movs	r0, #6
 800135a:	f7ff fd1d 	bl	8000d98 <setTimer>
    resetButton(&button0);
 800135e:	480e      	ldr	r0, [pc, #56]	; (8001398 <init_auto_red_green+0x50>)
 8001360:	f7fe ff44 	bl	80001ec <resetButton>
    resetButton(&button1);
 8001364:	480d      	ldr	r0, [pc, #52]	; (800139c <init_auto_red_green+0x54>)
 8001366:	f7fe ff41 	bl	80001ec <resetButton>
    resetButton(&button2);
 800136a:	480d      	ldr	r0, [pc, #52]	; (80013a0 <init_auto_red_green+0x58>)
 800136c:	f7fe ff3e 	bl	80001ec <resetButton>
    // OTHER PRECONDITIONS
    setTimer(TIMER_7SEG, TIME_7SEG);
 8001370:	2102      	movs	r1, #2
 8001372:	2002      	movs	r0, #2
 8001374:	f7ff fd10 	bl	8000d98 <setTimer>
    setTimer(TIMER_1S, TIME_1S);
 8001378:	2164      	movs	r1, #100	; 0x64
 800137a:	2003      	movs	r0, #3
 800137c:	f7ff fd0c 	bl	8000d98 <setTimer>
    counter_way0 = red_time;
 8001380:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <init_auto_red_green+0x5c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a08      	ldr	r2, [pc, #32]	; (80013a8 <init_auto_red_green+0x60>)
 8001386:	6013      	str	r3, [r2, #0]
    counter_way1 = green_time;
 8001388:	4b02      	ldr	r3, [pc, #8]	; (8001394 <init_auto_red_green+0x4c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a07      	ldr	r2, [pc, #28]	; (80013ac <init_auto_red_green+0x64>)
 800138e:	6013      	str	r3, [r2, #0]
}
 8001390:	bf00      	nop
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000074 	.word	0x20000074
 8001398:	20000000 	.word	0x20000000
 800139c:	20000024 	.word	0x20000024
 80013a0:	20000048 	.word	0x20000048
 80013a4:	2000006c 	.word	0x2000006c
 80013a8:	20000108 	.word	0x20000108
 80013ac:	2000010c 	.word	0x2000010c

080013b0 <auto_red_green>:
//trng thi
void auto_red_green() {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
    if (1) {
        turn_on_red_green();
 80013b4:	f7ff ff48 	bl	8001248 <turn_on_red_green>
    }
    if (IsTimeExpired(TIMER_7SEG)) {
 80013b8:	2002      	movs	r0, #2
 80013ba:	f7ff fd3d 	bl	8000e38 <IsTimeExpired>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d00b      	beq.n	80013dc <auto_red_green+0x2c>
        lcd_display(counter_way0, counter_way1);
 80013c4:	4b10      	ldr	r3, [pc, #64]	; (8001408 <auto_red_green+0x58>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a10      	ldr	r2, [pc, #64]	; (800140c <auto_red_green+0x5c>)
 80013ca:	6812      	ldr	r2, [r2, #0]
 80013cc:	4611      	mov	r1, r2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7fe ffe2 	bl	8000398 <lcd_display>
        setTimer(TIMER_7SEG, TIME_7SEG);
 80013d4:	2102      	movs	r1, #2
 80013d6:	2002      	movs	r0, #2
 80013d8:	f7ff fcde 	bl	8000d98 <setTimer>
    }
    if (IsTimeExpired(TIMER_1S)) {
 80013dc:	2003      	movs	r0, #3
 80013de:	f7ff fd2b 	bl	8000e38 <IsTimeExpired>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d00d      	beq.n	8001404 <auto_red_green+0x54>
        counter_way0--;
 80013e8:	4b07      	ldr	r3, [pc, #28]	; (8001408 <auto_red_green+0x58>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	3b01      	subs	r3, #1
 80013ee:	4a06      	ldr	r2, [pc, #24]	; (8001408 <auto_red_green+0x58>)
 80013f0:	6013      	str	r3, [r2, #0]
        counter_way1--;
 80013f2:	4b06      	ldr	r3, [pc, #24]	; (800140c <auto_red_green+0x5c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	4a04      	ldr	r2, [pc, #16]	; (800140c <auto_red_green+0x5c>)
 80013fa:	6013      	str	r3, [r2, #0]
        setTimer(TIMER_1S, TIME_1S);
 80013fc:	2164      	movs	r1, #100	; 0x64
 80013fe:	2003      	movs	r0, #3
 8001400:	f7ff fcca 	bl	8000d98 <setTimer>
    }
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000108 	.word	0x20000108
 800140c:	2000010c 	.word	0x2000010c

08001410 <init_auto_red_amber>:
//ci t trng thi
void init_auto_red_amber() {
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, amber_time * 100);
 8001414:	4b10      	ldr	r3, [pc, #64]	; (8001458 <init_auto_red_amber+0x48>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2264      	movs	r2, #100	; 0x64
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	4619      	mov	r1, r3
 8001420:	2006      	movs	r0, #6
 8001422:	f7ff fcb9 	bl	8000d98 <setTimer>
    resetButton(&button0);
 8001426:	480d      	ldr	r0, [pc, #52]	; (800145c <init_auto_red_amber+0x4c>)
 8001428:	f7fe fee0 	bl	80001ec <resetButton>
    resetButton(&button1);
 800142c:	480c      	ldr	r0, [pc, #48]	; (8001460 <init_auto_red_amber+0x50>)
 800142e:	f7fe fedd 	bl	80001ec <resetButton>
    // OTHER PRECONDITIONS
    setTimer(TIMER_7SEG, TIME_7SEG);
 8001432:	2102      	movs	r1, #2
 8001434:	2002      	movs	r0, #2
 8001436:	f7ff fcaf 	bl	8000d98 <setTimer>
    setTimer(TIMER_1S, TIME_1S);
 800143a:	2164      	movs	r1, #100	; 0x64
 800143c:	2003      	movs	r0, #3
 800143e:	f7ff fcab 	bl	8000d98 <setTimer>
    counter_way0 = amber_time;
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <init_auto_red_amber+0x48>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a07      	ldr	r2, [pc, #28]	; (8001464 <init_auto_red_amber+0x54>)
 8001448:	6013      	str	r3, [r2, #0]
    counter_way1 = amber_time;
 800144a:	4b03      	ldr	r3, [pc, #12]	; (8001458 <init_auto_red_amber+0x48>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a06      	ldr	r2, [pc, #24]	; (8001468 <init_auto_red_amber+0x58>)
 8001450:	6013      	str	r3, [r2, #0]
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000070 	.word	0x20000070
 800145c:	20000000 	.word	0x20000000
 8001460:	20000024 	.word	0x20000024
 8001464:	20000108 	.word	0x20000108
 8001468:	2000010c 	.word	0x2000010c

0800146c <auto_red_amber>:

void auto_red_amber() {
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
    if (1) {
        turn_on_red_amber();
 8001470:	f7ff ff0a 	bl	8001288 <turn_on_red_amber>
    }
    if (IsTimeExpired(TIMER_7SEG)) {
 8001474:	2002      	movs	r0, #2
 8001476:	f7ff fcdf 	bl	8000e38 <IsTimeExpired>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d00b      	beq.n	8001498 <auto_red_amber+0x2c>
    	lcd_display(counter_way0, counter_way1);
 8001480:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <auto_red_amber+0x58>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a10      	ldr	r2, [pc, #64]	; (80014c8 <auto_red_amber+0x5c>)
 8001486:	6812      	ldr	r2, [r2, #0]
 8001488:	4611      	mov	r1, r2
 800148a:	4618      	mov	r0, r3
 800148c:	f7fe ff84 	bl	8000398 <lcd_display>
        setTimer(TIMER_7SEG, TIME_7SEG);
 8001490:	2102      	movs	r1, #2
 8001492:	2002      	movs	r0, #2
 8001494:	f7ff fc80 	bl	8000d98 <setTimer>
    }
    if (IsTimeExpired(TIMER_1S)) {
 8001498:	2003      	movs	r0, #3
 800149a:	f7ff fccd 	bl	8000e38 <IsTimeExpired>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d00d      	beq.n	80014c0 <auto_red_amber+0x54>
        counter_way0--;
 80014a4:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <auto_red_amber+0x58>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	3b01      	subs	r3, #1
 80014aa:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <auto_red_amber+0x58>)
 80014ac:	6013      	str	r3, [r2, #0]
        counter_way1--;
 80014ae:	4b06      	ldr	r3, [pc, #24]	; (80014c8 <auto_red_amber+0x5c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	3b01      	subs	r3, #1
 80014b4:	4a04      	ldr	r2, [pc, #16]	; (80014c8 <auto_red_amber+0x5c>)
 80014b6:	6013      	str	r3, [r2, #0]
        setTimer(TIMER_1S, TIME_1S);
 80014b8:	2164      	movs	r1, #100	; 0x64
 80014ba:	2003      	movs	r0, #3
 80014bc:	f7ff fc6c 	bl	8000d98 <setTimer>
    }
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000108 	.word	0x20000108
 80014c8:	2000010c 	.word	0x2000010c

080014cc <init_auto_green_red>:
//ci t trng thi
void init_auto_green_red() {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, green_time * 100);
 80014d0:	4b11      	ldr	r3, [pc, #68]	; (8001518 <init_auto_green_red+0x4c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2264      	movs	r2, #100	; 0x64
 80014d6:	fb02 f303 	mul.w	r3, r2, r3
 80014da:	4619      	mov	r1, r3
 80014dc:	2006      	movs	r0, #6
 80014de:	f7ff fc5b 	bl	8000d98 <setTimer>
    resetButton(&button0);
 80014e2:	480e      	ldr	r0, [pc, #56]	; (800151c <init_auto_green_red+0x50>)
 80014e4:	f7fe fe82 	bl	80001ec <resetButton>
    resetButton(&button1);
 80014e8:	480d      	ldr	r0, [pc, #52]	; (8001520 <init_auto_green_red+0x54>)
 80014ea:	f7fe fe7f 	bl	80001ec <resetButton>
    resetButton(&button2);
 80014ee:	480d      	ldr	r0, [pc, #52]	; (8001524 <init_auto_green_red+0x58>)
 80014f0:	f7fe fe7c 	bl	80001ec <resetButton>
    // OTHER PRECONDITIONS
    setTimer(TIMER_7SEG, TIME_7SEG);
 80014f4:	2102      	movs	r1, #2
 80014f6:	2002      	movs	r0, #2
 80014f8:	f7ff fc4e 	bl	8000d98 <setTimer>
    setTimer(TIMER_1S, TIME_1S);
 80014fc:	2164      	movs	r1, #100	; 0x64
 80014fe:	2003      	movs	r0, #3
 8001500:	f7ff fc4a 	bl	8000d98 <setTimer>
    counter_way0 = green_time;
 8001504:	4b04      	ldr	r3, [pc, #16]	; (8001518 <init_auto_green_red+0x4c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a07      	ldr	r2, [pc, #28]	; (8001528 <init_auto_green_red+0x5c>)
 800150a:	6013      	str	r3, [r2, #0]
    counter_way1 = red_time;
 800150c:	4b07      	ldr	r3, [pc, #28]	; (800152c <init_auto_green_red+0x60>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a07      	ldr	r2, [pc, #28]	; (8001530 <init_auto_green_red+0x64>)
 8001512:	6013      	str	r3, [r2, #0]
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000074 	.word	0x20000074
 800151c:	20000000 	.word	0x20000000
 8001520:	20000024 	.word	0x20000024
 8001524:	20000048 	.word	0x20000048
 8001528:	20000108 	.word	0x20000108
 800152c:	2000006c 	.word	0x2000006c
 8001530:	2000010c 	.word	0x2000010c

08001534 <auto_green_red>:

void auto_green_red() {
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
    if (1) {
        turn_on_green_red();
 8001538:	f7ff fec6 	bl	80012c8 <turn_on_green_red>
    }
    if (IsTimeExpired(TIMER_7SEG)) {
 800153c:	2002      	movs	r0, #2
 800153e:	f7ff fc7b 	bl	8000e38 <IsTimeExpired>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00b      	beq.n	8001560 <auto_green_red+0x2c>
    	lcd_display(counter_way0, counter_way1);
 8001548:	4b10      	ldr	r3, [pc, #64]	; (800158c <auto_green_red+0x58>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a10      	ldr	r2, [pc, #64]	; (8001590 <auto_green_red+0x5c>)
 800154e:	6812      	ldr	r2, [r2, #0]
 8001550:	4611      	mov	r1, r2
 8001552:	4618      	mov	r0, r3
 8001554:	f7fe ff20 	bl	8000398 <lcd_display>
        setTimer(TIMER_7SEG, TIME_7SEG);
 8001558:	2102      	movs	r1, #2
 800155a:	2002      	movs	r0, #2
 800155c:	f7ff fc1c 	bl	8000d98 <setTimer>
    }
    if (IsTimeExpired(TIMER_1S)) {
 8001560:	2003      	movs	r0, #3
 8001562:	f7ff fc69 	bl	8000e38 <IsTimeExpired>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00d      	beq.n	8001588 <auto_green_red+0x54>
        counter_way0--;
 800156c:	4b07      	ldr	r3, [pc, #28]	; (800158c <auto_green_red+0x58>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3b01      	subs	r3, #1
 8001572:	4a06      	ldr	r2, [pc, #24]	; (800158c <auto_green_red+0x58>)
 8001574:	6013      	str	r3, [r2, #0]
        counter_way1--;
 8001576:	4b06      	ldr	r3, [pc, #24]	; (8001590 <auto_green_red+0x5c>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	3b01      	subs	r3, #1
 800157c:	4a04      	ldr	r2, [pc, #16]	; (8001590 <auto_green_red+0x5c>)
 800157e:	6013      	str	r3, [r2, #0]
        setTimer(TIMER_1S, TIME_1S);
 8001580:	2164      	movs	r1, #100	; 0x64
 8001582:	2003      	movs	r0, #3
 8001584:	f7ff fc08 	bl	8000d98 <setTimer>
    }
}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000108 	.word	0x20000108
 8001590:	2000010c 	.word	0x2000010c

08001594 <init_auto_amber_red>:
//ci t trng thi
void init_auto_amber_red() {
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, amber_time * 100);
 8001598:	4b10      	ldr	r3, [pc, #64]	; (80015dc <init_auto_amber_red+0x48>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2264      	movs	r2, #100	; 0x64
 800159e:	fb02 f303 	mul.w	r3, r2, r3
 80015a2:	4619      	mov	r1, r3
 80015a4:	2006      	movs	r0, #6
 80015a6:	f7ff fbf7 	bl	8000d98 <setTimer>
    resetButton(&button0);
 80015aa:	480d      	ldr	r0, [pc, #52]	; (80015e0 <init_auto_amber_red+0x4c>)
 80015ac:	f7fe fe1e 	bl	80001ec <resetButton>
    resetButton(&button1);
 80015b0:	480c      	ldr	r0, [pc, #48]	; (80015e4 <init_auto_amber_red+0x50>)
 80015b2:	f7fe fe1b 	bl	80001ec <resetButton>
    // OTHER PRECONDITIONS
    setTimer(TIMER_7SEG, TIME_7SEG);
 80015b6:	2102      	movs	r1, #2
 80015b8:	2002      	movs	r0, #2
 80015ba:	f7ff fbed 	bl	8000d98 <setTimer>
    setTimer(TIMER_1S, TIME_1S);
 80015be:	2164      	movs	r1, #100	; 0x64
 80015c0:	2003      	movs	r0, #3
 80015c2:	f7ff fbe9 	bl	8000d98 <setTimer>
    counter_way0 = amber_time;
 80015c6:	4b05      	ldr	r3, [pc, #20]	; (80015dc <init_auto_amber_red+0x48>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a07      	ldr	r2, [pc, #28]	; (80015e8 <init_auto_amber_red+0x54>)
 80015cc:	6013      	str	r3, [r2, #0]
    counter_way1 = amber_time;
 80015ce:	4b03      	ldr	r3, [pc, #12]	; (80015dc <init_auto_amber_red+0x48>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a06      	ldr	r2, [pc, #24]	; (80015ec <init_auto_amber_red+0x58>)
 80015d4:	6013      	str	r3, [r2, #0]
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	20000070 	.word	0x20000070
 80015e0:	20000000 	.word	0x20000000
 80015e4:	20000024 	.word	0x20000024
 80015e8:	20000108 	.word	0x20000108
 80015ec:	2000010c 	.word	0x2000010c

080015f0 <auto_amber_red>:

void auto_amber_red() {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
    if (1) {
        turn_on_amber_red();
 80015f4:	f7ff fe88 	bl	8001308 <turn_on_amber_red>
    }
    if (IsTimeExpired(TIMER_7SEG)) {
 80015f8:	2002      	movs	r0, #2
 80015fa:	f7ff fc1d 	bl	8000e38 <IsTimeExpired>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d00b      	beq.n	800161c <auto_amber_red+0x2c>
    	lcd_display(counter_way0, counter_way1);
 8001604:	4b10      	ldr	r3, [pc, #64]	; (8001648 <auto_amber_red+0x58>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a10      	ldr	r2, [pc, #64]	; (800164c <auto_amber_red+0x5c>)
 800160a:	6812      	ldr	r2, [r2, #0]
 800160c:	4611      	mov	r1, r2
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe fec2 	bl	8000398 <lcd_display>
        setTimer(TIMER_7SEG, TIME_7SEG);
 8001614:	2102      	movs	r1, #2
 8001616:	2002      	movs	r0, #2
 8001618:	f7ff fbbe 	bl	8000d98 <setTimer>
    }
    if (IsTimeExpired(TIMER_1S)) {
 800161c:	2003      	movs	r0, #3
 800161e:	f7ff fc0b 	bl	8000e38 <IsTimeExpired>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d00d      	beq.n	8001644 <auto_amber_red+0x54>
        counter_way0--;
 8001628:	4b07      	ldr	r3, [pc, #28]	; (8001648 <auto_amber_red+0x58>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	3b01      	subs	r3, #1
 800162e:	4a06      	ldr	r2, [pc, #24]	; (8001648 <auto_amber_red+0x58>)
 8001630:	6013      	str	r3, [r2, #0]
        counter_way1--;
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <auto_amber_red+0x5c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	3b01      	subs	r3, #1
 8001638:	4a04      	ldr	r2, [pc, #16]	; (800164c <auto_amber_red+0x5c>)
 800163a:	6013      	str	r3, [r2, #0]
        setTimer(TIMER_1S, TIME_1S);
 800163c:	2164      	movs	r1, #100	; 0x64
 800163e:	2003      	movs	r0, #3
 8001640:	f7ff fbaa 	bl	8000d98 <setTimer>
    }
}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000108 	.word	0x20000108
 800164c:	2000010c 	.word	0x2000010c

08001650 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001650:	f7ff fd70 	bl	8001134 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001654:	480b      	ldr	r0, [pc, #44]	; (8001684 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001656:	490c      	ldr	r1, [pc, #48]	; (8001688 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <LoopFillZerobss+0x16>)
  movs r3, #0
 800165a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800165c:	e002      	b.n	8001664 <LoopCopyDataInit>

0800165e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800165e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001662:	3304      	adds	r3, #4

08001664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001668:	d3f9      	bcc.n	800165e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166a:	4a09      	ldr	r2, [pc, #36]	; (8001690 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800166c:	4c09      	ldr	r4, [pc, #36]	; (8001694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001670:	e001      	b.n	8001676 <LoopFillZerobss>

08001672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001674:	3204      	adds	r2, #4

08001676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001678:	d3fb      	bcc.n	8001672 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167a:	f002 fe2d 	bl	80042d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800167e:	f7fe feb7 	bl	80003f0 <main>
  bx lr
 8001682:	4770      	bx	lr
  ldr r0, =_sdata
 8001684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001688:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 800168c:	08004c28 	.word	0x08004c28
  ldr r2, =_sbss
 8001690:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8001694:	20000630 	.word	0x20000630

08001698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001698:	e7fe      	b.n	8001698 <ADC1_2_IRQHandler>
	...

0800169c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a0:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <HAL_Init+0x28>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a07      	ldr	r2, [pc, #28]	; (80016c4 <HAL_Init+0x28>)
 80016a6:	f043 0310 	orr.w	r3, r3, #16
 80016aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ac:	2003      	movs	r0, #3
 80016ae:	f000 f963 	bl	8001978 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016b2:	200f      	movs	r0, #15
 80016b4:	f000 f808 	bl	80016c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016b8:	f7ff fbd2 	bl	8000e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40022000 	.word	0x40022000

080016c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016d0:	4b12      	ldr	r3, [pc, #72]	; (800171c <HAL_InitTick+0x54>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_InitTick+0x58>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016de:	fbb3 f3f1 	udiv	r3, r3, r1
 80016e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 f97b 	bl	80019e2 <HAL_SYSTICK_Config>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e00e      	b.n	8001714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d80a      	bhi.n	8001712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016fc:	2200      	movs	r2, #0
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f000 f943 	bl	800198e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001708:	4a06      	ldr	r2, [pc, #24]	; (8001724 <HAL_InitTick+0x5c>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	e000      	b.n	8001714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
}
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	2000007c 	.word	0x2000007c
 8001720:	20000084 	.word	0x20000084
 8001724:	20000080 	.word	0x20000080

08001728 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_IncTick+0x1c>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b05      	ldr	r3, [pc, #20]	; (8001748 <HAL_IncTick+0x20>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	4a03      	ldr	r2, [pc, #12]	; (8001748 <HAL_IncTick+0x20>)
 800173a:	6013      	str	r3, [r2, #0]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000084 	.word	0x20000084
 8001748:	2000061c 	.word	0x2000061c

0800174c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return uwTick;
 8001750:	4b02      	ldr	r3, [pc, #8]	; (800175c <HAL_GetTick+0x10>)
 8001752:	681b      	ldr	r3, [r3, #0]
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	2000061c 	.word	0x2000061c

08001760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001768:	f7ff fff0 	bl	800174c <HAL_GetTick>
 800176c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001778:	d005      	beq.n	8001786 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800177a:	4b0a      	ldr	r3, [pc, #40]	; (80017a4 <HAL_Delay+0x44>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	461a      	mov	r2, r3
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4413      	add	r3, r2
 8001784:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001786:	bf00      	nop
 8001788:	f7ff ffe0 	bl	800174c <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	429a      	cmp	r2, r3
 8001796:	d8f7      	bhi.n	8001788 <HAL_Delay+0x28>
  {
  }
}
 8001798:	bf00      	nop
 800179a:	bf00      	nop
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000084 	.word	0x20000084

080017a8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80017ac:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <HAL_SuspendTick+0x18>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a03      	ldr	r2, [pc, #12]	; (80017c0 <HAL_SuspendTick+0x18>)
 80017b2:	f023 0302 	bic.w	r3, r3, #2
 80017b6:	6013      	str	r3, [r2, #0]
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	e000e010 	.word	0xe000e010

080017c4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80017c8:	4b04      	ldr	r3, [pc, #16]	; (80017dc <HAL_ResumeTick+0x18>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a03      	ldr	r2, [pc, #12]	; (80017dc <HAL_ResumeTick+0x18>)
 80017ce:	f043 0302 	orr.w	r3, r3, #2
 80017d2:	6013      	str	r3, [r2, #0]
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr
 80017dc:	e000e010 	.word	0xe000e010

080017e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017fc:	4013      	ands	r3, r2
 80017fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001808:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800180c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001812:	4a04      	ldr	r2, [pc, #16]	; (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	60d3      	str	r3, [r2, #12]
}
 8001818:	bf00      	nop
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800182c:	4b04      	ldr	r3, [pc, #16]	; (8001840 <__NVIC_GetPriorityGrouping+0x18>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	f003 0307 	and.w	r3, r3, #7
}
 8001836:	4618      	mov	r0, r3
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	2b00      	cmp	r3, #0
 8001854:	db0b      	blt.n	800186e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	f003 021f 	and.w	r2, r3, #31
 800185c:	4906      	ldr	r1, [pc, #24]	; (8001878 <__NVIC_EnableIRQ+0x34>)
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	2001      	movs	r0, #1
 8001866:	fa00 f202 	lsl.w	r2, r0, r2
 800186a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	e000e100 	.word	0xe000e100

0800187c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	db0a      	blt.n	80018a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	490c      	ldr	r1, [pc, #48]	; (80018c8 <__NVIC_SetPriority+0x4c>)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	0112      	lsls	r2, r2, #4
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	440b      	add	r3, r1
 80018a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a4:	e00a      	b.n	80018bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4908      	ldr	r1, [pc, #32]	; (80018cc <__NVIC_SetPriority+0x50>)
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	3b04      	subs	r3, #4
 80018b4:	0112      	lsls	r2, r2, #4
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	440b      	add	r3, r1
 80018ba:	761a      	strb	r2, [r3, #24]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000e100 	.word	0xe000e100
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	; 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f1c3 0307 	rsb	r3, r3, #7
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	bf28      	it	cs
 80018ee:	2304      	movcs	r3, #4
 80018f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3304      	adds	r3, #4
 80018f6:	2b06      	cmp	r3, #6
 80018f8:	d902      	bls.n	8001900 <NVIC_EncodePriority+0x30>
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3b03      	subs	r3, #3
 80018fe:	e000      	b.n	8001902 <NVIC_EncodePriority+0x32>
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001904:	f04f 32ff 	mov.w	r2, #4294967295
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43da      	mvns	r2, r3
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	401a      	ands	r2, r3
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	fa01 f303 	lsl.w	r3, r1, r3
 8001922:	43d9      	mvns	r1, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001928:	4313      	orrs	r3, r2
         );
}
 800192a:	4618      	mov	r0, r3
 800192c:	3724      	adds	r7, #36	; 0x24
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3b01      	subs	r3, #1
 8001940:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001944:	d301      	bcc.n	800194a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001946:	2301      	movs	r3, #1
 8001948:	e00f      	b.n	800196a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800194a:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <SysTick_Config+0x40>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3b01      	subs	r3, #1
 8001950:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001952:	210f      	movs	r1, #15
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f7ff ff90 	bl	800187c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <SysTick_Config+0x40>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001962:	4b04      	ldr	r3, [pc, #16]	; (8001974 <SysTick_Config+0x40>)
 8001964:	2207      	movs	r2, #7
 8001966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	e000e010 	.word	0xe000e010

08001978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ff2d 	bl	80017e0 <__NVIC_SetPriorityGrouping>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800198e:	b580      	push	{r7, lr}
 8001990:	b086      	sub	sp, #24
 8001992:	af00      	add	r7, sp, #0
 8001994:	4603      	mov	r3, r0
 8001996:	60b9      	str	r1, [r7, #8]
 8001998:	607a      	str	r2, [r7, #4]
 800199a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019a0:	f7ff ff42 	bl	8001828 <__NVIC_GetPriorityGrouping>
 80019a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	68b9      	ldr	r1, [r7, #8]
 80019aa:	6978      	ldr	r0, [r7, #20]
 80019ac:	f7ff ff90 	bl	80018d0 <NVIC_EncodePriority>
 80019b0:	4602      	mov	r2, r0
 80019b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019b6:	4611      	mov	r1, r2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff5f 	bl	800187c <__NVIC_SetPriority>
}
 80019be:	bf00      	nop
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	4603      	mov	r3, r0
 80019ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff ff35 	bl	8001844 <__NVIC_EnableIRQ>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff ffa2 	bl	8001934 <SysTick_Config>
 80019f0:	4603      	mov	r3, r0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b085      	sub	sp, #20
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d008      	beq.n	8001a24 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2204      	movs	r2, #4
 8001a16:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e020      	b.n	8001a66 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 020e 	bic.w	r2, r2, #14
 8001a32:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0201 	bic.w	r2, r2, #1
 8001a42:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a52:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d005      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2204      	movs	r2, #4
 8001a8c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	73fb      	strb	r3, [r7, #15]
 8001a92:	e051      	b.n	8001b38 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 020e 	bic.w	r2, r2, #14
 8001aa2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f022 0201 	bic.w	r2, r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a22      	ldr	r2, [pc, #136]	; (8001b44 <HAL_DMA_Abort_IT+0xd4>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d029      	beq.n	8001b12 <HAL_DMA_Abort_IT+0xa2>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a21      	ldr	r2, [pc, #132]	; (8001b48 <HAL_DMA_Abort_IT+0xd8>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d022      	beq.n	8001b0e <HAL_DMA_Abort_IT+0x9e>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a1f      	ldr	r2, [pc, #124]	; (8001b4c <HAL_DMA_Abort_IT+0xdc>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d01a      	beq.n	8001b08 <HAL_DMA_Abort_IT+0x98>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a1e      	ldr	r2, [pc, #120]	; (8001b50 <HAL_DMA_Abort_IT+0xe0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d012      	beq.n	8001b02 <HAL_DMA_Abort_IT+0x92>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a1c      	ldr	r2, [pc, #112]	; (8001b54 <HAL_DMA_Abort_IT+0xe4>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d00a      	beq.n	8001afc <HAL_DMA_Abort_IT+0x8c>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a1b      	ldr	r2, [pc, #108]	; (8001b58 <HAL_DMA_Abort_IT+0xe8>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d102      	bne.n	8001af6 <HAL_DMA_Abort_IT+0x86>
 8001af0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001af4:	e00e      	b.n	8001b14 <HAL_DMA_Abort_IT+0xa4>
 8001af6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001afa:	e00b      	b.n	8001b14 <HAL_DMA_Abort_IT+0xa4>
 8001afc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b00:	e008      	b.n	8001b14 <HAL_DMA_Abort_IT+0xa4>
 8001b02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b06:	e005      	b.n	8001b14 <HAL_DMA_Abort_IT+0xa4>
 8001b08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b0c:	e002      	b.n	8001b14 <HAL_DMA_Abort_IT+0xa4>
 8001b0e:	2310      	movs	r3, #16
 8001b10:	e000      	b.n	8001b14 <HAL_DMA_Abort_IT+0xa4>
 8001b12:	2301      	movs	r3, #1
 8001b14:	4a11      	ldr	r2, [pc, #68]	; (8001b5c <HAL_DMA_Abort_IT+0xec>)
 8001b16:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	4798      	blx	r3
    } 
  }
  return status;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40020008 	.word	0x40020008
 8001b48:	4002001c 	.word	0x4002001c
 8001b4c:	40020030 	.word	0x40020030
 8001b50:	40020044 	.word	0x40020044
 8001b54:	40020058 	.word	0x40020058
 8001b58:	4002006c 	.word	0x4002006c
 8001b5c:	40020000 	.word	0x40020000

08001b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b08b      	sub	sp, #44	; 0x2c
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b72:	e169      	b.n	8001e48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b74:	2201      	movs	r2, #1
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	69fa      	ldr	r2, [r7, #28]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	f040 8158 	bne.w	8001e42 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	4a9a      	ldr	r2, [pc, #616]	; (8001e00 <HAL_GPIO_Init+0x2a0>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d05e      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001b9c:	4a98      	ldr	r2, [pc, #608]	; (8001e00 <HAL_GPIO_Init+0x2a0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d875      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001ba2:	4a98      	ldr	r2, [pc, #608]	; (8001e04 <HAL_GPIO_Init+0x2a4>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d058      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001ba8:	4a96      	ldr	r2, [pc, #600]	; (8001e04 <HAL_GPIO_Init+0x2a4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d86f      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bae:	4a96      	ldr	r2, [pc, #600]	; (8001e08 <HAL_GPIO_Init+0x2a8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d052      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001bb4:	4a94      	ldr	r2, [pc, #592]	; (8001e08 <HAL_GPIO_Init+0x2a8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d869      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bba:	4a94      	ldr	r2, [pc, #592]	; (8001e0c <HAL_GPIO_Init+0x2ac>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d04c      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001bc0:	4a92      	ldr	r2, [pc, #584]	; (8001e0c <HAL_GPIO_Init+0x2ac>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d863      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bc6:	4a92      	ldr	r2, [pc, #584]	; (8001e10 <HAL_GPIO_Init+0x2b0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d046      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001bcc:	4a90      	ldr	r2, [pc, #576]	; (8001e10 <HAL_GPIO_Init+0x2b0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d85d      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bd2:	2b12      	cmp	r3, #18
 8001bd4:	d82a      	bhi.n	8001c2c <HAL_GPIO_Init+0xcc>
 8001bd6:	2b12      	cmp	r3, #18
 8001bd8:	d859      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bda:	a201      	add	r2, pc, #4	; (adr r2, 8001be0 <HAL_GPIO_Init+0x80>)
 8001bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be0:	08001c5b 	.word	0x08001c5b
 8001be4:	08001c35 	.word	0x08001c35
 8001be8:	08001c47 	.word	0x08001c47
 8001bec:	08001c89 	.word	0x08001c89
 8001bf0:	08001c8f 	.word	0x08001c8f
 8001bf4:	08001c8f 	.word	0x08001c8f
 8001bf8:	08001c8f 	.word	0x08001c8f
 8001bfc:	08001c8f 	.word	0x08001c8f
 8001c00:	08001c8f 	.word	0x08001c8f
 8001c04:	08001c8f 	.word	0x08001c8f
 8001c08:	08001c8f 	.word	0x08001c8f
 8001c0c:	08001c8f 	.word	0x08001c8f
 8001c10:	08001c8f 	.word	0x08001c8f
 8001c14:	08001c8f 	.word	0x08001c8f
 8001c18:	08001c8f 	.word	0x08001c8f
 8001c1c:	08001c8f 	.word	0x08001c8f
 8001c20:	08001c8f 	.word	0x08001c8f
 8001c24:	08001c3d 	.word	0x08001c3d
 8001c28:	08001c51 	.word	0x08001c51
 8001c2c:	4a79      	ldr	r2, [pc, #484]	; (8001e14 <HAL_GPIO_Init+0x2b4>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d013      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c32:	e02c      	b.n	8001c8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	623b      	str	r3, [r7, #32]
          break;
 8001c3a:	e029      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	3304      	adds	r3, #4
 8001c42:	623b      	str	r3, [r7, #32]
          break;
 8001c44:	e024      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	3308      	adds	r3, #8
 8001c4c:	623b      	str	r3, [r7, #32]
          break;
 8001c4e:	e01f      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	330c      	adds	r3, #12
 8001c56:	623b      	str	r3, [r7, #32]
          break;
 8001c58:	e01a      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d102      	bne.n	8001c68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c62:	2304      	movs	r3, #4
 8001c64:	623b      	str	r3, [r7, #32]
          break;
 8001c66:	e013      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d105      	bne.n	8001c7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c70:	2308      	movs	r3, #8
 8001c72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	69fa      	ldr	r2, [r7, #28]
 8001c78:	611a      	str	r2, [r3, #16]
          break;
 8001c7a:	e009      	b.n	8001c90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c7c:	2308      	movs	r3, #8
 8001c7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69fa      	ldr	r2, [r7, #28]
 8001c84:	615a      	str	r2, [r3, #20]
          break;
 8001c86:	e003      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	623b      	str	r3, [r7, #32]
          break;
 8001c8c:	e000      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          break;
 8001c8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	2bff      	cmp	r3, #255	; 0xff
 8001c94:	d801      	bhi.n	8001c9a <HAL_GPIO_Init+0x13a>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	e001      	b.n	8001c9e <HAL_GPIO_Init+0x13e>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	2bff      	cmp	r3, #255	; 0xff
 8001ca4:	d802      	bhi.n	8001cac <HAL_GPIO_Init+0x14c>
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	e002      	b.n	8001cb2 <HAL_GPIO_Init+0x152>
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	3b08      	subs	r3, #8
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	210f      	movs	r1, #15
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	401a      	ands	r2, r3
 8001cc4:	6a39      	ldr	r1, [r7, #32]
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f000 80b1 	beq.w	8001e42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ce0:	4b4d      	ldr	r3, [pc, #308]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4a4c      	ldr	r2, [pc, #304]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001ce6:	f043 0301 	orr.w	r3, r3, #1
 8001cea:	6193      	str	r3, [r2, #24]
 8001cec:	4b4a      	ldr	r3, [pc, #296]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cf8:	4a48      	ldr	r2, [pc, #288]	; (8001e1c <HAL_GPIO_Init+0x2bc>)
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfc:	089b      	lsrs	r3, r3, #2
 8001cfe:	3302      	adds	r3, #2
 8001d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	220f      	movs	r2, #15
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a40      	ldr	r2, [pc, #256]	; (8001e20 <HAL_GPIO_Init+0x2c0>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d013      	beq.n	8001d4c <HAL_GPIO_Init+0x1ec>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a3f      	ldr	r2, [pc, #252]	; (8001e24 <HAL_GPIO_Init+0x2c4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d00d      	beq.n	8001d48 <HAL_GPIO_Init+0x1e8>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4a3e      	ldr	r2, [pc, #248]	; (8001e28 <HAL_GPIO_Init+0x2c8>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d007      	beq.n	8001d44 <HAL_GPIO_Init+0x1e4>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a3d      	ldr	r2, [pc, #244]	; (8001e2c <HAL_GPIO_Init+0x2cc>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d101      	bne.n	8001d40 <HAL_GPIO_Init+0x1e0>
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e006      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d40:	2304      	movs	r3, #4
 8001d42:	e004      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d44:	2302      	movs	r3, #2
 8001d46:	e002      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e000      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d50:	f002 0203 	and.w	r2, r2, #3
 8001d54:	0092      	lsls	r2, r2, #2
 8001d56:	4093      	lsls	r3, r2
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d5e:	492f      	ldr	r1, [pc, #188]	; (8001e1c <HAL_GPIO_Init+0x2bc>)
 8001d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d62:	089b      	lsrs	r3, r3, #2
 8001d64:	3302      	adds	r3, #2
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d006      	beq.n	8001d86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d78:	4b2d      	ldr	r3, [pc, #180]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	492c      	ldr	r1, [pc, #176]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	608b      	str	r3, [r1, #8]
 8001d84:	e006      	b.n	8001d94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d86:	4b2a      	ldr	r3, [pc, #168]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	4928      	ldr	r1, [pc, #160]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d006      	beq.n	8001dae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001da0:	4b23      	ldr	r3, [pc, #140]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	4922      	ldr	r1, [pc, #136]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	60cb      	str	r3, [r1, #12]
 8001dac:	e006      	b.n	8001dbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dae:	4b20      	ldr	r3, [pc, #128]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001db0:	68da      	ldr	r2, [r3, #12]
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	43db      	mvns	r3, r3
 8001db6:	491e      	ldr	r1, [pc, #120]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d006      	beq.n	8001dd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dc8:	4b19      	ldr	r3, [pc, #100]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001dca:	685a      	ldr	r2, [r3, #4]
 8001dcc:	4918      	ldr	r1, [pc, #96]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
 8001dd4:	e006      	b.n	8001de4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dd6:	4b16      	ldr	r3, [pc, #88]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	4914      	ldr	r1, [pc, #80]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d021      	beq.n	8001e34 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001df0:	4b0f      	ldr	r3, [pc, #60]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	490e      	ldr	r1, [pc, #56]	; (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	600b      	str	r3, [r1, #0]
 8001dfc:	e021      	b.n	8001e42 <HAL_GPIO_Init+0x2e2>
 8001dfe:	bf00      	nop
 8001e00:	10320000 	.word	0x10320000
 8001e04:	10310000 	.word	0x10310000
 8001e08:	10220000 	.word	0x10220000
 8001e0c:	10210000 	.word	0x10210000
 8001e10:	10120000 	.word	0x10120000
 8001e14:	10110000 	.word	0x10110000
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	40010800 	.word	0x40010800
 8001e24:	40010c00 	.word	0x40010c00
 8001e28:	40011000 	.word	0x40011000
 8001e2c:	40011400 	.word	0x40011400
 8001e30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <HAL_GPIO_Init+0x304>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	4909      	ldr	r1, [pc, #36]	; (8001e64 <HAL_GPIO_Init+0x304>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e44:	3301      	adds	r3, #1
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f47f ae8e 	bne.w	8001b74 <HAL_GPIO_Init+0x14>
  }
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	372c      	adds	r7, #44	; 0x2c
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	40010400 	.word	0x40010400

08001e68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	887b      	ldrh	r3, [r7, #2]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d002      	beq.n	8001e86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	e001      	b.n	8001e8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e86:	2300      	movs	r3, #0
 8001e88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr

08001e96 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	807b      	strh	r3, [r7, #2]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ea6:	787b      	ldrb	r3, [r7, #1]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eac:	887a      	ldrh	r2, [r7, #2]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001eb2:	e003      	b.n	8001ebc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001eb4:	887b      	ldrh	r3, [r7, #2]
 8001eb6:	041a      	lsls	r2, r3, #16
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	611a      	str	r2, [r3, #16]
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bc80      	pop	{r7}
 8001ec4:	4770      	bx	lr

08001ec6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b085      	sub	sp, #20
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
 8001ece:	460b      	mov	r3, r1
 8001ed0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ed8:	887a      	ldrh	r2, [r7, #2]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4013      	ands	r3, r2
 8001ede:	041a      	lsls	r2, r3, #16
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	43d9      	mvns	r1, r3
 8001ee4:	887b      	ldrh	r3, [r7, #2]
 8001ee6:	400b      	ands	r3, r1
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	611a      	str	r2, [r3, #16]
}
 8001eee:	bf00      	nop
 8001ef0:	3714      	adds	r7, #20
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bc80      	pop	{r7}
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e12b      	b.n	8002162 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d106      	bne.n	8001f24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7fe ffd0 	bl	8000ec4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2224      	movs	r2, #36	; 0x24
 8001f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 0201 	bic.w	r2, r2, #1
 8001f3a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f4a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f5a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f5c:	f001 f84c 	bl	8002ff8 <HAL_RCC_GetPCLK1Freq>
 8001f60:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	4a81      	ldr	r2, [pc, #516]	; (800216c <HAL_I2C_Init+0x274>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d807      	bhi.n	8001f7c <HAL_I2C_Init+0x84>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4a80      	ldr	r2, [pc, #512]	; (8002170 <HAL_I2C_Init+0x278>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	bf94      	ite	ls
 8001f74:	2301      	movls	r3, #1
 8001f76:	2300      	movhi	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	e006      	b.n	8001f8a <HAL_I2C_Init+0x92>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4a7d      	ldr	r2, [pc, #500]	; (8002174 <HAL_I2C_Init+0x27c>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	bf94      	ite	ls
 8001f84:	2301      	movls	r3, #1
 8001f86:	2300      	movhi	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e0e7      	b.n	8002162 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	4a78      	ldr	r2, [pc, #480]	; (8002178 <HAL_I2C_Init+0x280>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	0c9b      	lsrs	r3, r3, #18
 8001f9c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68ba      	ldr	r2, [r7, #8]
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	4a6a      	ldr	r2, [pc, #424]	; (800216c <HAL_I2C_Init+0x274>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d802      	bhi.n	8001fcc <HAL_I2C_Init+0xd4>
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	e009      	b.n	8001fe0 <HAL_I2C_Init+0xe8>
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fd2:	fb02 f303 	mul.w	r3, r2, r3
 8001fd6:	4a69      	ldr	r2, [pc, #420]	; (800217c <HAL_I2C_Init+0x284>)
 8001fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fdc:	099b      	lsrs	r3, r3, #6
 8001fde:	3301      	adds	r3, #1
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6812      	ldr	r2, [r2, #0]
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ff2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	495c      	ldr	r1, [pc, #368]	; (800216c <HAL_I2C_Init+0x274>)
 8001ffc:	428b      	cmp	r3, r1
 8001ffe:	d819      	bhi.n	8002034 <HAL_I2C_Init+0x13c>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	1e59      	subs	r1, r3, #1
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	fbb1 f3f3 	udiv	r3, r1, r3
 800200e:	1c59      	adds	r1, r3, #1
 8002010:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002014:	400b      	ands	r3, r1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00a      	beq.n	8002030 <HAL_I2C_Init+0x138>
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1e59      	subs	r1, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	fbb1 f3f3 	udiv	r3, r1, r3
 8002028:	3301      	adds	r3, #1
 800202a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800202e:	e051      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 8002030:	2304      	movs	r3, #4
 8002032:	e04f      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d111      	bne.n	8002060 <HAL_I2C_Init+0x168>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	1e58      	subs	r0, r3, #1
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6859      	ldr	r1, [r3, #4]
 8002044:	460b      	mov	r3, r1
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	440b      	add	r3, r1
 800204a:	fbb0 f3f3 	udiv	r3, r0, r3
 800204e:	3301      	adds	r3, #1
 8002050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002054:	2b00      	cmp	r3, #0
 8002056:	bf0c      	ite	eq
 8002058:	2301      	moveq	r3, #1
 800205a:	2300      	movne	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	e012      	b.n	8002086 <HAL_I2C_Init+0x18e>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	1e58      	subs	r0, r3, #1
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6859      	ldr	r1, [r3, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	440b      	add	r3, r1
 800206e:	0099      	lsls	r1, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	fbb0 f3f3 	udiv	r3, r0, r3
 8002076:	3301      	adds	r3, #1
 8002078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800207c:	2b00      	cmp	r3, #0
 800207e:	bf0c      	ite	eq
 8002080:	2301      	moveq	r3, #1
 8002082:	2300      	movne	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <HAL_I2C_Init+0x196>
 800208a:	2301      	movs	r3, #1
 800208c:	e022      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10e      	bne.n	80020b4 <HAL_I2C_Init+0x1bc>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1e58      	subs	r0, r3, #1
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6859      	ldr	r1, [r3, #4]
 800209e:	460b      	mov	r3, r1
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	440b      	add	r3, r1
 80020a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80020a8:	3301      	adds	r3, #1
 80020aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020b2:	e00f      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	1e58      	subs	r0, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6859      	ldr	r1, [r3, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	440b      	add	r3, r1
 80020c2:	0099      	lsls	r1, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ca:	3301      	adds	r3, #1
 80020cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	6809      	ldr	r1, [r1, #0]
 80020d8:	4313      	orrs	r3, r2
 80020da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69da      	ldr	r2, [r3, #28]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002102:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	6911      	ldr	r1, [r2, #16]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	68d2      	ldr	r2, [r2, #12]
 800210e:	4311      	orrs	r1, r2
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6812      	ldr	r2, [r2, #0]
 8002114:	430b      	orrs	r3, r1
 8002116:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	695a      	ldr	r2, [r3, #20]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	431a      	orrs	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f042 0201 	orr.w	r2, r2, #1
 8002142:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2220      	movs	r2, #32
 800214e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	000186a0 	.word	0x000186a0
 8002170:	001e847f 	.word	0x001e847f
 8002174:	003d08ff 	.word	0x003d08ff
 8002178:	431bde83 	.word	0x431bde83
 800217c:	10624dd3 	.word	0x10624dd3

08002180 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af02      	add	r7, sp, #8
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	461a      	mov	r2, r3
 800218c:	460b      	mov	r3, r1
 800218e:	817b      	strh	r3, [r7, #10]
 8002190:	4613      	mov	r3, r2
 8002192:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002194:	f7ff fada 	bl	800174c <HAL_GetTick>
 8002198:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b20      	cmp	r3, #32
 80021a4:	f040 80e0 	bne.w	8002368 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2319      	movs	r3, #25
 80021ae:	2201      	movs	r2, #1
 80021b0:	4970      	ldr	r1, [pc, #448]	; (8002374 <HAL_I2C_Master_Transmit+0x1f4>)
 80021b2:	68f8      	ldr	r0, [r7, #12]
 80021b4:	f000 f964 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80021be:	2302      	movs	r3, #2
 80021c0:	e0d3      	b.n	800236a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d101      	bne.n	80021d0 <HAL_I2C_Master_Transmit+0x50>
 80021cc:	2302      	movs	r3, #2
 80021ce:	e0cc      	b.n	800236a <HAL_I2C_Master_Transmit+0x1ea>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d007      	beq.n	80021f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f042 0201 	orr.w	r2, r2, #1
 80021f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002204:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2221      	movs	r2, #33	; 0x21
 800220a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2210      	movs	r2, #16
 8002212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	893a      	ldrh	r2, [r7, #8]
 8002226:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222c:	b29a      	uxth	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	4a50      	ldr	r2, [pc, #320]	; (8002378 <HAL_I2C_Master_Transmit+0x1f8>)
 8002236:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002238:	8979      	ldrh	r1, [r7, #10]
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	6a3a      	ldr	r2, [r7, #32]
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 f89c 	bl	800237c <I2C_MasterRequestWrite>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e08d      	b.n	800236a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800224e:	2300      	movs	r3, #0
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002264:	e066      	b.n	8002334 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	6a39      	ldr	r1, [r7, #32]
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 fa22 	bl	80026b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00d      	beq.n	8002292 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	2b04      	cmp	r3, #4
 800227c:	d107      	bne.n	800228e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e06b      	b.n	800236a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002296:	781a      	ldrb	r2, [r3, #0]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	1c5a      	adds	r2, r3, #1
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	3b01      	subs	r3, #1
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ba:	3b01      	subs	r3, #1
 80022bc:	b29a      	uxth	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	f003 0304 	and.w	r3, r3, #4
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d11b      	bne.n	8002308 <HAL_I2C_Master_Transmit+0x188>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d017      	beq.n	8002308 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	781a      	ldrb	r2, [r3, #0]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e8:	1c5a      	adds	r2, r3, #1
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	3b01      	subs	r3, #1
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002300:	3b01      	subs	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	6a39      	ldr	r1, [r7, #32]
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 fa19 	bl	8002744 <I2C_WaitOnBTFFlagUntilTimeout>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00d      	beq.n	8002334 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	2b04      	cmp	r3, #4
 800231e:	d107      	bne.n	8002330 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800232e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e01a      	b.n	800236a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002338:	2b00      	cmp	r3, #0
 800233a:	d194      	bne.n	8002266 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800234a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2220      	movs	r2, #32
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002364:	2300      	movs	r3, #0
 8002366:	e000      	b.n	800236a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002368:	2302      	movs	r3, #2
  }
}
 800236a:	4618      	mov	r0, r3
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	00100002 	.word	0x00100002
 8002378:	ffff0000 	.word	0xffff0000

0800237c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af02      	add	r7, sp, #8
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	607a      	str	r2, [r7, #4]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	460b      	mov	r3, r1
 800238a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002390:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	2b08      	cmp	r3, #8
 8002396:	d006      	beq.n	80023a6 <I2C_MasterRequestWrite+0x2a>
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d003      	beq.n	80023a6 <I2C_MasterRequestWrite+0x2a>
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80023a4:	d108      	bne.n	80023b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	e00b      	b.n	80023d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023bc:	2b12      	cmp	r3, #18
 80023be:	d107      	bne.n	80023d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 f84f 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00d      	beq.n	8002404 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023f6:	d103      	bne.n	8002400 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e035      	b.n	8002470 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800240c:	d108      	bne.n	8002420 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800240e:	897b      	ldrh	r3, [r7, #10]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	461a      	mov	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800241c:	611a      	str	r2, [r3, #16]
 800241e:	e01b      	b.n	8002458 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002420:	897b      	ldrh	r3, [r7, #10]
 8002422:	11db      	asrs	r3, r3, #7
 8002424:	b2db      	uxtb	r3, r3
 8002426:	f003 0306 	and.w	r3, r3, #6
 800242a:	b2db      	uxtb	r3, r3
 800242c:	f063 030f 	orn	r3, r3, #15
 8002430:	b2da      	uxtb	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	490e      	ldr	r1, [pc, #56]	; (8002478 <I2C_MasterRequestWrite+0xfc>)
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f000 f898 	bl	8002574 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e010      	b.n	8002470 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800244e:	897b      	ldrh	r3, [r7, #10]
 8002450:	b2da      	uxtb	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	4907      	ldr	r1, [pc, #28]	; (800247c <I2C_MasterRequestWrite+0x100>)
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f888 	bl	8002574 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	00010008 	.word	0x00010008
 800247c:	00010002 	.word	0x00010002

08002480 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	4613      	mov	r3, r2
 800248e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002490:	e048      	b.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002498:	d044      	beq.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249a:	f7ff f957 	bl	800174c <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d302      	bcc.n	80024b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d139      	bne.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	0c1b      	lsrs	r3, r3, #16
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d10d      	bne.n	80024d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	695b      	ldr	r3, [r3, #20]
 80024c0:	43da      	mvns	r2, r3
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	4013      	ands	r3, r2
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	bf0c      	ite	eq
 80024cc:	2301      	moveq	r3, #1
 80024ce:	2300      	movne	r3, #0
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	461a      	mov	r2, r3
 80024d4:	e00c      	b.n	80024f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	43da      	mvns	r2, r3
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	4013      	ands	r3, r2
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	bf0c      	ite	eq
 80024e8:	2301      	moveq	r3, #1
 80024ea:	2300      	movne	r3, #0
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	461a      	mov	r2, r3
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d116      	bne.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2220      	movs	r2, #32
 8002500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	f043 0220 	orr.w	r2, r3, #32
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e023      	b.n	800256c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	0c1b      	lsrs	r3, r3, #16
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d10d      	bne.n	800254a <I2C_WaitOnFlagUntilTimeout+0xca>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	695b      	ldr	r3, [r3, #20]
 8002534:	43da      	mvns	r2, r3
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	4013      	ands	r3, r2
 800253a:	b29b      	uxth	r3, r3
 800253c:	2b00      	cmp	r3, #0
 800253e:	bf0c      	ite	eq
 8002540:	2301      	moveq	r3, #1
 8002542:	2300      	movne	r3, #0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	461a      	mov	r2, r3
 8002548:	e00c      	b.n	8002564 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	43da      	mvns	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	4013      	ands	r3, r2
 8002556:	b29b      	uxth	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	bf0c      	ite	eq
 800255c:	2301      	moveq	r3, #1
 800255e:	2300      	movne	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	461a      	mov	r2, r3
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	429a      	cmp	r2, r3
 8002568:	d093      	beq.n	8002492 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002582:	e071      	b.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800258e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002592:	d123      	bne.n	80025dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2220      	movs	r2, #32
 80025b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	f043 0204 	orr.w	r2, r3, #4
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e067      	b.n	80026ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e2:	d041      	beq.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025e4:	f7ff f8b2 	bl	800174c <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d302      	bcc.n	80025fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d136      	bne.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	0c1b      	lsrs	r3, r3, #16
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b01      	cmp	r3, #1
 8002602:	d10c      	bne.n	800261e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	43da      	mvns	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	4013      	ands	r3, r2
 8002610:	b29b      	uxth	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	bf14      	ite	ne
 8002616:	2301      	movne	r3, #1
 8002618:	2300      	moveq	r3, #0
 800261a:	b2db      	uxtb	r3, r3
 800261c:	e00b      	b.n	8002636 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	43da      	mvns	r2, r3
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4013      	ands	r3, r2
 800262a:	b29b      	uxth	r3, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	bf14      	ite	ne
 8002630:	2301      	movne	r3, #1
 8002632:	2300      	moveq	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d016      	beq.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2220      	movs	r2, #32
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002654:	f043 0220 	orr.w	r2, r3, #32
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e021      	b.n	80026ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	0c1b      	lsrs	r3, r3, #16
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b01      	cmp	r3, #1
 8002670:	d10c      	bne.n	800268c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	43da      	mvns	r2, r3
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	4013      	ands	r3, r2
 800267e:	b29b      	uxth	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	e00b      	b.n	80026a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	43da      	mvns	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	4013      	ands	r3, r2
 8002698:	b29b      	uxth	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	bf14      	ite	ne
 800269e:	2301      	movne	r3, #1
 80026a0:	2300      	moveq	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f47f af6d 	bne.w	8002584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026c0:	e034      	b.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 f886 	bl	80027d4 <I2C_IsAcknowledgeFailed>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e034      	b.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d8:	d028      	beq.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026da:	f7ff f837 	bl	800174c <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d302      	bcc.n	80026f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d11d      	bne.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026fa:	2b80      	cmp	r3, #128	; 0x80
 80026fc:	d016      	beq.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2220      	movs	r2, #32
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	f043 0220 	orr.w	r2, r3, #32
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e007      	b.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002736:	2b80      	cmp	r3, #128	; 0x80
 8002738:	d1c3      	bne.n	80026c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002750:	e034      	b.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f83e 	bl	80027d4 <I2C_IsAcknowledgeFailed>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e034      	b.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d028      	beq.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276a:	f7fe ffef 	bl	800174c <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	68ba      	ldr	r2, [r7, #8]
 8002776:	429a      	cmp	r2, r3
 8002778:	d302      	bcc.n	8002780 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d11d      	bne.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	2b04      	cmp	r3, #4
 800278c:	d016      	beq.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2220      	movs	r2, #32
 8002798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	f043 0220 	orr.w	r2, r3, #32
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e007      	b.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	2b04      	cmp	r3, #4
 80027c8:	d1c3      	bne.n	8002752 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ea:	d11b      	bne.n	8002824 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002810:	f043 0204 	orr.w	r2, r3, #4
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800283c:	4b09      	ldr	r3, [pc, #36]	; (8002864 <HAL_PWR_EnterSLEEPMode+0x34>)
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	4a08      	ldr	r2, [pc, #32]	; (8002864 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002842:	f023 0304 	bic.w	r3, r3, #4
 8002846:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002848:	78fb      	ldrb	r3, [r7, #3]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d101      	bne.n	8002852 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800284e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8002850:	e002      	b.n	8002858 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8002852:	bf40      	sev
    __WFE();
 8002854:	bf20      	wfe
    __WFE();
 8002856:	bf20      	wfe
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	e000ed00 	.word	0xe000ed00

08002868 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e26c      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 8087 	beq.w	8002996 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002888:	4b92      	ldr	r3, [pc, #584]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 030c 	and.w	r3, r3, #12
 8002890:	2b04      	cmp	r3, #4
 8002892:	d00c      	beq.n	80028ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002894:	4b8f      	ldr	r3, [pc, #572]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 030c 	and.w	r3, r3, #12
 800289c:	2b08      	cmp	r3, #8
 800289e:	d112      	bne.n	80028c6 <HAL_RCC_OscConfig+0x5e>
 80028a0:	4b8c      	ldr	r3, [pc, #560]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ac:	d10b      	bne.n	80028c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ae:	4b89      	ldr	r3, [pc, #548]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d06c      	beq.n	8002994 <HAL_RCC_OscConfig+0x12c>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d168      	bne.n	8002994 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e246      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ce:	d106      	bne.n	80028de <HAL_RCC_OscConfig+0x76>
 80028d0:	4b80      	ldr	r3, [pc, #512]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a7f      	ldr	r2, [pc, #508]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	e02e      	b.n	800293c <HAL_RCC_OscConfig+0xd4>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10c      	bne.n	8002900 <HAL_RCC_OscConfig+0x98>
 80028e6:	4b7b      	ldr	r3, [pc, #492]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a7a      	ldr	r2, [pc, #488]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	4b78      	ldr	r3, [pc, #480]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a77      	ldr	r2, [pc, #476]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028fc:	6013      	str	r3, [r2, #0]
 80028fe:	e01d      	b.n	800293c <HAL_RCC_OscConfig+0xd4>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002908:	d10c      	bne.n	8002924 <HAL_RCC_OscConfig+0xbc>
 800290a:	4b72      	ldr	r3, [pc, #456]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a71      	ldr	r2, [pc, #452]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002910:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002914:	6013      	str	r3, [r2, #0]
 8002916:	4b6f      	ldr	r3, [pc, #444]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a6e      	ldr	r2, [pc, #440]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 800291c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002920:	6013      	str	r3, [r2, #0]
 8002922:	e00b      	b.n	800293c <HAL_RCC_OscConfig+0xd4>
 8002924:	4b6b      	ldr	r3, [pc, #428]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a6a      	ldr	r2, [pc, #424]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 800292a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	4b68      	ldr	r3, [pc, #416]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a67      	ldr	r2, [pc, #412]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002936:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800293a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d013      	beq.n	800296c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7fe ff02 	bl	800174c <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800294c:	f7fe fefe 	bl	800174c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b64      	cmp	r3, #100	; 0x64
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e1fa      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800295e:	4b5d      	ldr	r3, [pc, #372]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0xe4>
 800296a:	e014      	b.n	8002996 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296c:	f7fe feee 	bl	800174c <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002974:	f7fe feea 	bl	800174c <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b64      	cmp	r3, #100	; 0x64
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e1e6      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002986:	4b53      	ldr	r3, [pc, #332]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1f0      	bne.n	8002974 <HAL_RCC_OscConfig+0x10c>
 8002992:	e000      	b.n	8002996 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002994:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d063      	beq.n	8002a6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029a2:	4b4c      	ldr	r3, [pc, #304]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f003 030c 	and.w	r3, r3, #12
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00b      	beq.n	80029c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80029ae:	4b49      	ldr	r3, [pc, #292]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f003 030c 	and.w	r3, r3, #12
 80029b6:	2b08      	cmp	r3, #8
 80029b8:	d11c      	bne.n	80029f4 <HAL_RCC_OscConfig+0x18c>
 80029ba:	4b46      	ldr	r3, [pc, #280]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d116      	bne.n	80029f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029c6:	4b43      	ldr	r3, [pc, #268]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d005      	beq.n	80029de <HAL_RCC_OscConfig+0x176>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d001      	beq.n	80029de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e1ba      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029de:	4b3d      	ldr	r3, [pc, #244]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	4939      	ldr	r1, [pc, #228]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029f2:	e03a      	b.n	8002a6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	691b      	ldr	r3, [r3, #16]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d020      	beq.n	8002a3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029fc:	4b36      	ldr	r3, [pc, #216]	; (8002ad8 <HAL_RCC_OscConfig+0x270>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a02:	f7fe fea3 	bl	800174c <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a08:	e008      	b.n	8002a1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a0a:	f7fe fe9f 	bl	800174c <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e19b      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a1c:	4b2d      	ldr	r3, [pc, #180]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d0f0      	beq.n	8002a0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a28:	4b2a      	ldr	r3, [pc, #168]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	4927      	ldr	r1, [pc, #156]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	600b      	str	r3, [r1, #0]
 8002a3c:	e015      	b.n	8002a6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a3e:	4b26      	ldr	r3, [pc, #152]	; (8002ad8 <HAL_RCC_OscConfig+0x270>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7fe fe82 	bl	800174c <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a4c:	f7fe fe7e 	bl	800174c <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e17a      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0308 	and.w	r3, r3, #8
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d03a      	beq.n	8002aec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d019      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a7e:	4b17      	ldr	r3, [pc, #92]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002a80:	2201      	movs	r2, #1
 8002a82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a84:	f7fe fe62 	bl	800174c <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a8c:	f7fe fe5e 	bl	800174c <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e15a      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ad4 <HAL_RCC_OscConfig+0x26c>)
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0f0      	beq.n	8002a8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002aaa:	2001      	movs	r0, #1
 8002aac:	f000 facc 	bl	8003048 <RCC_Delay>
 8002ab0:	e01c      	b.n	8002aec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ab2:	4b0a      	ldr	r3, [pc, #40]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab8:	f7fe fe48 	bl	800174c <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002abe:	e00f      	b.n	8002ae0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ac0:	f7fe fe44 	bl	800174c <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d908      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e140      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	42420000 	.word	0x42420000
 8002adc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ae0:	4b9e      	ldr	r3, [pc, #632]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1e9      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 80a6 	beq.w	8002c46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002afa:	2300      	movs	r3, #0
 8002afc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002afe:	4b97      	ldr	r3, [pc, #604]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10d      	bne.n	8002b26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b0a:	4b94      	ldr	r3, [pc, #592]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	4a93      	ldr	r2, [pc, #588]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b14:	61d3      	str	r3, [r2, #28]
 8002b16:	4b91      	ldr	r3, [pc, #580]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b1e:	60bb      	str	r3, [r7, #8]
 8002b20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b22:	2301      	movs	r3, #1
 8002b24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b26:	4b8e      	ldr	r3, [pc, #568]	; (8002d60 <HAL_RCC_OscConfig+0x4f8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d118      	bne.n	8002b64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b32:	4b8b      	ldr	r3, [pc, #556]	; (8002d60 <HAL_RCC_OscConfig+0x4f8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a8a      	ldr	r2, [pc, #552]	; (8002d60 <HAL_RCC_OscConfig+0x4f8>)
 8002b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b3e:	f7fe fe05 	bl	800174c <HAL_GetTick>
 8002b42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b46:	f7fe fe01 	bl	800174c <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b64      	cmp	r3, #100	; 0x64
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e0fd      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b58:	4b81      	ldr	r3, [pc, #516]	; (8002d60 <HAL_RCC_OscConfig+0x4f8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d0f0      	beq.n	8002b46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d106      	bne.n	8002b7a <HAL_RCC_OscConfig+0x312>
 8002b6c:	4b7b      	ldr	r3, [pc, #492]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4a7a      	ldr	r2, [pc, #488]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	6213      	str	r3, [r2, #32]
 8002b78:	e02d      	b.n	8002bd6 <HAL_RCC_OscConfig+0x36e>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10c      	bne.n	8002b9c <HAL_RCC_OscConfig+0x334>
 8002b82:	4b76      	ldr	r3, [pc, #472]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	4a75      	ldr	r2, [pc, #468]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b88:	f023 0301 	bic.w	r3, r3, #1
 8002b8c:	6213      	str	r3, [r2, #32]
 8002b8e:	4b73      	ldr	r3, [pc, #460]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	4a72      	ldr	r2, [pc, #456]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002b94:	f023 0304 	bic.w	r3, r3, #4
 8002b98:	6213      	str	r3, [r2, #32]
 8002b9a:	e01c      	b.n	8002bd6 <HAL_RCC_OscConfig+0x36e>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	2b05      	cmp	r3, #5
 8002ba2:	d10c      	bne.n	8002bbe <HAL_RCC_OscConfig+0x356>
 8002ba4:	4b6d      	ldr	r3, [pc, #436]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	4a6c      	ldr	r2, [pc, #432]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002baa:	f043 0304 	orr.w	r3, r3, #4
 8002bae:	6213      	str	r3, [r2, #32]
 8002bb0:	4b6a      	ldr	r3, [pc, #424]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	4a69      	ldr	r2, [pc, #420]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002bb6:	f043 0301 	orr.w	r3, r3, #1
 8002bba:	6213      	str	r3, [r2, #32]
 8002bbc:	e00b      	b.n	8002bd6 <HAL_RCC_OscConfig+0x36e>
 8002bbe:	4b67      	ldr	r3, [pc, #412]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	4a66      	ldr	r2, [pc, #408]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002bc4:	f023 0301 	bic.w	r3, r3, #1
 8002bc8:	6213      	str	r3, [r2, #32]
 8002bca:	4b64      	ldr	r3, [pc, #400]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	4a63      	ldr	r2, [pc, #396]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002bd0:	f023 0304 	bic.w	r3, r3, #4
 8002bd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d015      	beq.n	8002c0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bde:	f7fe fdb5 	bl	800174c <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002be4:	e00a      	b.n	8002bfc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002be6:	f7fe fdb1 	bl	800174c <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e0ab      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bfc:	4b57      	ldr	r3, [pc, #348]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0ee      	beq.n	8002be6 <HAL_RCC_OscConfig+0x37e>
 8002c08:	e014      	b.n	8002c34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c0a:	f7fe fd9f 	bl	800174c <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c10:	e00a      	b.n	8002c28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c12:	f7fe fd9b 	bl	800174c <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e095      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c28:	4b4c      	ldr	r3, [pc, #304]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1ee      	bne.n	8002c12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c34:	7dfb      	ldrb	r3, [r7, #23]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d105      	bne.n	8002c46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c3a:	4b48      	ldr	r3, [pc, #288]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	4a47      	ldr	r2, [pc, #284]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002c40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	f000 8081 	beq.w	8002d52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c50:	4b42      	ldr	r3, [pc, #264]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 030c 	and.w	r3, r3, #12
 8002c58:	2b08      	cmp	r3, #8
 8002c5a:	d061      	beq.n	8002d20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d146      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c64:	4b3f      	ldr	r3, [pc, #252]	; (8002d64 <HAL_RCC_OscConfig+0x4fc>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6a:	f7fe fd6f 	bl	800174c <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c72:	f7fe fd6b 	bl	800174c <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e067      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c84:	4b35      	ldr	r3, [pc, #212]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1f0      	bne.n	8002c72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c98:	d108      	bne.n	8002cac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c9a:	4b30      	ldr	r3, [pc, #192]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	492d      	ldr	r1, [pc, #180]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cac:	4b2b      	ldr	r3, [pc, #172]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a19      	ldr	r1, [r3, #32]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cbc:	430b      	orrs	r3, r1
 8002cbe:	4927      	ldr	r1, [pc, #156]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cc4:	4b27      	ldr	r3, [pc, #156]	; (8002d64 <HAL_RCC_OscConfig+0x4fc>)
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cca:	f7fe fd3f 	bl	800174c <HAL_GetTick>
 8002cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd2:	f7fe fd3b 	bl	800174c <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e037      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ce4:	4b1d      	ldr	r3, [pc, #116]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0f0      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x46a>
 8002cf0:	e02f      	b.n	8002d52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf2:	4b1c      	ldr	r3, [pc, #112]	; (8002d64 <HAL_RCC_OscConfig+0x4fc>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf8:	f7fe fd28 	bl	800174c <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d00:	f7fe fd24 	bl	800174c <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e020      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d12:	4b12      	ldr	r3, [pc, #72]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f0      	bne.n	8002d00 <HAL_RCC_OscConfig+0x498>
 8002d1e:	e018      	b.n	8002d52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e013      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	; (8002d5c <HAL_RCC_OscConfig+0x4f4>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d106      	bne.n	8002d4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d001      	beq.n	8002d52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e000      	b.n	8002d54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	40007000 	.word	0x40007000
 8002d64:	42420060 	.word	0x42420060

08002d68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e0d0      	b.n	8002f1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d7c:	4b6a      	ldr	r3, [pc, #424]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d910      	bls.n	8002dac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d8a:	4b67      	ldr	r3, [pc, #412]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f023 0207 	bic.w	r2, r3, #7
 8002d92:	4965      	ldr	r1, [pc, #404]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9a:	4b63      	ldr	r3, [pc, #396]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d001      	beq.n	8002dac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0b8      	b.n	8002f1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d020      	beq.n	8002dfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dc4:	4b59      	ldr	r3, [pc, #356]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	4a58      	ldr	r2, [pc, #352]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002dca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002dce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0308 	and.w	r3, r3, #8
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d005      	beq.n	8002de8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ddc:	4b53      	ldr	r3, [pc, #332]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	4a52      	ldr	r2, [pc, #328]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002de2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002de6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002de8:	4b50      	ldr	r3, [pc, #320]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	494d      	ldr	r1, [pc, #308]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d040      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d107      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e0e:	4b47      	ldr	r3, [pc, #284]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d115      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e07f      	b.n	8002f1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d107      	bne.n	8002e36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e26:	4b41      	ldr	r3, [pc, #260]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d109      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e073      	b.n	8002f1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e36:	4b3d      	ldr	r3, [pc, #244]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e06b      	b.n	8002f1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e46:	4b39      	ldr	r3, [pc, #228]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f023 0203 	bic.w	r2, r3, #3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4936      	ldr	r1, [pc, #216]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e58:	f7fe fc78 	bl	800174c <HAL_GetTick>
 8002e5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5e:	e00a      	b.n	8002e76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e60:	f7fe fc74 	bl	800174c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e053      	b.n	8002f1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e76:	4b2d      	ldr	r3, [pc, #180]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f003 020c 	and.w	r2, r3, #12
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d1eb      	bne.n	8002e60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e88:	4b27      	ldr	r3, [pc, #156]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0307 	and.w	r3, r3, #7
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d210      	bcs.n	8002eb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e96:	4b24      	ldr	r3, [pc, #144]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f023 0207 	bic.w	r2, r3, #7
 8002e9e:	4922      	ldr	r1, [pc, #136]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ea6:	4b20      	ldr	r3, [pc, #128]	; (8002f28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d001      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e032      	b.n	8002f1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d008      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ec4:	4b19      	ldr	r3, [pc, #100]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	4916      	ldr	r1, [pc, #88]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0308 	and.w	r3, r3, #8
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d009      	beq.n	8002ef6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ee2:	4b12      	ldr	r3, [pc, #72]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	490e      	ldr	r1, [pc, #56]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ef6:	f000 f821 	bl	8002f3c <HAL_RCC_GetSysClockFreq>
 8002efa:	4602      	mov	r2, r0
 8002efc:	4b0b      	ldr	r3, [pc, #44]	; (8002f2c <HAL_RCC_ClockConfig+0x1c4>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	091b      	lsrs	r3, r3, #4
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	490a      	ldr	r1, [pc, #40]	; (8002f30 <HAL_RCC_ClockConfig+0x1c8>)
 8002f08:	5ccb      	ldrb	r3, [r1, r3]
 8002f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f0e:	4a09      	ldr	r2, [pc, #36]	; (8002f34 <HAL_RCC_ClockConfig+0x1cc>)
 8002f10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f12:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <HAL_RCC_ClockConfig+0x1d0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7fe fbd6 	bl	80016c8 <HAL_InitTick>

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3710      	adds	r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	40022000 	.word	0x40022000
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	08004bc0 	.word	0x08004bc0
 8002f34:	2000007c 	.word	0x2000007c
 8002f38:	20000080 	.word	0x20000080

08002f3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b087      	sub	sp, #28
 8002f40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
 8002f46:	2300      	movs	r3, #0
 8002f48:	60bb      	str	r3, [r7, #8]
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	2300      	movs	r3, #0
 8002f50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f52:	2300      	movs	r3, #0
 8002f54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f56:	4b1e      	ldr	r3, [pc, #120]	; (8002fd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	d002      	beq.n	8002f6c <HAL_RCC_GetSysClockFreq+0x30>
 8002f66:	2b08      	cmp	r3, #8
 8002f68:	d003      	beq.n	8002f72 <HAL_RCC_GetSysClockFreq+0x36>
 8002f6a:	e027      	b.n	8002fbc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f6c:	4b19      	ldr	r3, [pc, #100]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f6e:	613b      	str	r3, [r7, #16]
      break;
 8002f70:	e027      	b.n	8002fc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	0c9b      	lsrs	r3, r3, #18
 8002f76:	f003 030f 	and.w	r3, r3, #15
 8002f7a:	4a17      	ldr	r2, [pc, #92]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f7c:	5cd3      	ldrb	r3, [r2, r3]
 8002f7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d010      	beq.n	8002fac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f8a:	4b11      	ldr	r3, [pc, #68]	; (8002fd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	0c5b      	lsrs	r3, r3, #17
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	4a11      	ldr	r2, [pc, #68]	; (8002fdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f96:	5cd3      	ldrb	r3, [r2, r3]
 8002f98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a0d      	ldr	r2, [pc, #52]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f9e:	fb02 f203 	mul.w	r2, r2, r3
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	e004      	b.n	8002fb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a0c      	ldr	r2, [pc, #48]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002fb0:	fb02 f303 	mul.w	r3, r2, r3
 8002fb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	613b      	str	r3, [r7, #16]
      break;
 8002fba:	e002      	b.n	8002fc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fbc:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fbe:	613b      	str	r3, [r7, #16]
      break;
 8002fc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fc2:	693b      	ldr	r3, [r7, #16]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	371c      	adds	r7, #28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	007a1200 	.word	0x007a1200
 8002fd8:	08004bd8 	.word	0x08004bd8
 8002fdc:	08004be8 	.word	0x08004be8
 8002fe0:	003d0900 	.word	0x003d0900

08002fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fe8:	4b02      	ldr	r3, [pc, #8]	; (8002ff4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002fea:	681b      	ldr	r3, [r3, #0]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bc80      	pop	{r7}
 8002ff2:	4770      	bx	lr
 8002ff4:	2000007c 	.word	0x2000007c

08002ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ffc:	f7ff fff2 	bl	8002fe4 <HAL_RCC_GetHCLKFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	4b05      	ldr	r3, [pc, #20]	; (8003018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	0a1b      	lsrs	r3, r3, #8
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	4903      	ldr	r1, [pc, #12]	; (800301c <HAL_RCC_GetPCLK1Freq+0x24>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40021000 	.word	0x40021000
 800301c:	08004bd0 	.word	0x08004bd0

08003020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003024:	f7ff ffde 	bl	8002fe4 <HAL_RCC_GetHCLKFreq>
 8003028:	4602      	mov	r2, r0
 800302a:	4b05      	ldr	r3, [pc, #20]	; (8003040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	0adb      	lsrs	r3, r3, #11
 8003030:	f003 0307 	and.w	r3, r3, #7
 8003034:	4903      	ldr	r1, [pc, #12]	; (8003044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003036:	5ccb      	ldrb	r3, [r1, r3]
 8003038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800303c:	4618      	mov	r0, r3
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40021000 	.word	0x40021000
 8003044:	08004bd0 	.word	0x08004bd0

08003048 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003050:	4b0a      	ldr	r3, [pc, #40]	; (800307c <RCC_Delay+0x34>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a0a      	ldr	r2, [pc, #40]	; (8003080 <RCC_Delay+0x38>)
 8003056:	fba2 2303 	umull	r2, r3, r2, r3
 800305a:	0a5b      	lsrs	r3, r3, #9
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003064:	bf00      	nop
  }
  while (Delay --);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	1e5a      	subs	r2, r3, #1
 800306a:	60fa      	str	r2, [r7, #12]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1f9      	bne.n	8003064 <RCC_Delay+0x1c>
}
 8003070:	bf00      	nop
 8003072:	bf00      	nop
 8003074:	3714      	adds	r7, #20
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr
 800307c:	2000007c 	.word	0x2000007c
 8003080:	10624dd3 	.word	0x10624dd3

08003084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e041      	b.n	800311a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d106      	bne.n	80030b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f7fd ff5a 	bl	8000f64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2202      	movs	r2, #2
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3304      	adds	r3, #4
 80030c0:	4619      	mov	r1, r3
 80030c2:	4610      	mov	r0, r2
 80030c4:	f000 fa5c 	bl	8003580 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d001      	beq.n	800313c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e03a      	b.n	80031b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2202      	movs	r2, #2
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68da      	ldr	r2, [r3, #12]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0201 	orr.w	r2, r2, #1
 8003152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a18      	ldr	r2, [pc, #96]	; (80031bc <HAL_TIM_Base_Start_IT+0x98>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d00e      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x58>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003166:	d009      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x58>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a14      	ldr	r2, [pc, #80]	; (80031c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d004      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x58>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a13      	ldr	r2, [pc, #76]	; (80031c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d111      	bne.n	80031a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2b06      	cmp	r3, #6
 800318c:	d010      	beq.n	80031b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f042 0201 	orr.w	r2, r2, #1
 800319c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800319e:	e007      	b.n	80031b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0201 	orr.w	r2, r2, #1
 80031ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr
 80031bc:	40012c00 	.word	0x40012c00
 80031c0:	40000400 	.word	0x40000400
 80031c4:	40000800 	.word	0x40000800

080031c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d020      	beq.n	800322c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d01b      	beq.n	800322c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0202 	mvn.w	r2, #2
 80031fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 f998 	bl	8003548 <HAL_TIM_IC_CaptureCallback>
 8003218:	e005      	b.n	8003226 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f98b 	bl	8003536 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 f99a 	bl	800355a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f003 0304 	and.w	r3, r3, #4
 8003232:	2b00      	cmp	r3, #0
 8003234:	d020      	beq.n	8003278 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d01b      	beq.n	8003278 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f06f 0204 	mvn.w	r2, #4
 8003248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2202      	movs	r2, #2
 800324e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f972 	bl	8003548 <HAL_TIM_IC_CaptureCallback>
 8003264:	e005      	b.n	8003272 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f965 	bl	8003536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 f974 	bl	800355a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b00      	cmp	r3, #0
 8003280:	d020      	beq.n	80032c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f003 0308 	and.w	r3, r3, #8
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01b      	beq.n	80032c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0208 	mvn.w	r2, #8
 8003294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2204      	movs	r2, #4
 800329a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f94c 	bl	8003548 <HAL_TIM_IC_CaptureCallback>
 80032b0:	e005      	b.n	80032be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f93f 	bl	8003536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f94e 	bl	800355a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	f003 0310 	and.w	r3, r3, #16
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d020      	beq.n	8003310 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f003 0310 	and.w	r3, r3, #16
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d01b      	beq.n	8003310 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f06f 0210 	mvn.w	r2, #16
 80032e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2208      	movs	r2, #8
 80032e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f926 	bl	8003548 <HAL_TIM_IC_CaptureCallback>
 80032fc:	e005      	b.n	800330a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f919 	bl	8003536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 f928 	bl	800355a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00c      	beq.n	8003334 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d007      	beq.n	8003334 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f06f 0201 	mvn.w	r2, #1
 800332c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7fd f9f6 	bl	8000720 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00c      	beq.n	8003358 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003344:	2b00      	cmp	r3, #0
 8003346:	d007      	beq.n	8003358 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 fa7f 	bl	8003856 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00c      	beq.n	800337c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003368:	2b00      	cmp	r3, #0
 800336a:	d007      	beq.n	800337c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f8f8 	bl	800356c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f003 0320 	and.w	r3, r3, #32
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00c      	beq.n	80033a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f003 0320 	and.w	r3, r3, #32
 800338c:	2b00      	cmp	r3, #0
 800338e:	d007      	beq.n	80033a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f06f 0220 	mvn.w	r2, #32
 8003398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 fa52 	bl	8003844 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033b2:	2300      	movs	r3, #0
 80033b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d101      	bne.n	80033c4 <HAL_TIM_ConfigClockSource+0x1c>
 80033c0:	2302      	movs	r3, #2
 80033c2:	e0b4      	b.n	800352e <HAL_TIM_ConfigClockSource+0x186>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2202      	movs	r2, #2
 80033d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033fc:	d03e      	beq.n	800347c <HAL_TIM_ConfigClockSource+0xd4>
 80033fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003402:	f200 8087 	bhi.w	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 8003406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800340a:	f000 8086 	beq.w	800351a <HAL_TIM_ConfigClockSource+0x172>
 800340e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003412:	d87f      	bhi.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 8003414:	2b70      	cmp	r3, #112	; 0x70
 8003416:	d01a      	beq.n	800344e <HAL_TIM_ConfigClockSource+0xa6>
 8003418:	2b70      	cmp	r3, #112	; 0x70
 800341a:	d87b      	bhi.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 800341c:	2b60      	cmp	r3, #96	; 0x60
 800341e:	d050      	beq.n	80034c2 <HAL_TIM_ConfigClockSource+0x11a>
 8003420:	2b60      	cmp	r3, #96	; 0x60
 8003422:	d877      	bhi.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 8003424:	2b50      	cmp	r3, #80	; 0x50
 8003426:	d03c      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0xfa>
 8003428:	2b50      	cmp	r3, #80	; 0x50
 800342a:	d873      	bhi.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 800342c:	2b40      	cmp	r3, #64	; 0x40
 800342e:	d058      	beq.n	80034e2 <HAL_TIM_ConfigClockSource+0x13a>
 8003430:	2b40      	cmp	r3, #64	; 0x40
 8003432:	d86f      	bhi.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 8003434:	2b30      	cmp	r3, #48	; 0x30
 8003436:	d064      	beq.n	8003502 <HAL_TIM_ConfigClockSource+0x15a>
 8003438:	2b30      	cmp	r3, #48	; 0x30
 800343a:	d86b      	bhi.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 800343c:	2b20      	cmp	r3, #32
 800343e:	d060      	beq.n	8003502 <HAL_TIM_ConfigClockSource+0x15a>
 8003440:	2b20      	cmp	r3, #32
 8003442:	d867      	bhi.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
 8003444:	2b00      	cmp	r3, #0
 8003446:	d05c      	beq.n	8003502 <HAL_TIM_ConfigClockSource+0x15a>
 8003448:	2b10      	cmp	r3, #16
 800344a:	d05a      	beq.n	8003502 <HAL_TIM_ConfigClockSource+0x15a>
 800344c:	e062      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	6899      	ldr	r1, [r3, #8]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	f000 f974 	bl	800374a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003470:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	609a      	str	r2, [r3, #8]
      break;
 800347a:	e04f      	b.n	800351c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6818      	ldr	r0, [r3, #0]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	6899      	ldr	r1, [r3, #8]
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f000 f95d 	bl	800374a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800349e:	609a      	str	r2, [r3, #8]
      break;
 80034a0:	e03c      	b.n	800351c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	6859      	ldr	r1, [r3, #4]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	461a      	mov	r2, r3
 80034b0:	f000 f8d4 	bl	800365c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2150      	movs	r1, #80	; 0x50
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 f92b 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80034c0:	e02c      	b.n	800351c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	6859      	ldr	r1, [r3, #4]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	461a      	mov	r2, r3
 80034d0:	f000 f8f2 	bl	80036b8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2160      	movs	r1, #96	; 0x60
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 f91b 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80034e0:	e01c      	b.n	800351c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6818      	ldr	r0, [r3, #0]
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	6859      	ldr	r1, [r3, #4]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	461a      	mov	r2, r3
 80034f0:	f000 f8b4 	bl	800365c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2140      	movs	r1, #64	; 0x40
 80034fa:	4618      	mov	r0, r3
 80034fc:	f000 f90b 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 8003500:	e00c      	b.n	800351c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4619      	mov	r1, r3
 800350c:	4610      	mov	r0, r2
 800350e:	f000 f902 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 8003512:	e003      	b.n	800351c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
      break;
 8003518:	e000      	b.n	800351c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800351a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800352c:	7bfb      	ldrb	r3, [r7, #15]
}
 800352e:	4618      	mov	r0, r3
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	bc80      	pop	{r7}
 8003546:	4770      	bx	lr

08003548 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	bc80      	pop	{r7}
 8003558:	4770      	bx	lr

0800355a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003562:	bf00      	nop
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr

0800356c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr
	...

08003580 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a2f      	ldr	r2, [pc, #188]	; (8003650 <TIM_Base_SetConfig+0xd0>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d00b      	beq.n	80035b0 <TIM_Base_SetConfig+0x30>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800359e:	d007      	beq.n	80035b0 <TIM_Base_SetConfig+0x30>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a2c      	ldr	r2, [pc, #176]	; (8003654 <TIM_Base_SetConfig+0xd4>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d003      	beq.n	80035b0 <TIM_Base_SetConfig+0x30>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a2b      	ldr	r2, [pc, #172]	; (8003658 <TIM_Base_SetConfig+0xd8>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d108      	bne.n	80035c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a22      	ldr	r2, [pc, #136]	; (8003650 <TIM_Base_SetConfig+0xd0>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d00b      	beq.n	80035e2 <TIM_Base_SetConfig+0x62>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d0:	d007      	beq.n	80035e2 <TIM_Base_SetConfig+0x62>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a1f      	ldr	r2, [pc, #124]	; (8003654 <TIM_Base_SetConfig+0xd4>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d003      	beq.n	80035e2 <TIM_Base_SetConfig+0x62>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a1e      	ldr	r2, [pc, #120]	; (8003658 <TIM_Base_SetConfig+0xd8>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d108      	bne.n	80035f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	4313      	orrs	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a0d      	ldr	r2, [pc, #52]	; (8003650 <TIM_Base_SetConfig+0xd0>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d103      	bne.n	8003628 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	691a      	ldr	r2, [r3, #16]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d005      	beq.n	8003646 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	f023 0201 	bic.w	r2, r3, #1
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	611a      	str	r2, [r3, #16]
  }
}
 8003646:	bf00      	nop
 8003648:	3714      	adds	r7, #20
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	40012c00 	.word	0x40012c00
 8003654:	40000400 	.word	0x40000400
 8003658:	40000800 	.word	0x40000800

0800365c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	f023 0201 	bic.w	r2, r3, #1
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003686:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	f023 030a 	bic.w	r3, r3, #10
 8003698:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	621a      	str	r2, [r3, #32]
}
 80036ae:	bf00      	nop
 80036b0:	371c      	adds	r7, #28
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr

080036b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b087      	sub	sp, #28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	f023 0210 	bic.w	r2, r3, #16
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	031b      	lsls	r3, r3, #12
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	011b      	lsls	r3, r3, #4
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	621a      	str	r2, [r3, #32]
}
 800370c:	bf00      	nop
 800370e:	371c      	adds	r7, #28
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr

08003716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003716:	b480      	push	{r7}
 8003718:	b085      	sub	sp, #20
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800372c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	f043 0307 	orr.w	r3, r3, #7
 8003738:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	609a      	str	r2, [r3, #8]
}
 8003740:	bf00      	nop
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr

0800374a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800374a:	b480      	push	{r7}
 800374c:	b087      	sub	sp, #28
 800374e:	af00      	add	r7, sp, #0
 8003750:	60f8      	str	r0, [r7, #12]
 8003752:	60b9      	str	r1, [r7, #8]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003764:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	021a      	lsls	r2, r3, #8
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	431a      	orrs	r2, r3
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	4313      	orrs	r3, r2
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	4313      	orrs	r3, r2
 8003776:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	609a      	str	r2, [r3, #8]
}
 800377e:	bf00      	nop
 8003780:	371c      	adds	r7, #28
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr

08003788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003798:	2b01      	cmp	r3, #1
 800379a:	d101      	bne.n	80037a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800379c:	2302      	movs	r3, #2
 800379e:	e046      	b.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2202      	movs	r2, #2
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a16      	ldr	r2, [pc, #88]	; (8003838 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d00e      	beq.n	8003802 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ec:	d009      	beq.n	8003802 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a12      	ldr	r2, [pc, #72]	; (800383c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d004      	beq.n	8003802 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a10      	ldr	r2, [pc, #64]	; (8003840 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d10c      	bne.n	800381c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003808:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	4313      	orrs	r3, r2
 8003812:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68ba      	ldr	r2, [r7, #8]
 800381a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	bc80      	pop	{r7}
 8003836:	4770      	bx	lr
 8003838:	40012c00 	.word	0x40012c00
 800383c:	40000400 	.word	0x40000400
 8003840:	40000800 	.word	0x40000800

08003844 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr

08003856 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800385e:	bf00      	nop
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr

08003868 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e042      	b.n	8003900 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d106      	bne.n	8003894 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fd fb8c 	bl	8000fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2224      	movs	r2, #36	; 0x24
 8003898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f000 fc7f 	bl	80041b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	691a      	ldr	r2, [r3, #16]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	695a      	ldr	r2, [r3, #20]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b0ba      	sub	sp, #232	; 0xe8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800392e:	2300      	movs	r3, #0
 8003930:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003934:	2300      	movs	r3, #0
 8003936:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800393a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003946:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10f      	bne.n	800396e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800394e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003952:	f003 0320 	and.w	r3, r3, #32
 8003956:	2b00      	cmp	r3, #0
 8003958:	d009      	beq.n	800396e <HAL_UART_IRQHandler+0x66>
 800395a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 fb63 	bl	8004032 <UART_Receive_IT>
      return;
 800396c:	e25b      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800396e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 80de 	beq.w	8003b34 <HAL_UART_IRQHandler+0x22c>
 8003978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b00      	cmp	r3, #0
 8003982:	d106      	bne.n	8003992 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003988:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 80d1 	beq.w	8003b34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00b      	beq.n	80039b6 <HAL_UART_IRQHandler+0xae>
 800399e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d005      	beq.n	80039b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ae:	f043 0201 	orr.w	r2, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039ba:	f003 0304 	and.w	r3, r3, #4
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00b      	beq.n	80039da <HAL_UART_IRQHandler+0xd2>
 80039c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d005      	beq.n	80039da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d2:	f043 0202 	orr.w	r2, r3, #2
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00b      	beq.n	80039fe <HAL_UART_IRQHandler+0xf6>
 80039e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f6:	f043 0204 	orr.w	r2, r3, #4
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80039fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d011      	beq.n	8003a2e <HAL_UART_IRQHandler+0x126>
 8003a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a0e:	f003 0320 	and.w	r3, r3, #32
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d105      	bne.n	8003a22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d005      	beq.n	8003a2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a26:	f043 0208 	orr.w	r2, r3, #8
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 81f2 	beq.w	8003e1c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a3c:	f003 0320 	and.w	r3, r3, #32
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d008      	beq.n	8003a56 <HAL_UART_IRQHandler+0x14e>
 8003a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 faee 	bl	8004032 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	bf14      	ite	ne
 8003a64:	2301      	movne	r3, #1
 8003a66:	2300      	moveq	r3, #0
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d103      	bne.n	8003a82 <HAL_UART_IRQHandler+0x17a>
 8003a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d04f      	beq.n	8003b22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 f9f8 	bl	8003e78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d041      	beq.n	8003b1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	3314      	adds	r3, #20
 8003a9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003aa4:	e853 3f00 	ldrex	r3, [r3]
 8003aa8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003aac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ab0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ab4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	3314      	adds	r3, #20
 8003abe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003ac2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003ac6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003ace:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003ad2:	e841 2300 	strex	r3, r2, [r1]
 8003ad6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003ada:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1d9      	bne.n	8003a96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d013      	beq.n	8003b12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aee:	4a7e      	ldr	r2, [pc, #504]	; (8003ce8 <HAL_UART_IRQHandler+0x3e0>)
 8003af0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fd ffba 	bl	8001a70 <HAL_DMA_Abort_IT>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d016      	beq.n	8003b30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b10:	e00e      	b.n	8003b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f99c 	bl	8003e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b18:	e00a      	b.n	8003b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f998 	bl	8003e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b20:	e006      	b.n	8003b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f994 	bl	8003e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003b2e:	e175      	b.n	8003e1c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b30:	bf00      	nop
    return;
 8003b32:	e173      	b.n	8003e1c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	f040 814f 	bne.w	8003ddc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f000 8148 	beq.w	8003ddc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 8141 	beq.w	8003ddc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60bb      	str	r3, [r7, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 80b6 	beq.w	8003cec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 8145 	beq.w	8003e20 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	f080 813e 	bcs.w	8003e20 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003baa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b20      	cmp	r3, #32
 8003bb4:	f000 8088 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	330c      	adds	r3, #12
 8003bbe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003bc6:	e853 3f00 	ldrex	r3, [r3]
 8003bca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003bce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003bd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bd6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	330c      	adds	r3, #12
 8003be0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003be4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003be8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bec:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003bf0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003bf4:	e841 2300 	strex	r3, r2, [r1]
 8003bf8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1d9      	bne.n	8003bb8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	3314      	adds	r3, #20
 8003c0a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c0e:	e853 3f00 	ldrex	r3, [r3]
 8003c12:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003c14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c16:	f023 0301 	bic.w	r3, r3, #1
 8003c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	3314      	adds	r3, #20
 8003c24:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c28:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003c2c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c2e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003c30:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003c34:	e841 2300 	strex	r3, r2, [r1]
 8003c38:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003c3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1e1      	bne.n	8003c04 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3314      	adds	r3, #20
 8003c46:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c4a:	e853 3f00 	ldrex	r3, [r3]
 8003c4e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003c50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3314      	adds	r3, #20
 8003c60:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003c64:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003c66:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003c6a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c6c:	e841 2300 	strex	r3, r2, [r1]
 8003c70:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003c72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e3      	bne.n	8003c40 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	330c      	adds	r3, #12
 8003c8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c90:	e853 3f00 	ldrex	r3, [r3]
 8003c94:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c98:	f023 0310 	bic.w	r3, r3, #16
 8003c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	330c      	adds	r3, #12
 8003ca6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003caa:	65ba      	str	r2, [r7, #88]	; 0x58
 8003cac:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003cb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003cb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1e3      	bne.n	8003c86 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fd fe99 	bl	80019fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	4619      	mov	r1, r3
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f8bf 	bl	8003e62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ce4:	e09c      	b.n	8003e20 <HAL_UART_IRQHandler+0x518>
 8003ce6:	bf00      	nop
 8003ce8:	08003f3d 	.word	0x08003f3d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f000 808e 	beq.w	8003e24 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003d08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 8089 	beq.w	8003e24 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	330c      	adds	r3, #12
 8003d18:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d24:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d28:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	330c      	adds	r3, #12
 8003d32:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003d36:	647a      	str	r2, [r7, #68]	; 0x44
 8003d38:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d3c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d3e:	e841 2300 	strex	r3, r2, [r1]
 8003d42:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e3      	bne.n	8003d12 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3314      	adds	r3, #20
 8003d50:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d54:	e853 3f00 	ldrex	r3, [r3]
 8003d58:	623b      	str	r3, [r7, #32]
   return(result);
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3314      	adds	r3, #20
 8003d6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003d6e:	633a      	str	r2, [r7, #48]	; 0x30
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d76:	e841 2300 	strex	r3, r2, [r1]
 8003d7a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1e3      	bne.n	8003d4a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2220      	movs	r2, #32
 8003d86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	330c      	adds	r3, #12
 8003d96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f023 0310 	bic.w	r3, r3, #16
 8003da6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	330c      	adds	r3, #12
 8003db0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003db4:	61fa      	str	r2, [r7, #28]
 8003db6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db8:	69b9      	ldr	r1, [r7, #24]
 8003dba:	69fa      	ldr	r2, [r7, #28]
 8003dbc:	e841 2300 	strex	r3, r2, [r1]
 8003dc0:	617b      	str	r3, [r7, #20]
   return(result);
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e3      	bne.n	8003d90 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 f844 	bl	8003e62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003dda:	e023      	b.n	8003e24 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d009      	beq.n	8003dfc <HAL_UART_IRQHandler+0x4f4>
 8003de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d003      	beq.n	8003dfc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f000 f8b5 	bl	8003f64 <UART_Transmit_IT>
    return;
 8003dfa:	e014      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00e      	beq.n	8003e26 <HAL_UART_IRQHandler+0x51e>
 8003e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d008      	beq.n	8003e26 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 f8f4 	bl	8004002 <UART_EndTransmit_IT>
    return;
 8003e1a:	e004      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
    return;
 8003e1c:	bf00      	nop
 8003e1e:	e002      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
      return;
 8003e20:	bf00      	nop
 8003e22:	e000      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
      return;
 8003e24:	bf00      	nop
  }
}
 8003e26:	37e8      	adds	r7, #232	; 0xe8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr

08003e62 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b095      	sub	sp, #84	; 0x54
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	330c      	adds	r3, #12
 8003e86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8a:	e853 3f00 	ldrex	r3, [r3]
 8003e8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	330c      	adds	r3, #12
 8003e9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ea0:	643a      	str	r2, [r7, #64]	; 0x40
 8003ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003ea6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ea8:	e841 2300 	strex	r3, r2, [r1]
 8003eac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d1e5      	bne.n	8003e80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	3314      	adds	r3, #20
 8003eba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ebc:	6a3b      	ldr	r3, [r7, #32]
 8003ebe:	e853 3f00 	ldrex	r3, [r3]
 8003ec2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	f023 0301 	bic.w	r3, r3, #1
 8003eca:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	3314      	adds	r3, #20
 8003ed2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ed4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ed6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003edc:	e841 2300 	strex	r3, r2, [r1]
 8003ee0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1e5      	bne.n	8003eb4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d119      	bne.n	8003f24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	330c      	adds	r3, #12
 8003ef6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	e853 3f00 	ldrex	r3, [r3]
 8003efe:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f023 0310 	bic.w	r3, r3, #16
 8003f06:	647b      	str	r3, [r7, #68]	; 0x44
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	330c      	adds	r3, #12
 8003f0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f10:	61ba      	str	r2, [r7, #24]
 8003f12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f14:	6979      	ldr	r1, [r7, #20]
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	e841 2300 	strex	r3, r2, [r1]
 8003f1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1e5      	bne.n	8003ef0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2220      	movs	r2, #32
 8003f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003f32:	bf00      	nop
 8003f34:	3754      	adds	r7, #84	; 0x54
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr

08003f3c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f7ff ff7a 	bl	8003e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f5c:	bf00      	nop
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b21      	cmp	r3, #33	; 0x21
 8003f76:	d13e      	bne.n	8003ff6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f80:	d114      	bne.n	8003fac <UART_Transmit_IT+0x48>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d110      	bne.n	8003fac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	881b      	ldrh	r3, [r3, #0]
 8003f94:	461a      	mov	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f9e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	1c9a      	adds	r2, r3, #2
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	621a      	str	r2, [r3, #32]
 8003faa:	e008      	b.n	8003fbe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	1c59      	adds	r1, r3, #1
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6211      	str	r1, [r2, #32]
 8003fb6:	781a      	ldrb	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	4619      	mov	r1, r3
 8003fcc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10f      	bne.n	8003ff2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fe0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68da      	ldr	r2, [r3, #12]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ff0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	e000      	b.n	8003ff8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ff6:	2302      	movs	r3, #2
  }
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr

08004002 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68da      	ldr	r2, [r3, #12]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004018:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2220      	movs	r2, #32
 800401e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff ff02 	bl	8003e2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b08c      	sub	sp, #48	; 0x30
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b22      	cmp	r3, #34	; 0x22
 8004044:	f040 80ae 	bne.w	80041a4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004050:	d117      	bne.n	8004082 <UART_Receive_IT+0x50>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d113      	bne.n	8004082 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800405a:	2300      	movs	r3, #0
 800405c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004062:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	b29b      	uxth	r3, r3
 800406c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004070:	b29a      	uxth	r2, r3
 8004072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004074:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407a:	1c9a      	adds	r2, r3, #2
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	629a      	str	r2, [r3, #40]	; 0x28
 8004080:	e026      	b.n	80040d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004086:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004088:	2300      	movs	r3, #0
 800408a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004094:	d007      	beq.n	80040a6 <UART_Receive_IT+0x74>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10a      	bne.n	80040b4 <UART_Receive_IT+0x82>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d106      	bne.n	80040b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b0:	701a      	strb	r2, [r3, #0]
 80040b2:	e008      	b.n	80040c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3b01      	subs	r3, #1
 80040d8:	b29b      	uxth	r3, r3
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	4619      	mov	r1, r3
 80040de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d15d      	bne.n	80041a0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68da      	ldr	r2, [r3, #12]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0220 	bic.w	r2, r2, #32
 80040f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004102:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695a      	ldr	r2, [r3, #20]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f022 0201 	bic.w	r2, r2, #1
 8004112:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	2b01      	cmp	r3, #1
 8004128:	d135      	bne.n	8004196 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	330c      	adds	r3, #12
 8004136:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	613b      	str	r3, [r7, #16]
   return(result);
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f023 0310 	bic.w	r3, r3, #16
 8004146:	627b      	str	r3, [r7, #36]	; 0x24
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	330c      	adds	r3, #12
 800414e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004150:	623a      	str	r2, [r7, #32]
 8004152:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004154:	69f9      	ldr	r1, [r7, #28]
 8004156:	6a3a      	ldr	r2, [r7, #32]
 8004158:	e841 2300 	strex	r3, r2, [r1]
 800415c:	61bb      	str	r3, [r7, #24]
   return(result);
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1e5      	bne.n	8004130 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0310 	and.w	r3, r3, #16
 800416e:	2b10      	cmp	r3, #16
 8004170:	d10a      	bne.n	8004188 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	60fb      	str	r3, [r7, #12]
 8004186:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800418c:	4619      	mov	r1, r3
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7ff fe67 	bl	8003e62 <HAL_UARTEx_RxEventCallback>
 8004194:	e002      	b.n	800419c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7ff fe51 	bl	8003e3e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800419c:	2300      	movs	r3, #0
 800419e:	e002      	b.n	80041a6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80041a0:	2300      	movs	r3, #0
 80041a2:	e000      	b.n	80041a6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80041a4:	2302      	movs	r3, #2
  }
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3730      	adds	r7, #48	; 0x30
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	689a      	ldr	r2, [r3, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	4313      	orrs	r3, r2
 80041de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80041ea:	f023 030c 	bic.w	r3, r3, #12
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6812      	ldr	r2, [r2, #0]
 80041f2:	68b9      	ldr	r1, [r7, #8]
 80041f4:	430b      	orrs	r3, r1
 80041f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	699a      	ldr	r2, [r3, #24]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a2c      	ldr	r2, [pc, #176]	; (80042c4 <UART_SetConfig+0x114>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d103      	bne.n	8004220 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004218:	f7fe ff02 	bl	8003020 <HAL_RCC_GetPCLK2Freq>
 800421c:	60f8      	str	r0, [r7, #12]
 800421e:	e002      	b.n	8004226 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004220:	f7fe feea 	bl	8002ff8 <HAL_RCC_GetPCLK1Freq>
 8004224:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	4613      	mov	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	009a      	lsls	r2, r3, #2
 8004230:	441a      	add	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	fbb2 f3f3 	udiv	r3, r2, r3
 800423c:	4a22      	ldr	r2, [pc, #136]	; (80042c8 <UART_SetConfig+0x118>)
 800423e:	fba2 2303 	umull	r2, r3, r2, r3
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	0119      	lsls	r1, r3, #4
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	4613      	mov	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4413      	add	r3, r2
 800424e:	009a      	lsls	r2, r3, #2
 8004250:	441a      	add	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	fbb2 f2f3 	udiv	r2, r2, r3
 800425c:	4b1a      	ldr	r3, [pc, #104]	; (80042c8 <UART_SetConfig+0x118>)
 800425e:	fba3 0302 	umull	r0, r3, r3, r2
 8004262:	095b      	lsrs	r3, r3, #5
 8004264:	2064      	movs	r0, #100	; 0x64
 8004266:	fb00 f303 	mul.w	r3, r0, r3
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	011b      	lsls	r3, r3, #4
 800426e:	3332      	adds	r3, #50	; 0x32
 8004270:	4a15      	ldr	r2, [pc, #84]	; (80042c8 <UART_SetConfig+0x118>)
 8004272:	fba2 2303 	umull	r2, r3, r2, r3
 8004276:	095b      	lsrs	r3, r3, #5
 8004278:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800427c:	4419      	add	r1, r3
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	4613      	mov	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4413      	add	r3, r2
 8004286:	009a      	lsls	r2, r3, #2
 8004288:	441a      	add	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	fbb2 f2f3 	udiv	r2, r2, r3
 8004294:	4b0c      	ldr	r3, [pc, #48]	; (80042c8 <UART_SetConfig+0x118>)
 8004296:	fba3 0302 	umull	r0, r3, r3, r2
 800429a:	095b      	lsrs	r3, r3, #5
 800429c:	2064      	movs	r0, #100	; 0x64
 800429e:	fb00 f303 	mul.w	r3, r0, r3
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	3332      	adds	r3, #50	; 0x32
 80042a8:	4a07      	ldr	r2, [pc, #28]	; (80042c8 <UART_SetConfig+0x118>)
 80042aa:	fba2 2303 	umull	r2, r3, r2, r3
 80042ae:	095b      	lsrs	r3, r3, #5
 80042b0:	f003 020f 	and.w	r2, r3, #15
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	440a      	add	r2, r1
 80042ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80042bc:	bf00      	nop
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40013800 	.word	0x40013800
 80042c8:	51eb851f 	.word	0x51eb851f

080042cc <__errno>:
 80042cc:	4b01      	ldr	r3, [pc, #4]	; (80042d4 <__errno+0x8>)
 80042ce:	6818      	ldr	r0, [r3, #0]
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	20000088 	.word	0x20000088

080042d8 <__libc_init_array>:
 80042d8:	b570      	push	{r4, r5, r6, lr}
 80042da:	2600      	movs	r6, #0
 80042dc:	4d0c      	ldr	r5, [pc, #48]	; (8004310 <__libc_init_array+0x38>)
 80042de:	4c0d      	ldr	r4, [pc, #52]	; (8004314 <__libc_init_array+0x3c>)
 80042e0:	1b64      	subs	r4, r4, r5
 80042e2:	10a4      	asrs	r4, r4, #2
 80042e4:	42a6      	cmp	r6, r4
 80042e6:	d109      	bne.n	80042fc <__libc_init_array+0x24>
 80042e8:	f000 fc5c 	bl	8004ba4 <_init>
 80042ec:	2600      	movs	r6, #0
 80042ee:	4d0a      	ldr	r5, [pc, #40]	; (8004318 <__libc_init_array+0x40>)
 80042f0:	4c0a      	ldr	r4, [pc, #40]	; (800431c <__libc_init_array+0x44>)
 80042f2:	1b64      	subs	r4, r4, r5
 80042f4:	10a4      	asrs	r4, r4, #2
 80042f6:	42a6      	cmp	r6, r4
 80042f8:	d105      	bne.n	8004306 <__libc_init_array+0x2e>
 80042fa:	bd70      	pop	{r4, r5, r6, pc}
 80042fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004300:	4798      	blx	r3
 8004302:	3601      	adds	r6, #1
 8004304:	e7ee      	b.n	80042e4 <__libc_init_array+0xc>
 8004306:	f855 3b04 	ldr.w	r3, [r5], #4
 800430a:	4798      	blx	r3
 800430c:	3601      	adds	r6, #1
 800430e:	e7f2      	b.n	80042f6 <__libc_init_array+0x1e>
 8004310:	08004c20 	.word	0x08004c20
 8004314:	08004c20 	.word	0x08004c20
 8004318:	08004c20 	.word	0x08004c20
 800431c:	08004c24 	.word	0x08004c24

08004320 <memset>:
 8004320:	4603      	mov	r3, r0
 8004322:	4402      	add	r2, r0
 8004324:	4293      	cmp	r3, r2
 8004326:	d100      	bne.n	800432a <memset+0xa>
 8004328:	4770      	bx	lr
 800432a:	f803 1b01 	strb.w	r1, [r3], #1
 800432e:	e7f9      	b.n	8004324 <memset+0x4>

08004330 <siprintf>:
 8004330:	b40e      	push	{r1, r2, r3}
 8004332:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004336:	b500      	push	{lr}
 8004338:	b09c      	sub	sp, #112	; 0x70
 800433a:	ab1d      	add	r3, sp, #116	; 0x74
 800433c:	9002      	str	r0, [sp, #8]
 800433e:	9006      	str	r0, [sp, #24]
 8004340:	9107      	str	r1, [sp, #28]
 8004342:	9104      	str	r1, [sp, #16]
 8004344:	4808      	ldr	r0, [pc, #32]	; (8004368 <siprintf+0x38>)
 8004346:	4909      	ldr	r1, [pc, #36]	; (800436c <siprintf+0x3c>)
 8004348:	f853 2b04 	ldr.w	r2, [r3], #4
 800434c:	9105      	str	r1, [sp, #20]
 800434e:	6800      	ldr	r0, [r0, #0]
 8004350:	a902      	add	r1, sp, #8
 8004352:	9301      	str	r3, [sp, #4]
 8004354:	f000 f868 	bl	8004428 <_svfiprintf_r>
 8004358:	2200      	movs	r2, #0
 800435a:	9b02      	ldr	r3, [sp, #8]
 800435c:	701a      	strb	r2, [r3, #0]
 800435e:	b01c      	add	sp, #112	; 0x70
 8004360:	f85d eb04 	ldr.w	lr, [sp], #4
 8004364:	b003      	add	sp, #12
 8004366:	4770      	bx	lr
 8004368:	20000088 	.word	0x20000088
 800436c:	ffff0208 	.word	0xffff0208

08004370 <__ssputs_r>:
 8004370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004374:	688e      	ldr	r6, [r1, #8]
 8004376:	4682      	mov	sl, r0
 8004378:	429e      	cmp	r6, r3
 800437a:	460c      	mov	r4, r1
 800437c:	4690      	mov	r8, r2
 800437e:	461f      	mov	r7, r3
 8004380:	d838      	bhi.n	80043f4 <__ssputs_r+0x84>
 8004382:	898a      	ldrh	r2, [r1, #12]
 8004384:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004388:	d032      	beq.n	80043f0 <__ssputs_r+0x80>
 800438a:	6825      	ldr	r5, [r4, #0]
 800438c:	6909      	ldr	r1, [r1, #16]
 800438e:	3301      	adds	r3, #1
 8004390:	eba5 0901 	sub.w	r9, r5, r1
 8004394:	6965      	ldr	r5, [r4, #20]
 8004396:	444b      	add	r3, r9
 8004398:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800439c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80043a0:	106d      	asrs	r5, r5, #1
 80043a2:	429d      	cmp	r5, r3
 80043a4:	bf38      	it	cc
 80043a6:	461d      	movcc	r5, r3
 80043a8:	0553      	lsls	r3, r2, #21
 80043aa:	d531      	bpl.n	8004410 <__ssputs_r+0xa0>
 80043ac:	4629      	mov	r1, r5
 80043ae:	f000 fb53 	bl	8004a58 <_malloc_r>
 80043b2:	4606      	mov	r6, r0
 80043b4:	b950      	cbnz	r0, 80043cc <__ssputs_r+0x5c>
 80043b6:	230c      	movs	r3, #12
 80043b8:	f04f 30ff 	mov.w	r0, #4294967295
 80043bc:	f8ca 3000 	str.w	r3, [sl]
 80043c0:	89a3      	ldrh	r3, [r4, #12]
 80043c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043c6:	81a3      	strh	r3, [r4, #12]
 80043c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043cc:	464a      	mov	r2, r9
 80043ce:	6921      	ldr	r1, [r4, #16]
 80043d0:	f000 face 	bl	8004970 <memcpy>
 80043d4:	89a3      	ldrh	r3, [r4, #12]
 80043d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80043da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043de:	81a3      	strh	r3, [r4, #12]
 80043e0:	6126      	str	r6, [r4, #16]
 80043e2:	444e      	add	r6, r9
 80043e4:	6026      	str	r6, [r4, #0]
 80043e6:	463e      	mov	r6, r7
 80043e8:	6165      	str	r5, [r4, #20]
 80043ea:	eba5 0509 	sub.w	r5, r5, r9
 80043ee:	60a5      	str	r5, [r4, #8]
 80043f0:	42be      	cmp	r6, r7
 80043f2:	d900      	bls.n	80043f6 <__ssputs_r+0x86>
 80043f4:	463e      	mov	r6, r7
 80043f6:	4632      	mov	r2, r6
 80043f8:	4641      	mov	r1, r8
 80043fa:	6820      	ldr	r0, [r4, #0]
 80043fc:	f000 fac6 	bl	800498c <memmove>
 8004400:	68a3      	ldr	r3, [r4, #8]
 8004402:	6822      	ldr	r2, [r4, #0]
 8004404:	1b9b      	subs	r3, r3, r6
 8004406:	4432      	add	r2, r6
 8004408:	2000      	movs	r0, #0
 800440a:	60a3      	str	r3, [r4, #8]
 800440c:	6022      	str	r2, [r4, #0]
 800440e:	e7db      	b.n	80043c8 <__ssputs_r+0x58>
 8004410:	462a      	mov	r2, r5
 8004412:	f000 fb7b 	bl	8004b0c <_realloc_r>
 8004416:	4606      	mov	r6, r0
 8004418:	2800      	cmp	r0, #0
 800441a:	d1e1      	bne.n	80043e0 <__ssputs_r+0x70>
 800441c:	4650      	mov	r0, sl
 800441e:	6921      	ldr	r1, [r4, #16]
 8004420:	f000 face 	bl	80049c0 <_free_r>
 8004424:	e7c7      	b.n	80043b6 <__ssputs_r+0x46>
	...

08004428 <_svfiprintf_r>:
 8004428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800442c:	4698      	mov	r8, r3
 800442e:	898b      	ldrh	r3, [r1, #12]
 8004430:	4607      	mov	r7, r0
 8004432:	061b      	lsls	r3, r3, #24
 8004434:	460d      	mov	r5, r1
 8004436:	4614      	mov	r4, r2
 8004438:	b09d      	sub	sp, #116	; 0x74
 800443a:	d50e      	bpl.n	800445a <_svfiprintf_r+0x32>
 800443c:	690b      	ldr	r3, [r1, #16]
 800443e:	b963      	cbnz	r3, 800445a <_svfiprintf_r+0x32>
 8004440:	2140      	movs	r1, #64	; 0x40
 8004442:	f000 fb09 	bl	8004a58 <_malloc_r>
 8004446:	6028      	str	r0, [r5, #0]
 8004448:	6128      	str	r0, [r5, #16]
 800444a:	b920      	cbnz	r0, 8004456 <_svfiprintf_r+0x2e>
 800444c:	230c      	movs	r3, #12
 800444e:	603b      	str	r3, [r7, #0]
 8004450:	f04f 30ff 	mov.w	r0, #4294967295
 8004454:	e0d1      	b.n	80045fa <_svfiprintf_r+0x1d2>
 8004456:	2340      	movs	r3, #64	; 0x40
 8004458:	616b      	str	r3, [r5, #20]
 800445a:	2300      	movs	r3, #0
 800445c:	9309      	str	r3, [sp, #36]	; 0x24
 800445e:	2320      	movs	r3, #32
 8004460:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004464:	2330      	movs	r3, #48	; 0x30
 8004466:	f04f 0901 	mov.w	r9, #1
 800446a:	f8cd 800c 	str.w	r8, [sp, #12]
 800446e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004614 <_svfiprintf_r+0x1ec>
 8004472:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004476:	4623      	mov	r3, r4
 8004478:	469a      	mov	sl, r3
 800447a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800447e:	b10a      	cbz	r2, 8004484 <_svfiprintf_r+0x5c>
 8004480:	2a25      	cmp	r2, #37	; 0x25
 8004482:	d1f9      	bne.n	8004478 <_svfiprintf_r+0x50>
 8004484:	ebba 0b04 	subs.w	fp, sl, r4
 8004488:	d00b      	beq.n	80044a2 <_svfiprintf_r+0x7a>
 800448a:	465b      	mov	r3, fp
 800448c:	4622      	mov	r2, r4
 800448e:	4629      	mov	r1, r5
 8004490:	4638      	mov	r0, r7
 8004492:	f7ff ff6d 	bl	8004370 <__ssputs_r>
 8004496:	3001      	adds	r0, #1
 8004498:	f000 80aa 	beq.w	80045f0 <_svfiprintf_r+0x1c8>
 800449c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800449e:	445a      	add	r2, fp
 80044a0:	9209      	str	r2, [sp, #36]	; 0x24
 80044a2:	f89a 3000 	ldrb.w	r3, [sl]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f000 80a2 	beq.w	80045f0 <_svfiprintf_r+0x1c8>
 80044ac:	2300      	movs	r3, #0
 80044ae:	f04f 32ff 	mov.w	r2, #4294967295
 80044b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044b6:	f10a 0a01 	add.w	sl, sl, #1
 80044ba:	9304      	str	r3, [sp, #16]
 80044bc:	9307      	str	r3, [sp, #28]
 80044be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80044c2:	931a      	str	r3, [sp, #104]	; 0x68
 80044c4:	4654      	mov	r4, sl
 80044c6:	2205      	movs	r2, #5
 80044c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044cc:	4851      	ldr	r0, [pc, #324]	; (8004614 <_svfiprintf_r+0x1ec>)
 80044ce:	f000 fa41 	bl	8004954 <memchr>
 80044d2:	9a04      	ldr	r2, [sp, #16]
 80044d4:	b9d8      	cbnz	r0, 800450e <_svfiprintf_r+0xe6>
 80044d6:	06d0      	lsls	r0, r2, #27
 80044d8:	bf44      	itt	mi
 80044da:	2320      	movmi	r3, #32
 80044dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044e0:	0711      	lsls	r1, r2, #28
 80044e2:	bf44      	itt	mi
 80044e4:	232b      	movmi	r3, #43	; 0x2b
 80044e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044ea:	f89a 3000 	ldrb.w	r3, [sl]
 80044ee:	2b2a      	cmp	r3, #42	; 0x2a
 80044f0:	d015      	beq.n	800451e <_svfiprintf_r+0xf6>
 80044f2:	4654      	mov	r4, sl
 80044f4:	2000      	movs	r0, #0
 80044f6:	f04f 0c0a 	mov.w	ip, #10
 80044fa:	9a07      	ldr	r2, [sp, #28]
 80044fc:	4621      	mov	r1, r4
 80044fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004502:	3b30      	subs	r3, #48	; 0x30
 8004504:	2b09      	cmp	r3, #9
 8004506:	d94e      	bls.n	80045a6 <_svfiprintf_r+0x17e>
 8004508:	b1b0      	cbz	r0, 8004538 <_svfiprintf_r+0x110>
 800450a:	9207      	str	r2, [sp, #28]
 800450c:	e014      	b.n	8004538 <_svfiprintf_r+0x110>
 800450e:	eba0 0308 	sub.w	r3, r0, r8
 8004512:	fa09 f303 	lsl.w	r3, r9, r3
 8004516:	4313      	orrs	r3, r2
 8004518:	46a2      	mov	sl, r4
 800451a:	9304      	str	r3, [sp, #16]
 800451c:	e7d2      	b.n	80044c4 <_svfiprintf_r+0x9c>
 800451e:	9b03      	ldr	r3, [sp, #12]
 8004520:	1d19      	adds	r1, r3, #4
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	9103      	str	r1, [sp, #12]
 8004526:	2b00      	cmp	r3, #0
 8004528:	bfbb      	ittet	lt
 800452a:	425b      	neglt	r3, r3
 800452c:	f042 0202 	orrlt.w	r2, r2, #2
 8004530:	9307      	strge	r3, [sp, #28]
 8004532:	9307      	strlt	r3, [sp, #28]
 8004534:	bfb8      	it	lt
 8004536:	9204      	strlt	r2, [sp, #16]
 8004538:	7823      	ldrb	r3, [r4, #0]
 800453a:	2b2e      	cmp	r3, #46	; 0x2e
 800453c:	d10c      	bne.n	8004558 <_svfiprintf_r+0x130>
 800453e:	7863      	ldrb	r3, [r4, #1]
 8004540:	2b2a      	cmp	r3, #42	; 0x2a
 8004542:	d135      	bne.n	80045b0 <_svfiprintf_r+0x188>
 8004544:	9b03      	ldr	r3, [sp, #12]
 8004546:	3402      	adds	r4, #2
 8004548:	1d1a      	adds	r2, r3, #4
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	9203      	str	r2, [sp, #12]
 800454e:	2b00      	cmp	r3, #0
 8004550:	bfb8      	it	lt
 8004552:	f04f 33ff 	movlt.w	r3, #4294967295
 8004556:	9305      	str	r3, [sp, #20]
 8004558:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004624 <_svfiprintf_r+0x1fc>
 800455c:	2203      	movs	r2, #3
 800455e:	4650      	mov	r0, sl
 8004560:	7821      	ldrb	r1, [r4, #0]
 8004562:	f000 f9f7 	bl	8004954 <memchr>
 8004566:	b140      	cbz	r0, 800457a <_svfiprintf_r+0x152>
 8004568:	2340      	movs	r3, #64	; 0x40
 800456a:	eba0 000a 	sub.w	r0, r0, sl
 800456e:	fa03 f000 	lsl.w	r0, r3, r0
 8004572:	9b04      	ldr	r3, [sp, #16]
 8004574:	3401      	adds	r4, #1
 8004576:	4303      	orrs	r3, r0
 8004578:	9304      	str	r3, [sp, #16]
 800457a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800457e:	2206      	movs	r2, #6
 8004580:	4825      	ldr	r0, [pc, #148]	; (8004618 <_svfiprintf_r+0x1f0>)
 8004582:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004586:	f000 f9e5 	bl	8004954 <memchr>
 800458a:	2800      	cmp	r0, #0
 800458c:	d038      	beq.n	8004600 <_svfiprintf_r+0x1d8>
 800458e:	4b23      	ldr	r3, [pc, #140]	; (800461c <_svfiprintf_r+0x1f4>)
 8004590:	bb1b      	cbnz	r3, 80045da <_svfiprintf_r+0x1b2>
 8004592:	9b03      	ldr	r3, [sp, #12]
 8004594:	3307      	adds	r3, #7
 8004596:	f023 0307 	bic.w	r3, r3, #7
 800459a:	3308      	adds	r3, #8
 800459c:	9303      	str	r3, [sp, #12]
 800459e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045a0:	4433      	add	r3, r6
 80045a2:	9309      	str	r3, [sp, #36]	; 0x24
 80045a4:	e767      	b.n	8004476 <_svfiprintf_r+0x4e>
 80045a6:	460c      	mov	r4, r1
 80045a8:	2001      	movs	r0, #1
 80045aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80045ae:	e7a5      	b.n	80044fc <_svfiprintf_r+0xd4>
 80045b0:	2300      	movs	r3, #0
 80045b2:	f04f 0c0a 	mov.w	ip, #10
 80045b6:	4619      	mov	r1, r3
 80045b8:	3401      	adds	r4, #1
 80045ba:	9305      	str	r3, [sp, #20]
 80045bc:	4620      	mov	r0, r4
 80045be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045c2:	3a30      	subs	r2, #48	; 0x30
 80045c4:	2a09      	cmp	r2, #9
 80045c6:	d903      	bls.n	80045d0 <_svfiprintf_r+0x1a8>
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0c5      	beq.n	8004558 <_svfiprintf_r+0x130>
 80045cc:	9105      	str	r1, [sp, #20]
 80045ce:	e7c3      	b.n	8004558 <_svfiprintf_r+0x130>
 80045d0:	4604      	mov	r4, r0
 80045d2:	2301      	movs	r3, #1
 80045d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80045d8:	e7f0      	b.n	80045bc <_svfiprintf_r+0x194>
 80045da:	ab03      	add	r3, sp, #12
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	462a      	mov	r2, r5
 80045e0:	4638      	mov	r0, r7
 80045e2:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <_svfiprintf_r+0x1f8>)
 80045e4:	a904      	add	r1, sp, #16
 80045e6:	f3af 8000 	nop.w
 80045ea:	1c42      	adds	r2, r0, #1
 80045ec:	4606      	mov	r6, r0
 80045ee:	d1d6      	bne.n	800459e <_svfiprintf_r+0x176>
 80045f0:	89ab      	ldrh	r3, [r5, #12]
 80045f2:	065b      	lsls	r3, r3, #25
 80045f4:	f53f af2c 	bmi.w	8004450 <_svfiprintf_r+0x28>
 80045f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045fa:	b01d      	add	sp, #116	; 0x74
 80045fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004600:	ab03      	add	r3, sp, #12
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	462a      	mov	r2, r5
 8004606:	4638      	mov	r0, r7
 8004608:	4b05      	ldr	r3, [pc, #20]	; (8004620 <_svfiprintf_r+0x1f8>)
 800460a:	a904      	add	r1, sp, #16
 800460c:	f000 f87c 	bl	8004708 <_printf_i>
 8004610:	e7eb      	b.n	80045ea <_svfiprintf_r+0x1c2>
 8004612:	bf00      	nop
 8004614:	08004bea 	.word	0x08004bea
 8004618:	08004bf4 	.word	0x08004bf4
 800461c:	00000000 	.word	0x00000000
 8004620:	08004371 	.word	0x08004371
 8004624:	08004bf0 	.word	0x08004bf0

08004628 <_printf_common>:
 8004628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800462c:	4616      	mov	r6, r2
 800462e:	4699      	mov	r9, r3
 8004630:	688a      	ldr	r2, [r1, #8]
 8004632:	690b      	ldr	r3, [r1, #16]
 8004634:	4607      	mov	r7, r0
 8004636:	4293      	cmp	r3, r2
 8004638:	bfb8      	it	lt
 800463a:	4613      	movlt	r3, r2
 800463c:	6033      	str	r3, [r6, #0]
 800463e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004642:	460c      	mov	r4, r1
 8004644:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004648:	b10a      	cbz	r2, 800464e <_printf_common+0x26>
 800464a:	3301      	adds	r3, #1
 800464c:	6033      	str	r3, [r6, #0]
 800464e:	6823      	ldr	r3, [r4, #0]
 8004650:	0699      	lsls	r1, r3, #26
 8004652:	bf42      	ittt	mi
 8004654:	6833      	ldrmi	r3, [r6, #0]
 8004656:	3302      	addmi	r3, #2
 8004658:	6033      	strmi	r3, [r6, #0]
 800465a:	6825      	ldr	r5, [r4, #0]
 800465c:	f015 0506 	ands.w	r5, r5, #6
 8004660:	d106      	bne.n	8004670 <_printf_common+0x48>
 8004662:	f104 0a19 	add.w	sl, r4, #25
 8004666:	68e3      	ldr	r3, [r4, #12]
 8004668:	6832      	ldr	r2, [r6, #0]
 800466a:	1a9b      	subs	r3, r3, r2
 800466c:	42ab      	cmp	r3, r5
 800466e:	dc28      	bgt.n	80046c2 <_printf_common+0x9a>
 8004670:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004674:	1e13      	subs	r3, r2, #0
 8004676:	6822      	ldr	r2, [r4, #0]
 8004678:	bf18      	it	ne
 800467a:	2301      	movne	r3, #1
 800467c:	0692      	lsls	r2, r2, #26
 800467e:	d42d      	bmi.n	80046dc <_printf_common+0xb4>
 8004680:	4649      	mov	r1, r9
 8004682:	4638      	mov	r0, r7
 8004684:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004688:	47c0      	blx	r8
 800468a:	3001      	adds	r0, #1
 800468c:	d020      	beq.n	80046d0 <_printf_common+0xa8>
 800468e:	6823      	ldr	r3, [r4, #0]
 8004690:	68e5      	ldr	r5, [r4, #12]
 8004692:	f003 0306 	and.w	r3, r3, #6
 8004696:	2b04      	cmp	r3, #4
 8004698:	bf18      	it	ne
 800469a:	2500      	movne	r5, #0
 800469c:	6832      	ldr	r2, [r6, #0]
 800469e:	f04f 0600 	mov.w	r6, #0
 80046a2:	68a3      	ldr	r3, [r4, #8]
 80046a4:	bf08      	it	eq
 80046a6:	1aad      	subeq	r5, r5, r2
 80046a8:	6922      	ldr	r2, [r4, #16]
 80046aa:	bf08      	it	eq
 80046ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046b0:	4293      	cmp	r3, r2
 80046b2:	bfc4      	itt	gt
 80046b4:	1a9b      	subgt	r3, r3, r2
 80046b6:	18ed      	addgt	r5, r5, r3
 80046b8:	341a      	adds	r4, #26
 80046ba:	42b5      	cmp	r5, r6
 80046bc:	d11a      	bne.n	80046f4 <_printf_common+0xcc>
 80046be:	2000      	movs	r0, #0
 80046c0:	e008      	b.n	80046d4 <_printf_common+0xac>
 80046c2:	2301      	movs	r3, #1
 80046c4:	4652      	mov	r2, sl
 80046c6:	4649      	mov	r1, r9
 80046c8:	4638      	mov	r0, r7
 80046ca:	47c0      	blx	r8
 80046cc:	3001      	adds	r0, #1
 80046ce:	d103      	bne.n	80046d8 <_printf_common+0xb0>
 80046d0:	f04f 30ff 	mov.w	r0, #4294967295
 80046d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046d8:	3501      	adds	r5, #1
 80046da:	e7c4      	b.n	8004666 <_printf_common+0x3e>
 80046dc:	2030      	movs	r0, #48	; 0x30
 80046de:	18e1      	adds	r1, r4, r3
 80046e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046e4:	1c5a      	adds	r2, r3, #1
 80046e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046ea:	4422      	add	r2, r4
 80046ec:	3302      	adds	r3, #2
 80046ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046f2:	e7c5      	b.n	8004680 <_printf_common+0x58>
 80046f4:	2301      	movs	r3, #1
 80046f6:	4622      	mov	r2, r4
 80046f8:	4649      	mov	r1, r9
 80046fa:	4638      	mov	r0, r7
 80046fc:	47c0      	blx	r8
 80046fe:	3001      	adds	r0, #1
 8004700:	d0e6      	beq.n	80046d0 <_printf_common+0xa8>
 8004702:	3601      	adds	r6, #1
 8004704:	e7d9      	b.n	80046ba <_printf_common+0x92>
	...

08004708 <_printf_i>:
 8004708:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800470c:	460c      	mov	r4, r1
 800470e:	7e27      	ldrb	r7, [r4, #24]
 8004710:	4691      	mov	r9, r2
 8004712:	2f78      	cmp	r7, #120	; 0x78
 8004714:	4680      	mov	r8, r0
 8004716:	469a      	mov	sl, r3
 8004718:	990c      	ldr	r1, [sp, #48]	; 0x30
 800471a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800471e:	d807      	bhi.n	8004730 <_printf_i+0x28>
 8004720:	2f62      	cmp	r7, #98	; 0x62
 8004722:	d80a      	bhi.n	800473a <_printf_i+0x32>
 8004724:	2f00      	cmp	r7, #0
 8004726:	f000 80d9 	beq.w	80048dc <_printf_i+0x1d4>
 800472a:	2f58      	cmp	r7, #88	; 0x58
 800472c:	f000 80a4 	beq.w	8004878 <_printf_i+0x170>
 8004730:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004734:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004738:	e03a      	b.n	80047b0 <_printf_i+0xa8>
 800473a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800473e:	2b15      	cmp	r3, #21
 8004740:	d8f6      	bhi.n	8004730 <_printf_i+0x28>
 8004742:	a001      	add	r0, pc, #4	; (adr r0, 8004748 <_printf_i+0x40>)
 8004744:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004748:	080047a1 	.word	0x080047a1
 800474c:	080047b5 	.word	0x080047b5
 8004750:	08004731 	.word	0x08004731
 8004754:	08004731 	.word	0x08004731
 8004758:	08004731 	.word	0x08004731
 800475c:	08004731 	.word	0x08004731
 8004760:	080047b5 	.word	0x080047b5
 8004764:	08004731 	.word	0x08004731
 8004768:	08004731 	.word	0x08004731
 800476c:	08004731 	.word	0x08004731
 8004770:	08004731 	.word	0x08004731
 8004774:	080048c3 	.word	0x080048c3
 8004778:	080047e5 	.word	0x080047e5
 800477c:	080048a5 	.word	0x080048a5
 8004780:	08004731 	.word	0x08004731
 8004784:	08004731 	.word	0x08004731
 8004788:	080048e5 	.word	0x080048e5
 800478c:	08004731 	.word	0x08004731
 8004790:	080047e5 	.word	0x080047e5
 8004794:	08004731 	.word	0x08004731
 8004798:	08004731 	.word	0x08004731
 800479c:	080048ad 	.word	0x080048ad
 80047a0:	680b      	ldr	r3, [r1, #0]
 80047a2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80047a6:	1d1a      	adds	r2, r3, #4
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	600a      	str	r2, [r1, #0]
 80047ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80047b0:	2301      	movs	r3, #1
 80047b2:	e0a4      	b.n	80048fe <_printf_i+0x1f6>
 80047b4:	6825      	ldr	r5, [r4, #0]
 80047b6:	6808      	ldr	r0, [r1, #0]
 80047b8:	062e      	lsls	r6, r5, #24
 80047ba:	f100 0304 	add.w	r3, r0, #4
 80047be:	d50a      	bpl.n	80047d6 <_printf_i+0xce>
 80047c0:	6805      	ldr	r5, [r0, #0]
 80047c2:	600b      	str	r3, [r1, #0]
 80047c4:	2d00      	cmp	r5, #0
 80047c6:	da03      	bge.n	80047d0 <_printf_i+0xc8>
 80047c8:	232d      	movs	r3, #45	; 0x2d
 80047ca:	426d      	negs	r5, r5
 80047cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047d0:	230a      	movs	r3, #10
 80047d2:	485e      	ldr	r0, [pc, #376]	; (800494c <_printf_i+0x244>)
 80047d4:	e019      	b.n	800480a <_printf_i+0x102>
 80047d6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80047da:	6805      	ldr	r5, [r0, #0]
 80047dc:	600b      	str	r3, [r1, #0]
 80047de:	bf18      	it	ne
 80047e0:	b22d      	sxthne	r5, r5
 80047e2:	e7ef      	b.n	80047c4 <_printf_i+0xbc>
 80047e4:	680b      	ldr	r3, [r1, #0]
 80047e6:	6825      	ldr	r5, [r4, #0]
 80047e8:	1d18      	adds	r0, r3, #4
 80047ea:	6008      	str	r0, [r1, #0]
 80047ec:	0628      	lsls	r0, r5, #24
 80047ee:	d501      	bpl.n	80047f4 <_printf_i+0xec>
 80047f0:	681d      	ldr	r5, [r3, #0]
 80047f2:	e002      	b.n	80047fa <_printf_i+0xf2>
 80047f4:	0669      	lsls	r1, r5, #25
 80047f6:	d5fb      	bpl.n	80047f0 <_printf_i+0xe8>
 80047f8:	881d      	ldrh	r5, [r3, #0]
 80047fa:	2f6f      	cmp	r7, #111	; 0x6f
 80047fc:	bf0c      	ite	eq
 80047fe:	2308      	moveq	r3, #8
 8004800:	230a      	movne	r3, #10
 8004802:	4852      	ldr	r0, [pc, #328]	; (800494c <_printf_i+0x244>)
 8004804:	2100      	movs	r1, #0
 8004806:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800480a:	6866      	ldr	r6, [r4, #4]
 800480c:	2e00      	cmp	r6, #0
 800480e:	bfa8      	it	ge
 8004810:	6821      	ldrge	r1, [r4, #0]
 8004812:	60a6      	str	r6, [r4, #8]
 8004814:	bfa4      	itt	ge
 8004816:	f021 0104 	bicge.w	r1, r1, #4
 800481a:	6021      	strge	r1, [r4, #0]
 800481c:	b90d      	cbnz	r5, 8004822 <_printf_i+0x11a>
 800481e:	2e00      	cmp	r6, #0
 8004820:	d04d      	beq.n	80048be <_printf_i+0x1b6>
 8004822:	4616      	mov	r6, r2
 8004824:	fbb5 f1f3 	udiv	r1, r5, r3
 8004828:	fb03 5711 	mls	r7, r3, r1, r5
 800482c:	5dc7      	ldrb	r7, [r0, r7]
 800482e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004832:	462f      	mov	r7, r5
 8004834:	42bb      	cmp	r3, r7
 8004836:	460d      	mov	r5, r1
 8004838:	d9f4      	bls.n	8004824 <_printf_i+0x11c>
 800483a:	2b08      	cmp	r3, #8
 800483c:	d10b      	bne.n	8004856 <_printf_i+0x14e>
 800483e:	6823      	ldr	r3, [r4, #0]
 8004840:	07df      	lsls	r7, r3, #31
 8004842:	d508      	bpl.n	8004856 <_printf_i+0x14e>
 8004844:	6923      	ldr	r3, [r4, #16]
 8004846:	6861      	ldr	r1, [r4, #4]
 8004848:	4299      	cmp	r1, r3
 800484a:	bfde      	ittt	le
 800484c:	2330      	movle	r3, #48	; 0x30
 800484e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004852:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004856:	1b92      	subs	r2, r2, r6
 8004858:	6122      	str	r2, [r4, #16]
 800485a:	464b      	mov	r3, r9
 800485c:	4621      	mov	r1, r4
 800485e:	4640      	mov	r0, r8
 8004860:	f8cd a000 	str.w	sl, [sp]
 8004864:	aa03      	add	r2, sp, #12
 8004866:	f7ff fedf 	bl	8004628 <_printf_common>
 800486a:	3001      	adds	r0, #1
 800486c:	d14c      	bne.n	8004908 <_printf_i+0x200>
 800486e:	f04f 30ff 	mov.w	r0, #4294967295
 8004872:	b004      	add	sp, #16
 8004874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004878:	4834      	ldr	r0, [pc, #208]	; (800494c <_printf_i+0x244>)
 800487a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800487e:	680e      	ldr	r6, [r1, #0]
 8004880:	6823      	ldr	r3, [r4, #0]
 8004882:	f856 5b04 	ldr.w	r5, [r6], #4
 8004886:	061f      	lsls	r7, r3, #24
 8004888:	600e      	str	r6, [r1, #0]
 800488a:	d514      	bpl.n	80048b6 <_printf_i+0x1ae>
 800488c:	07d9      	lsls	r1, r3, #31
 800488e:	bf44      	itt	mi
 8004890:	f043 0320 	orrmi.w	r3, r3, #32
 8004894:	6023      	strmi	r3, [r4, #0]
 8004896:	b91d      	cbnz	r5, 80048a0 <_printf_i+0x198>
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	f023 0320 	bic.w	r3, r3, #32
 800489e:	6023      	str	r3, [r4, #0]
 80048a0:	2310      	movs	r3, #16
 80048a2:	e7af      	b.n	8004804 <_printf_i+0xfc>
 80048a4:	6823      	ldr	r3, [r4, #0]
 80048a6:	f043 0320 	orr.w	r3, r3, #32
 80048aa:	6023      	str	r3, [r4, #0]
 80048ac:	2378      	movs	r3, #120	; 0x78
 80048ae:	4828      	ldr	r0, [pc, #160]	; (8004950 <_printf_i+0x248>)
 80048b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80048b4:	e7e3      	b.n	800487e <_printf_i+0x176>
 80048b6:	065e      	lsls	r6, r3, #25
 80048b8:	bf48      	it	mi
 80048ba:	b2ad      	uxthmi	r5, r5
 80048bc:	e7e6      	b.n	800488c <_printf_i+0x184>
 80048be:	4616      	mov	r6, r2
 80048c0:	e7bb      	b.n	800483a <_printf_i+0x132>
 80048c2:	680b      	ldr	r3, [r1, #0]
 80048c4:	6826      	ldr	r6, [r4, #0]
 80048c6:	1d1d      	adds	r5, r3, #4
 80048c8:	6960      	ldr	r0, [r4, #20]
 80048ca:	600d      	str	r5, [r1, #0]
 80048cc:	0635      	lsls	r5, r6, #24
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	d501      	bpl.n	80048d6 <_printf_i+0x1ce>
 80048d2:	6018      	str	r0, [r3, #0]
 80048d4:	e002      	b.n	80048dc <_printf_i+0x1d4>
 80048d6:	0671      	lsls	r1, r6, #25
 80048d8:	d5fb      	bpl.n	80048d2 <_printf_i+0x1ca>
 80048da:	8018      	strh	r0, [r3, #0]
 80048dc:	2300      	movs	r3, #0
 80048de:	4616      	mov	r6, r2
 80048e0:	6123      	str	r3, [r4, #16]
 80048e2:	e7ba      	b.n	800485a <_printf_i+0x152>
 80048e4:	680b      	ldr	r3, [r1, #0]
 80048e6:	1d1a      	adds	r2, r3, #4
 80048e8:	600a      	str	r2, [r1, #0]
 80048ea:	681e      	ldr	r6, [r3, #0]
 80048ec:	2100      	movs	r1, #0
 80048ee:	4630      	mov	r0, r6
 80048f0:	6862      	ldr	r2, [r4, #4]
 80048f2:	f000 f82f 	bl	8004954 <memchr>
 80048f6:	b108      	cbz	r0, 80048fc <_printf_i+0x1f4>
 80048f8:	1b80      	subs	r0, r0, r6
 80048fa:	6060      	str	r0, [r4, #4]
 80048fc:	6863      	ldr	r3, [r4, #4]
 80048fe:	6123      	str	r3, [r4, #16]
 8004900:	2300      	movs	r3, #0
 8004902:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004906:	e7a8      	b.n	800485a <_printf_i+0x152>
 8004908:	4632      	mov	r2, r6
 800490a:	4649      	mov	r1, r9
 800490c:	4640      	mov	r0, r8
 800490e:	6923      	ldr	r3, [r4, #16]
 8004910:	47d0      	blx	sl
 8004912:	3001      	adds	r0, #1
 8004914:	d0ab      	beq.n	800486e <_printf_i+0x166>
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	079b      	lsls	r3, r3, #30
 800491a:	d413      	bmi.n	8004944 <_printf_i+0x23c>
 800491c:	68e0      	ldr	r0, [r4, #12]
 800491e:	9b03      	ldr	r3, [sp, #12]
 8004920:	4298      	cmp	r0, r3
 8004922:	bfb8      	it	lt
 8004924:	4618      	movlt	r0, r3
 8004926:	e7a4      	b.n	8004872 <_printf_i+0x16a>
 8004928:	2301      	movs	r3, #1
 800492a:	4632      	mov	r2, r6
 800492c:	4649      	mov	r1, r9
 800492e:	4640      	mov	r0, r8
 8004930:	47d0      	blx	sl
 8004932:	3001      	adds	r0, #1
 8004934:	d09b      	beq.n	800486e <_printf_i+0x166>
 8004936:	3501      	adds	r5, #1
 8004938:	68e3      	ldr	r3, [r4, #12]
 800493a:	9903      	ldr	r1, [sp, #12]
 800493c:	1a5b      	subs	r3, r3, r1
 800493e:	42ab      	cmp	r3, r5
 8004940:	dcf2      	bgt.n	8004928 <_printf_i+0x220>
 8004942:	e7eb      	b.n	800491c <_printf_i+0x214>
 8004944:	2500      	movs	r5, #0
 8004946:	f104 0619 	add.w	r6, r4, #25
 800494a:	e7f5      	b.n	8004938 <_printf_i+0x230>
 800494c:	08004bfb 	.word	0x08004bfb
 8004950:	08004c0c 	.word	0x08004c0c

08004954 <memchr>:
 8004954:	4603      	mov	r3, r0
 8004956:	b510      	push	{r4, lr}
 8004958:	b2c9      	uxtb	r1, r1
 800495a:	4402      	add	r2, r0
 800495c:	4293      	cmp	r3, r2
 800495e:	4618      	mov	r0, r3
 8004960:	d101      	bne.n	8004966 <memchr+0x12>
 8004962:	2000      	movs	r0, #0
 8004964:	e003      	b.n	800496e <memchr+0x1a>
 8004966:	7804      	ldrb	r4, [r0, #0]
 8004968:	3301      	adds	r3, #1
 800496a:	428c      	cmp	r4, r1
 800496c:	d1f6      	bne.n	800495c <memchr+0x8>
 800496e:	bd10      	pop	{r4, pc}

08004970 <memcpy>:
 8004970:	440a      	add	r2, r1
 8004972:	4291      	cmp	r1, r2
 8004974:	f100 33ff 	add.w	r3, r0, #4294967295
 8004978:	d100      	bne.n	800497c <memcpy+0xc>
 800497a:	4770      	bx	lr
 800497c:	b510      	push	{r4, lr}
 800497e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004982:	4291      	cmp	r1, r2
 8004984:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004988:	d1f9      	bne.n	800497e <memcpy+0xe>
 800498a:	bd10      	pop	{r4, pc}

0800498c <memmove>:
 800498c:	4288      	cmp	r0, r1
 800498e:	b510      	push	{r4, lr}
 8004990:	eb01 0402 	add.w	r4, r1, r2
 8004994:	d902      	bls.n	800499c <memmove+0x10>
 8004996:	4284      	cmp	r4, r0
 8004998:	4623      	mov	r3, r4
 800499a:	d807      	bhi.n	80049ac <memmove+0x20>
 800499c:	1e43      	subs	r3, r0, #1
 800499e:	42a1      	cmp	r1, r4
 80049a0:	d008      	beq.n	80049b4 <memmove+0x28>
 80049a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049aa:	e7f8      	b.n	800499e <memmove+0x12>
 80049ac:	4601      	mov	r1, r0
 80049ae:	4402      	add	r2, r0
 80049b0:	428a      	cmp	r2, r1
 80049b2:	d100      	bne.n	80049b6 <memmove+0x2a>
 80049b4:	bd10      	pop	{r4, pc}
 80049b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049be:	e7f7      	b.n	80049b0 <memmove+0x24>

080049c0 <_free_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	4605      	mov	r5, r0
 80049c4:	2900      	cmp	r1, #0
 80049c6:	d043      	beq.n	8004a50 <_free_r+0x90>
 80049c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049cc:	1f0c      	subs	r4, r1, #4
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	bfb8      	it	lt
 80049d2:	18e4      	addlt	r4, r4, r3
 80049d4:	f000 f8d0 	bl	8004b78 <__malloc_lock>
 80049d8:	4a1e      	ldr	r2, [pc, #120]	; (8004a54 <_free_r+0x94>)
 80049da:	6813      	ldr	r3, [r2, #0]
 80049dc:	4610      	mov	r0, r2
 80049de:	b933      	cbnz	r3, 80049ee <_free_r+0x2e>
 80049e0:	6063      	str	r3, [r4, #4]
 80049e2:	6014      	str	r4, [r2, #0]
 80049e4:	4628      	mov	r0, r5
 80049e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049ea:	f000 b8cb 	b.w	8004b84 <__malloc_unlock>
 80049ee:	42a3      	cmp	r3, r4
 80049f0:	d90a      	bls.n	8004a08 <_free_r+0x48>
 80049f2:	6821      	ldr	r1, [r4, #0]
 80049f4:	1862      	adds	r2, r4, r1
 80049f6:	4293      	cmp	r3, r2
 80049f8:	bf01      	itttt	eq
 80049fa:	681a      	ldreq	r2, [r3, #0]
 80049fc:	685b      	ldreq	r3, [r3, #4]
 80049fe:	1852      	addeq	r2, r2, r1
 8004a00:	6022      	streq	r2, [r4, #0]
 8004a02:	6063      	str	r3, [r4, #4]
 8004a04:	6004      	str	r4, [r0, #0]
 8004a06:	e7ed      	b.n	80049e4 <_free_r+0x24>
 8004a08:	461a      	mov	r2, r3
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	b10b      	cbz	r3, 8004a12 <_free_r+0x52>
 8004a0e:	42a3      	cmp	r3, r4
 8004a10:	d9fa      	bls.n	8004a08 <_free_r+0x48>
 8004a12:	6811      	ldr	r1, [r2, #0]
 8004a14:	1850      	adds	r0, r2, r1
 8004a16:	42a0      	cmp	r0, r4
 8004a18:	d10b      	bne.n	8004a32 <_free_r+0x72>
 8004a1a:	6820      	ldr	r0, [r4, #0]
 8004a1c:	4401      	add	r1, r0
 8004a1e:	1850      	adds	r0, r2, r1
 8004a20:	4283      	cmp	r3, r0
 8004a22:	6011      	str	r1, [r2, #0]
 8004a24:	d1de      	bne.n	80049e4 <_free_r+0x24>
 8004a26:	6818      	ldr	r0, [r3, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	4401      	add	r1, r0
 8004a2c:	6011      	str	r1, [r2, #0]
 8004a2e:	6053      	str	r3, [r2, #4]
 8004a30:	e7d8      	b.n	80049e4 <_free_r+0x24>
 8004a32:	d902      	bls.n	8004a3a <_free_r+0x7a>
 8004a34:	230c      	movs	r3, #12
 8004a36:	602b      	str	r3, [r5, #0]
 8004a38:	e7d4      	b.n	80049e4 <_free_r+0x24>
 8004a3a:	6820      	ldr	r0, [r4, #0]
 8004a3c:	1821      	adds	r1, r4, r0
 8004a3e:	428b      	cmp	r3, r1
 8004a40:	bf01      	itttt	eq
 8004a42:	6819      	ldreq	r1, [r3, #0]
 8004a44:	685b      	ldreq	r3, [r3, #4]
 8004a46:	1809      	addeq	r1, r1, r0
 8004a48:	6021      	streq	r1, [r4, #0]
 8004a4a:	6063      	str	r3, [r4, #4]
 8004a4c:	6054      	str	r4, [r2, #4]
 8004a4e:	e7c9      	b.n	80049e4 <_free_r+0x24>
 8004a50:	bd38      	pop	{r3, r4, r5, pc}
 8004a52:	bf00      	nop
 8004a54:	20000120 	.word	0x20000120

08004a58 <_malloc_r>:
 8004a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5a:	1ccd      	adds	r5, r1, #3
 8004a5c:	f025 0503 	bic.w	r5, r5, #3
 8004a60:	3508      	adds	r5, #8
 8004a62:	2d0c      	cmp	r5, #12
 8004a64:	bf38      	it	cc
 8004a66:	250c      	movcc	r5, #12
 8004a68:	2d00      	cmp	r5, #0
 8004a6a:	4606      	mov	r6, r0
 8004a6c:	db01      	blt.n	8004a72 <_malloc_r+0x1a>
 8004a6e:	42a9      	cmp	r1, r5
 8004a70:	d903      	bls.n	8004a7a <_malloc_r+0x22>
 8004a72:	230c      	movs	r3, #12
 8004a74:	6033      	str	r3, [r6, #0]
 8004a76:	2000      	movs	r0, #0
 8004a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a7a:	f000 f87d 	bl	8004b78 <__malloc_lock>
 8004a7e:	4921      	ldr	r1, [pc, #132]	; (8004b04 <_malloc_r+0xac>)
 8004a80:	680a      	ldr	r2, [r1, #0]
 8004a82:	4614      	mov	r4, r2
 8004a84:	b99c      	cbnz	r4, 8004aae <_malloc_r+0x56>
 8004a86:	4f20      	ldr	r7, [pc, #128]	; (8004b08 <_malloc_r+0xb0>)
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	b923      	cbnz	r3, 8004a96 <_malloc_r+0x3e>
 8004a8c:	4621      	mov	r1, r4
 8004a8e:	4630      	mov	r0, r6
 8004a90:	f000 f862 	bl	8004b58 <_sbrk_r>
 8004a94:	6038      	str	r0, [r7, #0]
 8004a96:	4629      	mov	r1, r5
 8004a98:	4630      	mov	r0, r6
 8004a9a:	f000 f85d 	bl	8004b58 <_sbrk_r>
 8004a9e:	1c43      	adds	r3, r0, #1
 8004aa0:	d123      	bne.n	8004aea <_malloc_r+0x92>
 8004aa2:	230c      	movs	r3, #12
 8004aa4:	4630      	mov	r0, r6
 8004aa6:	6033      	str	r3, [r6, #0]
 8004aa8:	f000 f86c 	bl	8004b84 <__malloc_unlock>
 8004aac:	e7e3      	b.n	8004a76 <_malloc_r+0x1e>
 8004aae:	6823      	ldr	r3, [r4, #0]
 8004ab0:	1b5b      	subs	r3, r3, r5
 8004ab2:	d417      	bmi.n	8004ae4 <_malloc_r+0x8c>
 8004ab4:	2b0b      	cmp	r3, #11
 8004ab6:	d903      	bls.n	8004ac0 <_malloc_r+0x68>
 8004ab8:	6023      	str	r3, [r4, #0]
 8004aba:	441c      	add	r4, r3
 8004abc:	6025      	str	r5, [r4, #0]
 8004abe:	e004      	b.n	8004aca <_malloc_r+0x72>
 8004ac0:	6863      	ldr	r3, [r4, #4]
 8004ac2:	42a2      	cmp	r2, r4
 8004ac4:	bf0c      	ite	eq
 8004ac6:	600b      	streq	r3, [r1, #0]
 8004ac8:	6053      	strne	r3, [r2, #4]
 8004aca:	4630      	mov	r0, r6
 8004acc:	f000 f85a 	bl	8004b84 <__malloc_unlock>
 8004ad0:	f104 000b 	add.w	r0, r4, #11
 8004ad4:	1d23      	adds	r3, r4, #4
 8004ad6:	f020 0007 	bic.w	r0, r0, #7
 8004ada:	1ac2      	subs	r2, r0, r3
 8004adc:	d0cc      	beq.n	8004a78 <_malloc_r+0x20>
 8004ade:	1a1b      	subs	r3, r3, r0
 8004ae0:	50a3      	str	r3, [r4, r2]
 8004ae2:	e7c9      	b.n	8004a78 <_malloc_r+0x20>
 8004ae4:	4622      	mov	r2, r4
 8004ae6:	6864      	ldr	r4, [r4, #4]
 8004ae8:	e7cc      	b.n	8004a84 <_malloc_r+0x2c>
 8004aea:	1cc4      	adds	r4, r0, #3
 8004aec:	f024 0403 	bic.w	r4, r4, #3
 8004af0:	42a0      	cmp	r0, r4
 8004af2:	d0e3      	beq.n	8004abc <_malloc_r+0x64>
 8004af4:	1a21      	subs	r1, r4, r0
 8004af6:	4630      	mov	r0, r6
 8004af8:	f000 f82e 	bl	8004b58 <_sbrk_r>
 8004afc:	3001      	adds	r0, #1
 8004afe:	d1dd      	bne.n	8004abc <_malloc_r+0x64>
 8004b00:	e7cf      	b.n	8004aa2 <_malloc_r+0x4a>
 8004b02:	bf00      	nop
 8004b04:	20000120 	.word	0x20000120
 8004b08:	20000124 	.word	0x20000124

08004b0c <_realloc_r>:
 8004b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0e:	4607      	mov	r7, r0
 8004b10:	4614      	mov	r4, r2
 8004b12:	460e      	mov	r6, r1
 8004b14:	b921      	cbnz	r1, 8004b20 <_realloc_r+0x14>
 8004b16:	4611      	mov	r1, r2
 8004b18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004b1c:	f7ff bf9c 	b.w	8004a58 <_malloc_r>
 8004b20:	b922      	cbnz	r2, 8004b2c <_realloc_r+0x20>
 8004b22:	f7ff ff4d 	bl	80049c0 <_free_r>
 8004b26:	4625      	mov	r5, r4
 8004b28:	4628      	mov	r0, r5
 8004b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b2c:	f000 f830 	bl	8004b90 <_malloc_usable_size_r>
 8004b30:	42a0      	cmp	r0, r4
 8004b32:	d20f      	bcs.n	8004b54 <_realloc_r+0x48>
 8004b34:	4621      	mov	r1, r4
 8004b36:	4638      	mov	r0, r7
 8004b38:	f7ff ff8e 	bl	8004a58 <_malloc_r>
 8004b3c:	4605      	mov	r5, r0
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	d0f2      	beq.n	8004b28 <_realloc_r+0x1c>
 8004b42:	4631      	mov	r1, r6
 8004b44:	4622      	mov	r2, r4
 8004b46:	f7ff ff13 	bl	8004970 <memcpy>
 8004b4a:	4631      	mov	r1, r6
 8004b4c:	4638      	mov	r0, r7
 8004b4e:	f7ff ff37 	bl	80049c0 <_free_r>
 8004b52:	e7e9      	b.n	8004b28 <_realloc_r+0x1c>
 8004b54:	4635      	mov	r5, r6
 8004b56:	e7e7      	b.n	8004b28 <_realloc_r+0x1c>

08004b58 <_sbrk_r>:
 8004b58:	b538      	push	{r3, r4, r5, lr}
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	4d05      	ldr	r5, [pc, #20]	; (8004b74 <_sbrk_r+0x1c>)
 8004b5e:	4604      	mov	r4, r0
 8004b60:	4608      	mov	r0, r1
 8004b62:	602b      	str	r3, [r5, #0]
 8004b64:	f7fc fab0 	bl	80010c8 <_sbrk>
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	d102      	bne.n	8004b72 <_sbrk_r+0x1a>
 8004b6c:	682b      	ldr	r3, [r5, #0]
 8004b6e:	b103      	cbz	r3, 8004b72 <_sbrk_r+0x1a>
 8004b70:	6023      	str	r3, [r4, #0]
 8004b72:	bd38      	pop	{r3, r4, r5, pc}
 8004b74:	20000620 	.word	0x20000620

08004b78 <__malloc_lock>:
 8004b78:	4801      	ldr	r0, [pc, #4]	; (8004b80 <__malloc_lock+0x8>)
 8004b7a:	f000 b811 	b.w	8004ba0 <__retarget_lock_acquire_recursive>
 8004b7e:	bf00      	nop
 8004b80:	20000628 	.word	0x20000628

08004b84 <__malloc_unlock>:
 8004b84:	4801      	ldr	r0, [pc, #4]	; (8004b8c <__malloc_unlock+0x8>)
 8004b86:	f000 b80c 	b.w	8004ba2 <__retarget_lock_release_recursive>
 8004b8a:	bf00      	nop
 8004b8c:	20000628 	.word	0x20000628

08004b90 <_malloc_usable_size_r>:
 8004b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b94:	1f18      	subs	r0, r3, #4
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bfbc      	itt	lt
 8004b9a:	580b      	ldrlt	r3, [r1, r0]
 8004b9c:	18c0      	addlt	r0, r0, r3
 8004b9e:	4770      	bx	lr

08004ba0 <__retarget_lock_acquire_recursive>:
 8004ba0:	4770      	bx	lr

08004ba2 <__retarget_lock_release_recursive>:
 8004ba2:	4770      	bx	lr

08004ba4 <_init>:
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	bf00      	nop
 8004ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004baa:	bc08      	pop	{r3}
 8004bac:	469e      	mov	lr, r3
 8004bae:	4770      	bx	lr

08004bb0 <_fini>:
 8004bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb2:	bf00      	nop
 8004bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bb6:	bc08      	pop	{r3}
 8004bb8:	469e      	mov	lr, r3
 8004bba:	4770      	bx	lr
