DRM_DEBUG,FUNC_0
EINVAL,VAR_0
VC4_GET_FIELD,FUNC_1
VC4_LOADSTORE_TILE_BUFFER_BUFFER,VAR_1
VC4_LOADSTORE_TILE_BUFFER_BUFFER_MASK,VAR_2
VC4_LOADSTORE_TILE_BUFFER_COLOR,VAR_3
VC4_LOADSTORE_TILE_BUFFER_FORMAT,VAR_4
VC4_LOADSTORE_TILE_BUFFER_FORMAT_MASK,VAR_5
VC4_LOADSTORE_TILE_BUFFER_TILING,VAR_6
VC4_LOADSTORE_TILE_BUFFER_TILING_MASK,VAR_7
VC4_LOADSTORE_TILE_BUFFER_ZS,VAR_8
VC4_SUBMIT_RCL_SURFACE_READ_IS_FULL_RES,VAR_9
VC4_TILING_FORMAT_LT,VAR_10
vc4_check_tex_size,FUNC_2
vc4_full_res_bounds_check,FUNC_3
vc4_use_bo,FUNC_4
vc4_rcl_surface_setup,FUNC_5
exec,VAR_11
obj,VAR_12
surf,VAR_13
is_write,VAR_14
tiling,VAR_15
buffer,VAR_16
format,VAR_17
cpp,VAR_18
ret,VAR_19
