<?xml version="1.0"?>
<block name="top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:03849a7ab07a3ae5326ce78e35440862aa9b0b7b0c74b0e6360596ea4fa8e5a3" atom_netlist_id="SHA256:93e746acc8673aa33d765c23e95ef9dafeea619c26a5244ed6f340adbbde263c">
	<inputs>clock in</inputs>
	<outputs>out:out</outputs>
	<clocks>clock</clocks>
	<block name="out" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">open open in open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clock</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="out" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I[2]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="out" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="out" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">out</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="out:out" instance="io[1]" mode="outpad">
		<inputs>
			<port name="outpad">out</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="clock" instance="io[2]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clock" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clock</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="in" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">in</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
