#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sun May 11 15:13:15 2025
# Process ID: 15344
# Current directory: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13412 C:\Projects\Hobby\AntMiner_ControlBoard_XC7Z010\project\AntMiner_ControlBoard_XC7Z010.xpr
# Log file: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/vivado.log
# Journal file: C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project\vivado.jou
# Running On: MatRs-ONEX, OS: Windows, CPU Frequency: 2695 MHz, CPU Physical cores: 16, Host memory: 27646 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.xpr
update_compile_order -fileset sources_1
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
launch_runs impl_1 -jobs 8
wait_on_run impl_1
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
export_ip_user_files -of_objects  [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.srcs/utils_1/imports/synth_1/top_antminer_xc7z010.dcp
launch_runs synth_1 -jobs 8
wait_on_run synth_1
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/antminer_xc7z010clg400.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/antminer_xc7z010clg400.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
create_bd_design -dir {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design} "cpu_design"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir O -type clk fclk_clk0
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK0] [get_bd_ports fclk_clk0]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 -type rst aresetn
connect_bd_net [get_bd_pins /proc_sys_reset_0/peripheral_aresetn] [get_bd_ports aresetn]
endgroup
regenerate_bd_layout
startgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
generate_target all [get_files  C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
catch { config_ip_cache -export [get_ips -all cpu_design_proc_sys_reset_0_0] }
export_ip_user_files -of_objects [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd] -directory C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.ip_user_files -ipstatic_source_dir C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/modelsim} {questa=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/questa} {riviera=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/riviera} {activehdl=C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs cpu_design]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
close_design
open_run synth_1 -name synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L6P_LED_N]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L7P_LED_N]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L8P_LED_N]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BANK35_L9P_LED_N]]
set_property package_pin "" [get_ports [list  BANK35_L6P_LED_N]]
place_ports BANK35_L6P_LED_N F16
place_ports BANK35_L7P_LED_N M19
place_ports BANK35_L8P_LED_N M17
place_ports BANK35_L9P_LED_N L19
close [ open C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc w ]
add_files -fileset constrs_1 C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc
set_property target_constrs_file C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/constrain/AntMiner_ControlBoard_XC7Z010_constrain.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
close_bd_design [get_bd_designs cpu_design]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list PS_SRST]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
set_property package_pin "" [get_ports [list  PS_SRST]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
close_bd_design [get_bd_designs cpu_design]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
place_ports CLOCK_OUT K18
set_property IOSTANDARD LVCMOS33 [get_ports [list CLOCK_OUT]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
close_design
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
refresh_design
close_design
close_bd_design [get_bd_designs cpu_design]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/project/AntMiner_ControlBoard_XC7Z010.runs/impl_1/top_antminer_xc7z010.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Hobby/AntMiner_ControlBoard_XC7Z010/design/cpu_design/cpu_design.bd]
synth_design -top top_antminer_xc7z010 -part xc7z010clg400-1 -lint 
