-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv3_weights_ce0 : OUT STD_LOGIC;
    conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv3_weights_ce1 : OUT STD_LOGIC;
    conv3_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_biases_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
    output_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_ftmap_ce0 : OUT STD_LOGIC;
    output_ftmap_we0 : OUT STD_LOGIC;
    output_ftmap_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
    layer2_output_ce0 : OUT STD_LOGIC;
    layer2_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_97_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_ce : OUT STD_LOGIC;
    grp_fu_108_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_108_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_108_p_ce : OUT STD_LOGIC;
    grp_fu_101_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_101_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_101_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_101_p_ce : OUT STD_LOGIC;
    grp_fu_105_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_105_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_105_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_conv3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_FE01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_ln13_fu_167_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln13_reg_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln13_fu_137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln13_1_fu_175_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln13_1_reg_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln13_fu_183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_3_2_mid2_reg_387 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal bitcast_ln13_fu_209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln13_reg_392 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal y_assign_reg_400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_ce1 : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_convolution_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_convolution_out_ap_vld : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_layer2_output_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_layer2_output_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_411_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_411_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln37_2_fu_242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal out_feat_x_fu_64 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln15_fu_188_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_feat_y_fu_68 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten6_fu_72 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln13_1_fu_143_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_112_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_112_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln15_fu_161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln13_fu_155_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_220_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln37_fu_217_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_fu_227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln37_1_fu_233_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_fu_236_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_fu_247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_fu_250_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_fu_260_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_2_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_300_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_7_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_307_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln18_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln37_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_112_ce : STD_LOGIC;
    signal grp_fu_407_ce : STD_LOGIC;
    signal grp_fu_411_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv3_weights_ce0 : OUT STD_LOGIC;
        conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv3_weights_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv3_weights_ce1 : OUT STD_LOGIC;
        conv3_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln26 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln13_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        bitcast_ln13 : IN STD_LOGIC_VECTOR (63 downto 0);
        select_ln13_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        convolution_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        convolution_out_ap_vld : OUT STD_LOGIC;
        layer2_output_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        layer2_output_ce0 : OUT STD_LOGIC;
        layer2_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_112_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_112_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_112_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_112_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_112_p_ce : OUT STD_LOGIC;
        grp_fu_407_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_407_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_407_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_407_p_ce : OUT STD_LOGIC;
        grp_fu_411_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_411_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_411_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_sitodp_32ns_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99 : component srcnn_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start,
        ap_done => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_done,
        ap_idle => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_idle,
        ap_ready => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_ready,
        conv3_weights_address0 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_address0,
        conv3_weights_ce0 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_ce0,
        conv3_weights_q0 => conv3_weights_q0,
        conv3_weights_address1 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_address1,
        conv3_weights_ce1 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_ce1,
        conv3_weights_q1 => conv3_weights_q1,
        zext_ln26 => select_ln13_reg_368,
        zext_ln13_1 => select_ln13_1_reg_374,
        bitcast_ln13 => bitcast_ln13_reg_392,
        select_ln13_1 => select_ln13_1_reg_374,
        convolution_out => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_convolution_out,
        convolution_out_ap_vld => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_convolution_out_ap_vld,
        layer2_output_address0 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_layer2_output_address0,
        layer2_output_ce0 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_layer2_output_ce0,
        layer2_output_q0 => layer2_output_q0,
        grp_fu_112_p_din0 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din0,
        grp_fu_112_p_din1 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din1,
        grp_fu_112_p_opcode => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_opcode,
        grp_fu_112_p_dout0 => grp_fu_97_p_dout0,
        grp_fu_112_p_ce => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_ce,
        grp_fu_407_p_din0 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_din0,
        grp_fu_407_p_din1 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_din1,
        grp_fu_407_p_dout0 => grp_fu_101_p_dout0,
        grp_fu_407_p_ce => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_ce,
        grp_fu_411_p_din0 => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_411_p_din0,
        grp_fu_411_p_dout0 => grp_fu_105_p_dout0,
        grp_fu_411_p_ce => grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_411_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten6_fu_72 <= ap_const_lv16_0;
            elsif (((icmp_ln13_fu_137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten6_fu_72 <= add_ln13_1_fu_143_p2;
            end if; 
        end if;
    end process;

    out_feat_x_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_feat_x_fu_64 <= ap_const_lv8_0;
            elsif (((icmp_ln13_fu_137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_feat_x_fu_64 <= add_ln15_fu_188_p2;
            end if; 
        end if;
    end process;

    out_feat_y_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_feat_y_fu_68 <= ap_const_lv8_0;
            elsif (((icmp_ln13_fu_137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_feat_y_fu_68 <= select_ln13_1_fu_175_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bitcast_ln13_reg_392 <= bitcast_ln13_fu_209_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                select_ln13_1_reg_374 <= select_ln13_1_fu_175_p3;
                select_ln13_reg_368 <= select_ln13_fu_167_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                x_assign_3_2_mid2_reg_387 <= grp_fu_108_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                y_assign_reg_400 <= grp_fu_97_p_dout0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln13_fu_137_p2, grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_done, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln13_fu_137_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln13_1_fu_143_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_72) + unsigned(ap_const_lv16_1));
    add_ln13_fu_155_p2 <= std_logic_vector(unsigned(out_feat_y_fu_68) + unsigned(ap_const_lv8_1));
    add_ln15_fu_188_p2 <= std_logic_vector(unsigned(select_ln13_fu_167_p3) + unsigned(ap_const_lv8_1));
    add_ln37_fu_236_p2 <= std_logic_vector(unsigned(sub_ln37_fu_227_p2) + unsigned(zext_ln37_1_fu_233_p1));
    and_ln18_fu_314_p2 <= (xor_ln18_fu_288_p2 and icmp_ln18_7_fu_282_p2);
    and_ln25_fu_276_p2 <= (icmp_ln25_fu_264_p2 and icmp_ln25_2_fu_270_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_done)
    begin
        if ((grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln13_fu_137_p2)
    begin
        if ((((icmp_ln13_fu_137_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln13_fu_137_p2)
    begin
        if (((icmp_ln13_fu_137_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln13_fu_209_p1 <= x_assign_3_2_mid2_reg_387;
    bitcast_ln37_fu_320_p1 <= select_ln25_fu_307_p3;
    conv3_weights_address0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_address0;
    conv3_weights_address1 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_address1;
    conv3_weights_ce0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_ce0;
    conv3_weights_ce1 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_conv3_weights_ce1;
    data_fu_247_p1 <= y_assign_reg_400;
    grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start_reg;
    grp_fu_101_p_ce <= grp_fu_407_ce;
    grp_fu_101_p_din0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_din0;
    grp_fu_101_p_din1 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_din1;
    grp_fu_105_p_ce <= grp_fu_411_ce;
    grp_fu_105_p_din0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_411_p_din0;
    grp_fu_108_p_ce <= ap_const_logic_1;
    grp_fu_108_p_din0 <= zext_ln13_fu_183_p1;

    grp_fu_112_ce_assign_proc : process(grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_112_ce <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_ce;
        else 
            grp_fu_112_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_112_p0_assign_proc : process(grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_convolution_out, grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_112_p0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_112_p0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_convolution_out;
        else 
            grp_fu_112_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_112_p1_assign_proc : process(conv3_biases_0_0_val, grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_112_p1 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_112_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_112_p1 <= conv3_biases_0_0_val;
        else 
            grp_fu_112_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_407_ce_assign_proc : process(grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_407_ce <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_407_p_ce;
        else 
            grp_fu_407_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_411_ce_assign_proc : process(grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_411_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_411_ce <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_grp_fu_411_p_ce;
        else 
            grp_fu_411_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_97_p_ce <= grp_fu_112_ce;
    grp_fu_97_p_din0 <= grp_fu_112_p0;
    grp_fu_97_p_din1 <= grp_fu_112_p1;
    grp_fu_97_p_opcode <= ap_const_lv2_0;
    icmp_ln13_fu_137_p2 <= "1" when (indvar_flatten6_fu_72 = ap_const_lv16_FE01) else "0";
    icmp_ln15_fu_161_p2 <= "1" when (out_feat_x_fu_64 = ap_const_lv8_FF) else "0";
    icmp_ln18_7_fu_282_p2 <= "1" when (y_fp_exp_fu_250_p4 = ap_const_lv8_FF) else "0";
    icmp_ln25_2_fu_270_p2 <= "1" when (y_fp_sig_fu_260_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_264_p2 <= "1" when (y_fp_exp_fu_250_p4 = ap_const_lv8_0) else "0";
    layer2_output_address0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_layer2_output_address0;
    layer2_output_ce0 <= grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_layer2_output_ce0;
    output_ftmap_address0 <= zext_ln37_2_fu_242_p1(16 - 1 downto 0);

    output_ftmap_ce0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_ftmap_ce0 <= ap_const_logic_1;
        else 
            output_ftmap_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_ftmap_d0 <= 
        ap_const_lv32_0 when (and_ln18_fu_314_p2(0) = '1') else 
        bitcast_ln37_fu_320_p1;

    output_ftmap_we0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_ftmap_we0 <= ap_const_logic_1;
        else 
            output_ftmap_we0 <= ap_const_logic_0;
        end if; 
    end process;

    res_fu_300_p3 <= 
        y_assign_reg_400 when (ymaggreater_fu_294_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln13_1_fu_175_p3 <= 
        add_ln13_fu_155_p2 when (icmp_ln15_fu_161_p2(0) = '1') else 
        out_feat_y_fu_68;
    select_ln13_fu_167_p3 <= 
        ap_const_lv8_0 when (icmp_ln15_fu_161_p2(0) = '1') else 
        out_feat_x_fu_64;
    select_ln25_fu_307_p3 <= 
        y_assign_reg_400 when (and_ln25_fu_276_p2(0) = '1') else 
        res_fu_300_p3;
    sub_ln37_fu_227_p2 <= std_logic_vector(unsigned(tmp_fu_220_p3) - unsigned(zext_ln37_fu_217_p1));
    tmp_fu_220_p3 <= (select_ln13_1_reg_374 & ap_const_lv8_0);
    xor_ln18_fu_288_p2 <= (icmp_ln25_2_fu_270_p2 xor ap_const_lv1_1);
    y_fp_exp_fu_250_p4 <= data_fu_247_p1(30 downto 23);
    y_fp_sig_fu_260_p1 <= data_fu_247_p1(23 - 1 downto 0);
    ymaggreater_fu_294_p2 <= "1" when (signed(data_fu_247_p1) > signed(ap_const_lv32_0)) else "0";
    zext_ln13_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln13_1_fu_175_p3),32));
    zext_ln37_1_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln13_reg_368),16));
    zext_ln37_2_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln37_fu_236_p2),64));
    zext_ln37_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln13_1_reg_374),16));
end behav;
