0.7
2020.2
Oct 19 2021
03:16:22
F:/GitHub/ASIC-PYNQ/LAB2/3-bit-Counter/prj/3-bit-Counter.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/3-bit-Counter/rtl/Counter.v,1757325003,verilog,,F:/GitHub/ASIC-PYNQ/LAB2/3-bit-Counter/sim/Counter_tb.v,,Counter,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/3-bit-Counter/sim/Counter_tb.v,1757324908,verilog,,,,Counter_tb,,,,,,,,
