---
aliases:
  - Column Latches
date: 2025-04-18
links:
  - "[[1744952747|DRAM Bank]]"
---
Column latches are temporary holding circuits that store bits selected from the row buffer after a column access. Once a row is activated and its data is in the row buffer, the column address specifies which subset of bits is needed.