I0107 01:41:46.452 tapa.util:184] logging level set to INFO
I0107 01:41:46.452 tapa.tapac:514] running translated command: `tapa dse-floorplan --input=gating-net-sequential-kernel.cpp --top=gating_net --platform=xilinx_u280_xdma_201920_3 --connectivity=hbm_config_sequential.ini --enable-synth-util --enable-hbm-binding-adjustment --max-parallel-synth-jobs=16 --floorplan-output=build/solver.tcl --output=build/solver.xilinx_u280_xdma_201920_3.hw.xo --bitstream-script=build/solver.xilinx_u280_xdma_201920_3.hw_generate_bitstream.sh`
I0107 01:41:46.454 tapa.util:184] logging level set to INFO
I0107 01:41:46.454 tapa.tapa:54] tapa version: 0.0.20240301.1
I0107 01:41:46.454 tapa.tapa:58] Python recursion limit set to 3000
I0107 01:41:46.456 tapa.steps.dse:98] 
I0107 01:41:46.456 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0107 01:41:46.456 tapa.steps.dse:100] DSE preparation: synthesize each task into RTL
I0107 01:41:46.456 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0107 01:41:46.456 tapa.steps.dse:102] 
I0107 01:41:46.745 tapa.steps.analyze:151] added vendor include path `/mnt/software/xilinx/Vitis_HLS/2021.2/include`
I0107 01:41:46.745 tapa.steps.analyze:248] Running tapacc command: /usr/local/bin/tapacc /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/flatten/flatten-d632a19e-gating-net-sequential-kernel.cpp -top gating_net -- -std=c++17 -I /usr/local/lib/python3.10/dist-packages/tapa/../../../src -isystem /mnt/software/xilinx/Vitis_HLS/2021.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I0107 01:42:00.700 tapa.steps.common:92] writing TAPA graph to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/graph.json`.
I0107 01:42:00.746 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/settings.json`.
I0107 01:42:00.748 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0107 01:42:00.806 tapa.core:182] extracting HLS C++ files
I0107 01:42:00.814 tapa.core:214] running HLS
I0107 01:42:00.817 tapa.core:260] spawn 10 workers for parallel HLS synthesis of the tasks
I0107 01:42:57.099 tapa.core:275] extracting RTL files
I0107 01:42:57.277 tapa.core:306] parsing RTL files and populating tasks
D0107 01:42:58.146 tapa.core:315] parsing gating_net_top
D0107 01:42:58.151 tapa.core:319] populating gating_net_top
D0107 01:42:58.151 tapa.core:315] parsing measure_cycle
D0107 01:42:58.153 tapa.core:319] populating measure_cycle
D0107 01:42:58.153 tapa.core:315] parsing gating_net
D0107 01:42:58.156 tapa.core:319] populating gating_net
D0107 01:42:58.157 tapa.task:149] mmap argument 'gating_net.W_down' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.W_down'
D0107 01:42:58.157 tapa.task:149] mmap argument 'gating_net.W_gate' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.W_gate'
D0107 01:42:58.157 tapa.task:149] mmap argument 'gating_net.W_up' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.W_up'
D0107 01:42:58.157 tapa.task:149] mmap argument 'gating_net.combined' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.combined'
D0107 01:42:58.157 tapa.task:149] mmap argument 'gating_net.top_input' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.input'
D0107 01:42:58.157 tapa.task:149] mmap argument 'gating_net.top_output' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.output'
D0107 01:42:58.157 tapa.task:149] mmap argument 'gating_net.cycle_count' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'measure_cycle_0.cycle_count'
I0107 01:42:58.158 tapa.core:323] instrumenting upper-level RTL
I0107 01:42:58.158 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/settings.json`.
I0107 01:42:58.219 tapa.steps.dse:98] 
I0107 01:42:58.219 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0107 01:42:58.219 tapa.steps.dse:100] Start generating design point 1 with --max-slr-width-limit 15000
I0107 01:42:58.219 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0107 01:42:58.219 tapa.steps.dse:102] 
I0107 01:42:58.499 tapa.steps.common:46] reusing TAPA settings from upstream flows.
W0107 01:42:58.499 tapa.steps.optimize:151] HBM port binding adjustment is enabled. The final binding may be different from hbm_config_sequential.ini
I0107 01:42:58.499 tapa.floorplan:437] generating post-synthesis resource utilization reports
I0107 01:42:58.499 tapa.floorplan:438] this step runs logic synthesis of each task for accurate area info, it may take a while
I0107 01:42:58.503 tapa.floorplan:442] spawn 10 workers for parallel logic synthesis. use --max-parallel-synth-jobs to enable more workers.
D0107 01:42:58.503 tapa.floorplan:408] synthesizing measure_cycle
D0107 01:42:58.503 tapa.floorplan:408] synthesizing gating_net_top
I0107 01:44:26.725 tapa.core:358] Running floorplanning
W0107 01:44:26.727 tapa.task_graph:75] W_down is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 01:44:26.727 tapa.task_graph:75] W_gate is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 01:44:26.727 tapa.task_graph:75] W_up is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 01:44:26.727 tapa.task_graph:75] combined is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 01:44:26.727 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 01:44:26.727 tapa.task_graph:75] top_output is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 01:44:26.727 tapa.task_graph:75] cycle_count is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
D0107 01:44:26.727 tapa.task_graph:157] area of gating_net_top: {'BRAM': 161, 'DSP': 97, 'FF': 5673, 'LUT': 4569, 'URAM': 0}
D0107 01:44:26.727 tapa.task_graph:157] area of measure_cycle: {'BRAM': 1, 'DSP': 0, 'FF': 894, 'LUT': 505, 'URAM': 0}
I0107 01:44:27.858 tapa.floorplan:292] generate new port binding at /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/run-1/run/link_config.ini
I0107 01:44:27.859 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/run-1/run/settings.json`.
I0107 01:44:27.861 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0107 01:44:27.862 tapa.floorplan:77] generate the floorplan constraint at ./work.out/run-1/constraints.tcl
I0107 01:44:27.862 tapa.core:450] top task register level set to 3
I0107 01:44:27.862 tapa.core:454] instrumenting top-level RTL
E0107 01:44:27.863 tapa.verilog.xilinx.module:728] not adding pragma for unknown port 'ap_local_block'
D0107 01:44:27.871 tapa.core:527]   instantiating FIFOs in gating_net
D0107 01:44:27.871 tapa.core:540]     instantiating gating_net.fifo_fin_gating_net[0]
D0107 01:44:27.871 tapa.core:505]   connecting gating_net's children tasks
W0107 01:44:27.871 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0107 01:44:27.871 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0107 01:44:27.871 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
D0107 01:44:27.872 tapa.core:596]   instantiating children tasks in gating_net
D0107 01:44:27.876 tapa.core:669]     pipelined signal: W_down_slr_0 => gating_net_top_0___W_down
D0107 01:44:27.876 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_addr_din` is connected to async_mmap port `W_down.read_addr`
D0107 01:44:27.876 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_addr_full_n` is connected to async_mmap port `W_down.read_addr`
D0107 01:44:27.876 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_addr_write` is connected to async_mmap port `W_down.read_addr`
D0107 01:44:27.876 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_data_s_dout` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.876 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_read_data_peek_dout` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.877 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_data_s_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.877 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_read_data_peek_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.877 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_data_s_read` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.877 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_addr_din` is connected to async_mmap port `W_down.write_addr`
D0107 01:44:27.877 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_addr_full_n` is connected to async_mmap port `W_down.write_addr`
D0107 01:44:27.877 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_addr_write` is connected to async_mmap port `W_down.write_addr`
D0107 01:44:27.877 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_data_din` is connected to async_mmap port `W_down.write_data`
D0107 01:44:27.878 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_data_full_n` is connected to async_mmap port `W_down.write_data`
D0107 01:44:27.878 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_data_write` is connected to async_mmap port `W_down.write_data`
D0107 01:44:27.878 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_resp_s_dout` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.878 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_write_resp_peek_dout` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.878 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_resp_s_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.878 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_write_resp_peek_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.878 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_resp_s_read` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.879 tapa.core:669]     pipelined signal: W_gate_slr_0 => gating_net_top_0___W_gate
D0107 01:44:27.879 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_addr_din` is connected to async_mmap port `W_gate.read_addr`
D0107 01:44:27.879 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_addr_full_n` is connected to async_mmap port `W_gate.read_addr`
D0107 01:44:27.879 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_addr_write` is connected to async_mmap port `W_gate.read_addr`
D0107 01:44:27.879 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_data_s_dout` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.879 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_read_data_peek_dout` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.880 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_data_s_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.880 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_read_data_peek_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.880 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_data_s_read` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.880 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_addr_din` is connected to async_mmap port `W_gate.write_addr`
D0107 01:44:27.880 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_addr_full_n` is connected to async_mmap port `W_gate.write_addr`
D0107 01:44:27.880 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_addr_write` is connected to async_mmap port `W_gate.write_addr`
D0107 01:44:27.880 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_data_din` is connected to async_mmap port `W_gate.write_data`
D0107 01:44:27.881 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_data_full_n` is connected to async_mmap port `W_gate.write_data`
D0107 01:44:27.881 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_data_write` is connected to async_mmap port `W_gate.write_data`
D0107 01:44:27.881 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_resp_s_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.881 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_write_resp_peek_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.881 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_resp_s_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.881 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_write_resp_peek_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.881 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_resp_s_read` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.882 tapa.core:669]     pipelined signal: W_up_slr_0 => gating_net_top_0___W_up
D0107 01:44:27.882 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_addr_din` is connected to async_mmap port `W_up.read_addr`
D0107 01:44:27.882 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_addr_full_n` is connected to async_mmap port `W_up.read_addr`
D0107 01:44:27.882 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_addr_write` is connected to async_mmap port `W_up.read_addr`
D0107 01:44:27.882 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_data_s_dout` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.882 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_read_data_peek_dout` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.883 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_data_s_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.883 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_read_data_peek_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.883 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_data_s_read` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.883 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_addr_din` is connected to async_mmap port `W_up.write_addr`
D0107 01:44:27.883 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_addr_full_n` is connected to async_mmap port `W_up.write_addr`
D0107 01:44:27.883 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_addr_write` is connected to async_mmap port `W_up.write_addr`
D0107 01:44:27.883 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_data_din` is connected to async_mmap port `W_up.write_data`
D0107 01:44:27.884 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_data_full_n` is connected to async_mmap port `W_up.write_data`
D0107 01:44:27.884 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_data_write` is connected to async_mmap port `W_up.write_data`
D0107 01:44:27.884 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_resp_s_dout` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.884 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_write_resp_peek_dout` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.884 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_resp_s_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.884 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_write_resp_peek_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.884 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_resp_s_read` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.885 tapa.core:669]     pipelined signal: combined_slr_0 => gating_net_top_0___combined
D0107 01:44:27.885 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_addr_din` is connected to async_mmap port `combined.read_addr`
D0107 01:44:27.885 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_addr_full_n` is connected to async_mmap port `combined.read_addr`
D0107 01:44:27.885 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_addr_write` is connected to async_mmap port `combined.read_addr`
D0107 01:44:27.885 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_data_s_dout` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.885 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_read_data_peek_dout` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.885 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_data_s_empty_n` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.886 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_read_data_peek_empty_n` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.886 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_data_s_read` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.886 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_addr_din` is connected to async_mmap port `combined.write_addr`
D0107 01:44:27.886 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_addr_full_n` is connected to async_mmap port `combined.write_addr`
D0107 01:44:27.886 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_addr_write` is connected to async_mmap port `combined.write_addr`
D0107 01:44:27.886 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_data_din` is connected to async_mmap port `combined.write_data`
D0107 01:44:27.887 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_data_full_n` is connected to async_mmap port `combined.write_data`
D0107 01:44:27.887 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_data_write` is connected to async_mmap port `combined.write_data`
D0107 01:44:27.887 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_resp_s_dout` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.887 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_write_resp_peek_dout` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.887 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_resp_s_empty_n` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.887 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_write_resp_peek_empty_n` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.887 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_resp_s_read` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.888 tapa.core:669]     pipelined signal: top_input_slr_0 => gating_net_top_0___top_input
D0107 01:44:27.888 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D0107 01:44:27.888 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D0107 01:44:27.888 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D0107 01:44:27.888 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.888 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.889 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.889 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.889 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.889 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D0107 01:44:27.889 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D0107 01:44:27.889 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D0107 01:44:27.889 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_data_din` is connected to async_mmap port `top_input.write_data`
D0107 01:44:27.890 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D0107 01:44:27.890 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_data_write` is connected to async_mmap port `top_input.write_data`
D0107 01:44:27.890 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.890 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.890 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.890 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.890 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.891 tapa.core:669]     pipelined signal: top_output_slr_0 => gating_net_top_0___top_output
D0107 01:44:27.891 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D0107 01:44:27.891 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D0107 01:44:27.891 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D0107 01:44:27.891 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.891 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.891 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.892 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.892 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.892 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D0107 01:44:27.892 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D0107 01:44:27.892 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D0107 01:44:27.892 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_data_din` is connected to async_mmap port `top_output.write_data`
D0107 01:44:27.893 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D0107 01:44:27.893 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_data_write` is connected to async_mmap port `top_output.write_data`
D0107 01:44:27.893 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.893 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.893 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.893 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.893 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.894 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_addr_din` is connected to async_mmap port `W_down.read_addr`
D0107 01:44:27.894 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_addr_full_n` is connected to async_mmap port `W_down.read_addr`
D0107 01:44:27.894 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_addr_write` is connected to async_mmap port `W_down.read_addr`
D0107 01:44:27.894 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_data_s_dout` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.895 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_read_data_peek_dout` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.895 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_data_s_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.895 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_read_data_peek_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.895 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_read_data_s_read` is connected to async_mmap port `W_down.read_data`
D0107 01:44:27.895 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_addr_din` is connected to async_mmap port `W_down.write_addr`
D0107 01:44:27.895 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_addr_full_n` is connected to async_mmap port `W_down.write_addr`
D0107 01:44:27.896 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_addr_write` is connected to async_mmap port `W_down.write_addr`
D0107 01:44:27.896 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_data_din` is connected to async_mmap port `W_down.write_data`
D0107 01:44:27.896 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_data_full_n` is connected to async_mmap port `W_down.write_data`
D0107 01:44:27.896 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_data_write` is connected to async_mmap port `W_down.write_data`
D0107 01:44:27.896 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_resp_s_dout` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.896 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_write_resp_peek_dout` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.896 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_resp_s_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.897 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_down_write_resp_peek_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.897 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_down_write_resp_s_read` is connected to async_mmap port `W_down.write_resp`
D0107 01:44:27.897 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_addr_din` is connected to async_mmap port `W_gate.read_addr`
D0107 01:44:27.897 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_addr_full_n` is connected to async_mmap port `W_gate.read_addr`
D0107 01:44:27.897 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_addr_write` is connected to async_mmap port `W_gate.read_addr`
D0107 01:44:27.897 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_data_s_dout` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.897 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_read_data_peek_dout` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.898 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_data_s_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.898 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_read_data_peek_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.898 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_read_data_s_read` is connected to async_mmap port `W_gate.read_data`
D0107 01:44:27.898 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_addr_din` is connected to async_mmap port `W_gate.write_addr`
D0107 01:44:27.898 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_addr_full_n` is connected to async_mmap port `W_gate.write_addr`
D0107 01:44:27.898 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_addr_write` is connected to async_mmap port `W_gate.write_addr`
D0107 01:44:27.898 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_data_din` is connected to async_mmap port `W_gate.write_data`
D0107 01:44:27.899 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_data_full_n` is connected to async_mmap port `W_gate.write_data`
D0107 01:44:27.899 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_data_write` is connected to async_mmap port `W_gate.write_data`
D0107 01:44:27.899 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_resp_s_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.899 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_write_resp_peek_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.899 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_resp_s_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.899 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_gate_write_resp_peek_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.899 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_gate_write_resp_s_read` is connected to async_mmap port `W_gate.write_resp`
D0107 01:44:27.900 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_addr_din` is connected to async_mmap port `W_up.read_addr`
D0107 01:44:27.900 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_addr_full_n` is connected to async_mmap port `W_up.read_addr`
D0107 01:44:27.900 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_addr_write` is connected to async_mmap port `W_up.read_addr`
D0107 01:44:27.900 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_data_s_dout` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.900 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_read_data_peek_dout` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.900 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_data_s_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.900 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_read_data_peek_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.901 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_read_data_s_read` is connected to async_mmap port `W_up.read_data`
D0107 01:44:27.901 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_addr_din` is connected to async_mmap port `W_up.write_addr`
D0107 01:44:27.901 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_addr_full_n` is connected to async_mmap port `W_up.write_addr`
D0107 01:44:27.901 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_addr_write` is connected to async_mmap port `W_up.write_addr`
D0107 01:44:27.901 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_data_din` is connected to async_mmap port `W_up.write_data`
D0107 01:44:27.901 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_data_full_n` is connected to async_mmap port `W_up.write_data`
D0107 01:44:27.901 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_data_write` is connected to async_mmap port `W_up.write_data`
D0107 01:44:27.902 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_resp_s_dout` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.902 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_write_resp_peek_dout` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.902 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_resp_s_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.902 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.W_up_write_resp_peek_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.902 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.W_up_write_resp_s_read` is connected to async_mmap port `W_up.write_resp`
D0107 01:44:27.902 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_addr_din` is connected to async_mmap port `combined.read_addr`
D0107 01:44:27.903 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_addr_full_n` is connected to async_mmap port `combined.read_addr`
D0107 01:44:27.903 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_addr_write` is connected to async_mmap port `combined.read_addr`
D0107 01:44:27.903 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_data_s_dout` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.903 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_read_data_peek_dout` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.903 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_data_s_empty_n` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.903 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_read_data_peek_empty_n` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.903 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_read_data_s_read` is connected to async_mmap port `combined.read_data`
D0107 01:44:27.904 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_addr_din` is connected to async_mmap port `combined.write_addr`
D0107 01:44:27.904 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_addr_full_n` is connected to async_mmap port `combined.write_addr`
D0107 01:44:27.904 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_addr_write` is connected to async_mmap port `combined.write_addr`
D0107 01:44:27.904 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_data_din` is connected to async_mmap port `combined.write_data`
D0107 01:44:27.904 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_data_full_n` is connected to async_mmap port `combined.write_data`
D0107 01:44:27.904 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_data_write` is connected to async_mmap port `combined.write_data`
D0107 01:44:27.904 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_resp_s_dout` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.905 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_write_resp_peek_dout` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.905 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_resp_s_empty_n` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.905 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.combined_write_resp_peek_empty_n` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.905 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.combined_write_resp_s_read` is connected to async_mmap port `combined.write_resp`
D0107 01:44:27.905 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D0107 01:44:27.906 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D0107 01:44:27.906 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D0107 01:44:27.906 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.906 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.906 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.906 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.906 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D0107 01:44:27.907 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D0107 01:44:27.907 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D0107 01:44:27.907 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D0107 01:44:27.907 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_data_din` is connected to async_mmap port `top_input.write_data`
D0107 01:44:27.907 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D0107 01:44:27.907 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_data_write` is connected to async_mmap port `top_input.write_data`
D0107 01:44:27.907 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.908 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.908 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.908 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.input_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.908 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.input_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D0107 01:44:27.908 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D0107 01:44:27.908 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D0107 01:44:27.908 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D0107 01:44:27.909 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.909 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.909 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.909 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.909 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D0107 01:44:27.909 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D0107 01:44:27.910 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D0107 01:44:27.910 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D0107 01:44:27.910 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_data_din` is connected to async_mmap port `top_output.write_data`
D0107 01:44:27.910 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D0107 01:44:27.910 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_data_write` is connected to async_mmap port `top_output.write_data`
D0107 01:44:27.910 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.910 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.911 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.911 tapa.verilog.xilinx.async_mmap:81] `gating_net_top_0.output_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.911 tapa.verilog.xilinx.async_mmap:71] `gating_net_top_0.output_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D0107 01:44:27.911 tapa.core:669]     pipelined signal: cycle_count_slr_0 => measure_cycle_0___cycle_count
W0107 01:44:27.912 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0107 01:44:27.912 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W0107 01:44:27.912 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0107 01:44:27.912 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W0107 01:44:27.912 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W0107 01:44:27.912 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
D0107 01:44:27.912 tapa.core:850] Set the address width of async_mmap to 64
I0107 01:44:28.092 tapa.core:463] generating report
I0107 01:44:28.096 tapa.core:471] writing generated auxiliary RTL files
I0107 01:44:28.096 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/run-1/run/settings.json`.
I0107 01:44:28.098 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0107 01:44:28.098 tapa.core:479] packaging RTL code
D0107 01:44:28.098 tapa.verilog.xilinx:70] RTL ports of gating_net:
D0107 01:44:28.098 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_input, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0107 01:44:28.098 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_up, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0107 01:44:28.098 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_gate, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0107 01:44:28.098 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_down, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0107 01:44:28.098 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: combined, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0107 01:44:28.098 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_output, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D0107 01:44:28.098 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: cycle_count, ctype: int*, width: 32, chan_count: None, chan_size: None
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_add_32ns_32ns_32_1_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_add_32s_32ns_32_1_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_add_9ns_9ns_9_1_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_col_W_up_RAM_AUTO_1R1W.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_exp_17_17_s.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_exp_17_17_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_exp_17_17_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_flow_control_loop_pipe_sequential_init.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_2.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_3.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_7.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_8.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_clear_input_cache.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_compute_combined_compute_combined_k.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_compute_down_VITIS_LOOP_311_3.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_read_input.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_write_combined_col.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_gating_net_top_Pipeline_write_output.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_input_cache_RAM_AUTO_1R1W.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_mac_muladd_16s_16s_16ns_16_4_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_mul_mul_16s_16s_16_4_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_mul_mul_16s_16s_32_4_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_sdiv_17s_18ns_16_21_seq_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net_top_sub_512ns_512ns_512_2_1.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: measure_cycle.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: measure_cycle_cycle_count_m_axi.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: measure_cycle_flow_control_loop_pipe_sequential_init.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: measure_cycle_measure_cycle_Pipeline_measure_cycle_loop.v
D0107 01:44:28.100 haoda.backend.xilinx:163] packing: gating_net.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: gating_net_control_s_axi.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: arbiter.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: async_mmap.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: axi_pipeline.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: axi_crossbar_addr.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: axi_crossbar_rd.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: axi_crossbar_wr.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: axi_crossbar.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: axi_register_rd.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: axi_register_wr.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: detect_burst.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: fifo.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: fifo_bram.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: fifo_fwd.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: fifo_srl.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: generate_last.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: priority_encoder.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: relay_station.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_3.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_4.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: gating_net_fsm.v
D0107 01:44:28.101 haoda.backend.xilinx:163] packing: gating_net_inner.v
I0107 01:44:56.694 tapa.core:487] packaging HLS report
D0107 01:44:56.698 tapa.core:492]   packing report/exp_17_17_s_csynth.xml
D0107 01:44:56.699 tapa.core:492]   packing report/gating_net_top_Pipeline_2_csynth.xml
D0107 01:44:56.700 tapa.core:492]   packing report/gating_net_top_Pipeline_3_csynth.xml
D0107 01:44:56.701 tapa.core:492]   packing report/gating_net_top_Pipeline_7_csynth.xml
D0107 01:44:56.702 tapa.core:492]   packing report/gating_net_top_Pipeline_8_csynth.xml
D0107 01:44:56.703 tapa.core:492]   packing report/gating_net_top_Pipeline_clear_input_cache_csynth.xml
D0107 01:44:56.703 tapa.core:492]   packing report/gating_net_top_Pipeline_compute_combined_compute_combined_k_csynth.xml
D0107 01:44:56.704 tapa.core:492]   packing report/gating_net_top_Pipeline_compute_down_VITIS_LOOP_311_3_csynth.xml
D0107 01:44:56.705 tapa.core:492]   packing report/gating_net_top_Pipeline_read_input_csynth.xml
D0107 01:44:56.706 tapa.core:492]   packing report/gating_net_top_Pipeline_write_combined_col_csynth.xml
D0107 01:44:56.706 tapa.core:492]   packing report/gating_net_top_Pipeline_write_output_csynth.xml
D0107 01:44:56.707 tapa.core:492]   packing report/gating_net_top_csynth.xml
D0107 01:44:56.708 tapa.core:492]   packing report/measure_cycle_Pipeline_measure_cycle_loop_csynth.xml
D0107 01:44:56.709 tapa.core:492]   packing report/measure_cycle_csynth.xml
D0107 01:44:56.709 tapa.core:492]   packing report/gating_net_csynth.xml
I0107 01:44:56.759 tapa.core:495] generated the v++ xo file at ./work.out/run-1/design-point.xo
I0107 01:44:56.760 tapa.bitstream:73] use the original connectivity configuration at /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/hbm_config_sequential.ini in the v++ script
I0107 01:44:56.760 tapa.steps.pack:61] generate the v++ script at ./work.out/run-1/generate-bitstream.sh
