Analysis & Synthesis report for completeDataPath
Thu Oct 20 01:42:53 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated
 14. Parameter Settings for User Entity Instance: mux2:adress_mux
 15. Parameter Settings for User Entity Instance: memory:RAM|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: mux3:rf_data_mux
 17. Parameter Settings for User Entity Instance: mux4:rf_in_sel
 18. Parameter Settings for User Entity Instance: registerBank:RF|mux2:r7_mux
 19. Parameter Settings for User Entity Instance: registerBank:RF|mux8:muxA
 20. Parameter Settings for User Entity Instance: registerBank:RF|mux8:muxb
 21. Parameter Settings for User Entity Instance: mux2:RB_B_mux
 22. Parameter Settings for User Entity Instance: mux2:RF_to_regA_mux
 23. Parameter Settings for User Entity Instance: mux2:regA_regB_mem_data_in
 24. Parameter Settings for User Entity Instance: mux4:alu_A_mux
 25. Parameter Settings for User Entity Instance: mux4:alu_B_mux
 26. Parameter Settings for User Entity Instance: mux2:pc_mux_1
 27. Parameter Settings for User Entity Instance: mux2:pc_mux_2
 28. Parameter Settings for User Entity Instance: counter:count|lpm_counter:LPM_COUNTER_component
 29. Parameter Settings for User Entity Instance: mux8:cntr_mux
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "alu:ALU_1|subtractor_16bit:sub1"
 32. Port Connectivity Checks: "alu:ALU_1|adder_16bit:add1|adder_4bit:adder5"
 33. Port Connectivity Checks: "mux4:alu_B_mux"
 34. Port Connectivity Checks: "mux4:alu_A_mux"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 20 01:42:53 2016           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; completeDataPath                                ;
; Top-level Entity Name              ; completeDataPath                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 639                                             ;
;     Total combinational functions  ; 527                                             ;
;     Dedicated logic registers      ; 229                                             ;
; Total registers                    ; 229                                             ;
; Total pins                         ; 38                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; completeDataPath   ; completeDataPath   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd                ;         ;
; mux8.vhd                         ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux8.vhd               ;         ;
; mux4.vhd                         ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux4.vhd               ;         ;
; mux3.vhd                         ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux3.vhd               ;         ;
; mux2.vhd                         ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux2.vhd               ;         ;
; subtractor_16bit.vhd             ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/subtractor_16bit.vhd   ;         ;
; sign_extender_9bit.vhd           ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_9bit.vhd ;         ;
; sign_extender_6bit.vhd           ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_6bit.vhd ;         ;
; registerBank.vhd                 ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd       ;         ;
; register16.vhd                   ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register16.vhd         ;         ;
; register_1bit.vhd                ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register_1bit.vhd      ;         ;
; nand_logic.vhd                   ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/nand_logic.vhd         ;         ;
; memory.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd             ;         ;
; LH.vhd                           ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/LH.vhd                 ;         ;
; decoder.vhd                      ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/decoder.vhd            ;         ;
; datapathComponents.vhd           ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/datapathComponents.vhd ;         ;
; components_RB.vhd                ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/components_RB.vhd      ;         ;
; completeDataPath.vhd             ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd   ;         ;
; adder_16bit.vhd                  ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd        ;         ;
; adder_4bit.vhd                   ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd         ;         ;
; adder_1bit.vhd                   ; yes             ; User VHDL File               ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_1bit.vhd         ;         ;
; counter.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_rfr3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                       ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                            ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc               ;         ;
; db/cntr_2si.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/cntr_2si.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 639         ;
;                                             ;             ;
; Total combinational functions               ; 527         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 347         ;
;     -- 3 input functions                    ; 118         ;
;     -- <=2 input functions                  ; 62          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 525         ;
;     -- arithmetic mode                      ; 2           ;
;                                             ;             ;
; Total registers                             ; 229         ;
;     -- Dedicated logic registers            ; 229         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 38          ;
; Total memory bits                           ; 1024        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 245         ;
; Total fan-out                               ; 2887        ;
; Average fan-out                             ; 3.40        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Entity Name      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+------------------+--------------+
; |completeDataPath                         ; 527 (5)           ; 229 (0)      ; 1024        ; 0            ; 0       ; 0         ; 38   ; 0            ; |completeDataPath                                                                           ; completeDataPath ; work         ;
;    |alu:ALU_1|                            ; 103 (22)          ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1                                                                 ; alu              ; work         ;
;       |adder_16bit:add1|                  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1                                                ; adder_16bit      ; work         ;
;          |adder_4bit:adder5|              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5                              ; adder_4bit       ; work         ;
;             |adder_1bit:adder1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder1            ; adder_1bit       ; work         ;
;             |adder_1bit:adder2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder2            ; adder_1bit       ; work         ;
;             |adder_1bit:adder3|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder3            ; adder_1bit       ; work         ;
;             |adder_1bit:adder4|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder4            ; adder_1bit       ; work         ;
;          |adder_4bit:adder6|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6                              ; adder_4bit       ; work         ;
;             |adder_1bit:adder1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder1            ; adder_1bit       ; work         ;
;             |adder_1bit:adder2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder2            ; adder_1bit       ; work         ;
;             |adder_1bit:adder3|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder3            ; adder_1bit       ; work         ;
;             |adder_1bit:adder4|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder4            ; adder_1bit       ; work         ;
;          |adder_4bit:adder7|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7                              ; adder_4bit       ; work         ;
;             |adder_1bit:adder1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder1            ; adder_1bit       ; work         ;
;             |adder_1bit:adder2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder2            ; adder_1bit       ; work         ;
;             |adder_1bit:adder3|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder3            ; adder_1bit       ; work         ;
;             |adder_1bit:adder4|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder4            ; adder_1bit       ; work         ;
;          |adder_4bit:adder8|              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8                              ; adder_4bit       ; work         ;
;             |adder_1bit:adder1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder1            ; adder_1bit       ; work         ;
;             |adder_1bit:adder2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder2            ; adder_1bit       ; work         ;
;             |adder_1bit:adder3|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder3            ; adder_1bit       ; work         ;
;             |adder_1bit:adder4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder4            ; adder_1bit       ; work         ;
;       |register_1bit:reg1|                ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|register_1bit:reg1                                              ; register_1bit    ; work         ;
;       |register_1bit:reg2|                ; 38 (38)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|register_1bit:reg2                                              ; register_1bit    ; work         ;
;       |subtractor_16bit:sub1|             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|alu:ALU_1|subtractor_16bit:sub1                                           ; subtractor_16bit ; work         ;
;    |counter:count|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|counter:count                                                             ; counter          ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|counter:count|lpm_counter:LPM_COUNTER_component                           ; lpm_counter      ; work         ;
;          |cntr_2si:auto_generated|        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|counter:count|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated   ; cntr_2si         ; work         ;
;    |memory:RAM|                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|memory:RAM                                                                ; memory           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|memory:RAM|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;          |altsyncram_rfr3:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated ; altsyncram_rfr3  ; work         ;
;    |mux2:RB_B_mux|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux2:RB_B_mux                                                             ; mux2             ; work         ;
;    |mux2:adress_mux|                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux2:adress_mux                                                           ; mux2             ; work         ;
;    |mux2:regA_regB_mem_data_in|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux2:regA_regB_mem_data_in                                                ; mux2             ; work         ;
;    |mux3:rf_data_mux|                     ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux3:rf_data_mux                                                          ; mux3             ; work         ;
;    |mux4:alu_A_mux|                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux4:alu_A_mux                                                            ; mux4             ; work         ;
;    |mux4:alu_B_mux|                       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux4:alu_B_mux                                                            ; mux4             ; work         ;
;    |mux4:rf_in_sel|                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux4:rf_in_sel                                                            ; mux4             ; work         ;
;    |mux8:cntr_mux|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|mux8:cntr_mux                                                             ; mux8             ; work         ;
;    |register16:ALU_register|              ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|register16:ALU_register                                                   ; register16       ; work         ;
;    |register16:IR|                        ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|register16:IR                                                             ; register16       ; work         ;
;    |register16:Memory_data|               ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|register16:Memory_data                                                    ; register16       ; work         ;
;    |register16:PC|                        ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|register16:PC                                                             ; register16       ; work         ;
;    |register16:Register_A|                ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|register16:Register_A                                                     ; register16       ; work         ;
;    |register16:Register_B|                ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|register16:Register_B                                                     ; register16       ; work         ;
;    |registerBank:RF|                      ; 221 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF                                                           ; registerBank     ; work         ;
;       |mux8:muxA|                         ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|mux8:muxA                                                 ; mux8             ; work         ;
;       |mux8:muxb|                         ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|mux8:muxb                                                 ; mux8             ; work         ;
;       |register16:register0|              ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register0                                      ; register16       ; work         ;
;       |register16:register1|              ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register1                                      ; register16       ; work         ;
;       |register16:register2|              ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register2                                      ; register16       ; work         ;
;       |register16:register3|              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register3                                      ; register16       ; work         ;
;       |register16:register4|              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register4                                      ; register16       ; work         ;
;       |register16:register5|              ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register5                                      ; register16       ; work         ;
;       |register16:register6|              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register6                                      ; register16       ; work         ;
;       |register16:register7|              ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |completeDataPath|registerBank:RF|register16:register7                                      ; register16       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 64           ; 16           ; --           ; --           ; 1024 ; None ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; LPM_COUNTER  ; 16.0    ; N/A          ; N/A          ; |completeDataPath|counter:count ; counter.vhd     ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |completeDataPath|memory:RAM    ; memory.vhd      ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+-----------------------------------------------+--------------------------------------------------------------+
; Register name                                 ; Reason for Removal                                           ;
+-----------------------------------------------+--------------------------------------------------------------+
; register16:IR|data[12]                        ; Merged with register16:IR|dataOut[12]                        ;
; alu:ALU_1|register_1bit:reg1|dataOut          ; Merged with alu:ALU_1|register_1bit:reg1|data                ;
; register16:IR|data[1]                         ; Merged with register16:IR|dataOut[1]                         ;
; register16:IR|data[0]                         ; Merged with register16:IR|dataOut[0]                         ;
; alu:ALU_1|register_1bit:reg2|dataOut          ; Merged with alu:ALU_1|register_1bit:reg2|data                ;
; register16:PC|data[0]                         ; Merged with register16:PC|dataOut[0]                         ;
; register16:Register_A|data[0]                 ; Merged with register16:Register_A|dataOut[0]                 ;
; register16:Register_B|data[0]                 ; Merged with register16:Register_B|dataOut[0]                 ;
; register16:Register_B|data[1]                 ; Merged with register16:Register_B|dataOut[1]                 ;
; register16:PC|data[1]                         ; Merged with register16:PC|dataOut[1]                         ;
; register16:Register_A|data[1]                 ; Merged with register16:Register_A|dataOut[1]                 ;
; register16:Register_B|data[2]                 ; Merged with register16:Register_B|dataOut[2]                 ;
; register16:IR|data[2]                         ; Merged with register16:IR|dataOut[2]                         ;
; register16:PC|data[2]                         ; Merged with register16:PC|dataOut[2]                         ;
; register16:Register_A|data[2]                 ; Merged with register16:Register_A|dataOut[2]                 ;
; register16:Register_B|data[3]                 ; Merged with register16:Register_B|dataOut[3]                 ;
; register16:IR|data[3]                         ; Merged with register16:IR|dataOut[3]                         ;
; register16:PC|data[3]                         ; Merged with register16:PC|dataOut[3]                         ;
; register16:Register_A|data[3]                 ; Merged with register16:Register_A|dataOut[3]                 ;
; register16:Register_B|data[4]                 ; Merged with register16:Register_B|dataOut[4]                 ;
; register16:IR|data[4]                         ; Merged with register16:IR|dataOut[4]                         ;
; register16:PC|data[4]                         ; Merged with register16:PC|dataOut[4]                         ;
; register16:Register_A|data[4]                 ; Merged with register16:Register_A|dataOut[4]                 ;
; register16:IR|data[5]                         ; Merged with register16:IR|dataOut[5]                         ;
; register16:PC|data[5]                         ; Merged with register16:PC|dataOut[5]                         ;
; register16:Register_A|data[5]                 ; Merged with register16:Register_A|dataOut[5]                 ;
; register16:IR|data[6]                         ; Merged with register16:IR|dataOut[6]                         ;
; register16:PC|data[6]                         ; Merged with register16:PC|dataOut[6]                         ;
; register16:Register_A|data[6]                 ; Merged with register16:Register_A|dataOut[6]                 ;
; register16:IR|data[7]                         ; Merged with register16:IR|dataOut[7]                         ;
; register16:PC|data[7]                         ; Merged with register16:PC|dataOut[7]                         ;
; register16:Register_A|data[7]                 ; Merged with register16:Register_A|dataOut[7]                 ;
; register16:IR|data[8]                         ; Merged with register16:IR|dataOut[8]                         ;
; register16:PC|data[8]                         ; Merged with register16:PC|dataOut[8]                         ;
; register16:Register_A|data[8]                 ; Merged with register16:Register_A|dataOut[8]                 ;
; register16:Register_B|data[9]                 ; Merged with register16:Register_B|dataOut[9]                 ;
; register16:PC|data[9]                         ; Merged with register16:PC|dataOut[9]                         ;
; register16:Register_A|data[9]                 ; Merged with register16:Register_A|dataOut[9]                 ;
; register16:PC|data[10]                        ; Merged with register16:PC|dataOut[10]                        ;
; register16:Register_A|data[10]                ; Merged with register16:Register_A|dataOut[10]                ;
; register16:PC|data[11]                        ; Merged with register16:PC|dataOut[11]                        ;
; register16:Register_A|data[11]                ; Merged with register16:Register_A|dataOut[11]                ;
; register16:PC|data[12]                        ; Merged with register16:PC|dataOut[12]                        ;
; register16:Register_A|data[12]                ; Merged with register16:Register_A|dataOut[12]                ;
; register16:Register_A|data[13]                ; Merged with register16:Register_A|dataOut[13]                ;
; register16:Register_A|data[14]                ; Merged with register16:Register_A|dataOut[14]                ;
; register16:ALU_register|data[0]               ; Merged with register16:ALU_register|dataOut[0]               ;
; register16:ALU_register|data[1]               ; Merged with register16:ALU_register|dataOut[1]               ;
; register16:ALU_register|data[2]               ; Merged with register16:ALU_register|dataOut[2]               ;
; register16:ALU_register|data[3]               ; Merged with register16:ALU_register|dataOut[3]               ;
; register16:ALU_register|data[4]               ; Merged with register16:ALU_register|dataOut[4]               ;
; register16:ALU_register|data[5]               ; Merged with register16:ALU_register|dataOut[5]               ;
; register16:Memory_data|data[0]                ; Merged with register16:Memory_data|dataOut[0]                ;
; registerBank:RF|register16:register0|data[0]  ; Merged with registerBank:RF|register16:register0|dataOut[0]  ;
; registerBank:RF|register16:register1|data[0]  ; Merged with registerBank:RF|register16:register1|dataOut[0]  ;
; registerBank:RF|register16:register2|data[0]  ; Merged with registerBank:RF|register16:register2|dataOut[0]  ;
; registerBank:RF|register16:register3|data[0]  ; Merged with registerBank:RF|register16:register3|dataOut[0]  ;
; registerBank:RF|register16:register4|data[0]  ; Merged with registerBank:RF|register16:register4|dataOut[0]  ;
; registerBank:RF|register16:register5|data[0]  ; Merged with registerBank:RF|register16:register5|dataOut[0]  ;
; registerBank:RF|register16:register6|data[0]  ; Merged with registerBank:RF|register16:register6|dataOut[0]  ;
; registerBank:RF|register16:register7|data[0]  ; Merged with registerBank:RF|register16:register7|dataOut[0]  ;
; registerBank:RF|register16:register0|data[1]  ; Merged with registerBank:RF|register16:register0|dataOut[1]  ;
; registerBank:RF|register16:register1|data[1]  ; Merged with registerBank:RF|register16:register1|dataOut[1]  ;
; registerBank:RF|register16:register2|data[1]  ; Merged with registerBank:RF|register16:register2|dataOut[1]  ;
; registerBank:RF|register16:register3|data[1]  ; Merged with registerBank:RF|register16:register3|dataOut[1]  ;
; registerBank:RF|register16:register4|data[1]  ; Merged with registerBank:RF|register16:register4|dataOut[1]  ;
; registerBank:RF|register16:register5|data[1]  ; Merged with registerBank:RF|register16:register5|dataOut[1]  ;
; registerBank:RF|register16:register6|data[1]  ; Merged with registerBank:RF|register16:register6|dataOut[1]  ;
; registerBank:RF|register16:register7|data[1]  ; Merged with registerBank:RF|register16:register7|dataOut[1]  ;
; register16:Memory_data|data[1]                ; Merged with register16:Memory_data|dataOut[1]                ;
; registerBank:RF|register16:register0|data[2]  ; Merged with registerBank:RF|register16:register0|dataOut[2]  ;
; registerBank:RF|register16:register1|data[2]  ; Merged with registerBank:RF|register16:register1|dataOut[2]  ;
; registerBank:RF|register16:register2|data[2]  ; Merged with registerBank:RF|register16:register2|dataOut[2]  ;
; registerBank:RF|register16:register3|data[2]  ; Merged with registerBank:RF|register16:register3|dataOut[2]  ;
; registerBank:RF|register16:register4|data[2]  ; Merged with registerBank:RF|register16:register4|dataOut[2]  ;
; registerBank:RF|register16:register5|data[2]  ; Merged with registerBank:RF|register16:register5|dataOut[2]  ;
; registerBank:RF|register16:register6|data[2]  ; Merged with registerBank:RF|register16:register6|dataOut[2]  ;
; registerBank:RF|register16:register7|data[2]  ; Merged with registerBank:RF|register16:register7|dataOut[2]  ;
; register16:Memory_data|data[2]                ; Merged with register16:Memory_data|dataOut[2]                ;
; registerBank:RF|register16:register0|data[3]  ; Merged with registerBank:RF|register16:register0|dataOut[3]  ;
; registerBank:RF|register16:register1|data[3]  ; Merged with registerBank:RF|register16:register1|dataOut[3]  ;
; registerBank:RF|register16:register2|data[3]  ; Merged with registerBank:RF|register16:register2|dataOut[3]  ;
; registerBank:RF|register16:register3|data[3]  ; Merged with registerBank:RF|register16:register3|dataOut[3]  ;
; registerBank:RF|register16:register4|data[3]  ; Merged with registerBank:RF|register16:register4|dataOut[3]  ;
; registerBank:RF|register16:register5|data[3]  ; Merged with registerBank:RF|register16:register5|dataOut[3]  ;
; registerBank:RF|register16:register6|data[3]  ; Merged with registerBank:RF|register16:register6|dataOut[3]  ;
; registerBank:RF|register16:register7|data[3]  ; Merged with registerBank:RF|register16:register7|dataOut[3]  ;
; register16:Memory_data|data[3]                ; Merged with register16:Memory_data|dataOut[3]                ;
; registerBank:RF|register16:register0|data[4]  ; Merged with registerBank:RF|register16:register0|dataOut[4]  ;
; registerBank:RF|register16:register1|data[4]  ; Merged with registerBank:RF|register16:register1|dataOut[4]  ;
; registerBank:RF|register16:register2|data[4]  ; Merged with registerBank:RF|register16:register2|dataOut[4]  ;
; registerBank:RF|register16:register3|data[4]  ; Merged with registerBank:RF|register16:register3|dataOut[4]  ;
; registerBank:RF|register16:register4|data[4]  ; Merged with registerBank:RF|register16:register4|dataOut[4]  ;
; registerBank:RF|register16:register5|data[4]  ; Merged with registerBank:RF|register16:register5|dataOut[4]  ;
; registerBank:RF|register16:register6|data[4]  ; Merged with registerBank:RF|register16:register6|dataOut[4]  ;
; registerBank:RF|register16:register7|data[4]  ; Merged with registerBank:RF|register16:register7|dataOut[4]  ;
; register16:Memory_data|data[4]                ; Merged with register16:Memory_data|dataOut[4]                ;
; registerBank:RF|register16:register0|data[5]  ; Merged with registerBank:RF|register16:register0|dataOut[5]  ;
; registerBank:RF|register16:register1|data[5]  ; Merged with registerBank:RF|register16:register1|dataOut[5]  ;
; registerBank:RF|register16:register2|data[5]  ; Merged with registerBank:RF|register16:register2|dataOut[5]  ;
; registerBank:RF|register16:register3|data[5]  ; Merged with registerBank:RF|register16:register3|dataOut[5]  ;
; registerBank:RF|register16:register4|data[5]  ; Merged with registerBank:RF|register16:register4|dataOut[5]  ;
; registerBank:RF|register16:register5|data[5]  ; Merged with registerBank:RF|register16:register5|dataOut[5]  ;
; registerBank:RF|register16:register6|data[5]  ; Merged with registerBank:RF|register16:register6|dataOut[5]  ;
; registerBank:RF|register16:register7|data[5]  ; Merged with registerBank:RF|register16:register7|dataOut[5]  ;
; register16:Memory_data|data[5]                ; Merged with register16:Memory_data|dataOut[5]                ;
; registerBank:RF|register16:register0|data[6]  ; Merged with registerBank:RF|register16:register0|dataOut[6]  ;
; registerBank:RF|register16:register1|data[6]  ; Merged with registerBank:RF|register16:register1|dataOut[6]  ;
; registerBank:RF|register16:register2|data[6]  ; Merged with registerBank:RF|register16:register2|dataOut[6]  ;
; registerBank:RF|register16:register3|data[6]  ; Merged with registerBank:RF|register16:register3|dataOut[6]  ;
; registerBank:RF|register16:register4|data[6]  ; Merged with registerBank:RF|register16:register4|dataOut[6]  ;
; registerBank:RF|register16:register5|data[6]  ; Merged with registerBank:RF|register16:register5|dataOut[6]  ;
; registerBank:RF|register16:register6|data[6]  ; Merged with registerBank:RF|register16:register6|dataOut[6]  ;
; registerBank:RF|register16:register7|data[6]  ; Merged with registerBank:RF|register16:register7|dataOut[6]  ;
; register16:ALU_register|data[6]               ; Merged with register16:ALU_register|dataOut[6]               ;
; register16:Memory_data|data[6]                ; Merged with register16:Memory_data|dataOut[6]                ;
; registerBank:RF|register16:register0|data[7]  ; Merged with registerBank:RF|register16:register0|dataOut[7]  ;
; registerBank:RF|register16:register1|data[7]  ; Merged with registerBank:RF|register16:register1|dataOut[7]  ;
; registerBank:RF|register16:register2|data[7]  ; Merged with registerBank:RF|register16:register2|dataOut[7]  ;
; registerBank:RF|register16:register3|data[7]  ; Merged with registerBank:RF|register16:register3|dataOut[7]  ;
; registerBank:RF|register16:register4|data[7]  ; Merged with registerBank:RF|register16:register4|dataOut[7]  ;
; registerBank:RF|register16:register5|data[7]  ; Merged with registerBank:RF|register16:register5|dataOut[7]  ;
; registerBank:RF|register16:register6|data[7]  ; Merged with registerBank:RF|register16:register6|dataOut[7]  ;
; registerBank:RF|register16:register7|data[7]  ; Merged with registerBank:RF|register16:register7|dataOut[7]  ;
; register16:ALU_register|data[7]               ; Merged with register16:ALU_register|dataOut[7]               ;
; register16:Memory_data|data[7]                ; Merged with register16:Memory_data|dataOut[7]                ;
; registerBank:RF|register16:register0|data[8]  ; Merged with registerBank:RF|register16:register0|dataOut[8]  ;
; registerBank:RF|register16:register1|data[8]  ; Merged with registerBank:RF|register16:register1|dataOut[8]  ;
; registerBank:RF|register16:register2|data[8]  ; Merged with registerBank:RF|register16:register2|dataOut[8]  ;
; registerBank:RF|register16:register3|data[8]  ; Merged with registerBank:RF|register16:register3|dataOut[8]  ;
; registerBank:RF|register16:register4|data[8]  ; Merged with registerBank:RF|register16:register4|dataOut[8]  ;
; registerBank:RF|register16:register5|data[8]  ; Merged with registerBank:RF|register16:register5|dataOut[8]  ;
; registerBank:RF|register16:register6|data[8]  ; Merged with registerBank:RF|register16:register6|dataOut[8]  ;
; registerBank:RF|register16:register7|data[8]  ; Merged with registerBank:RF|register16:register7|dataOut[8]  ;
; register16:ALU_register|data[8]               ; Merged with register16:ALU_register|dataOut[8]               ;
; register16:Memory_data|data[8]                ; Merged with register16:Memory_data|dataOut[8]                ;
; registerBank:RF|register16:register0|data[9]  ; Merged with registerBank:RF|register16:register0|dataOut[9]  ;
; registerBank:RF|register16:register1|data[9]  ; Merged with registerBank:RF|register16:register1|dataOut[9]  ;
; registerBank:RF|register16:register2|data[9]  ; Merged with registerBank:RF|register16:register2|dataOut[9]  ;
; registerBank:RF|register16:register3|data[9]  ; Merged with registerBank:RF|register16:register3|dataOut[9]  ;
; registerBank:RF|register16:register4|data[9]  ; Merged with registerBank:RF|register16:register4|dataOut[9]  ;
; registerBank:RF|register16:register5|data[9]  ; Merged with registerBank:RF|register16:register5|dataOut[9]  ;
; registerBank:RF|register16:register6|data[9]  ; Merged with registerBank:RF|register16:register6|dataOut[9]  ;
; registerBank:RF|register16:register7|data[9]  ; Merged with registerBank:RF|register16:register7|dataOut[9]  ;
; register16:ALU_register|data[9]               ; Merged with register16:ALU_register|dataOut[9]               ;
; register16:Memory_data|data[9]                ; Merged with register16:Memory_data|dataOut[9]                ;
; registerBank:RF|register16:register0|data[10] ; Merged with registerBank:RF|register16:register0|dataOut[10] ;
; registerBank:RF|register16:register1|data[10] ; Merged with registerBank:RF|register16:register1|dataOut[10] ;
; registerBank:RF|register16:register2|data[10] ; Merged with registerBank:RF|register16:register2|dataOut[10] ;
; registerBank:RF|register16:register3|data[10] ; Merged with registerBank:RF|register16:register3|dataOut[10] ;
; registerBank:RF|register16:register4|data[10] ; Merged with registerBank:RF|register16:register4|dataOut[10] ;
; registerBank:RF|register16:register5|data[10] ; Merged with registerBank:RF|register16:register5|dataOut[10] ;
; registerBank:RF|register16:register6|data[10] ; Merged with registerBank:RF|register16:register6|dataOut[10] ;
; register16:ALU_register|data[10]              ; Merged with register16:ALU_register|dataOut[10]              ;
; registerBank:RF|register16:register0|data[11] ; Merged with registerBank:RF|register16:register0|dataOut[11] ;
; registerBank:RF|register16:register1|data[11] ; Merged with registerBank:RF|register16:register1|dataOut[11] ;
; registerBank:RF|register16:register2|data[11] ; Merged with registerBank:RF|register16:register2|dataOut[11] ;
; registerBank:RF|register16:register3|data[11] ; Merged with registerBank:RF|register16:register3|dataOut[11] ;
; registerBank:RF|register16:register4|data[11] ; Merged with registerBank:RF|register16:register4|dataOut[11] ;
; registerBank:RF|register16:register5|data[11] ; Merged with registerBank:RF|register16:register5|dataOut[11] ;
; registerBank:RF|register16:register6|data[11] ; Merged with registerBank:RF|register16:register6|dataOut[11] ;
; register16:ALU_register|data[11]              ; Merged with register16:ALU_register|dataOut[11]              ;
; register16:ALU_register|data[12]              ; Merged with register16:ALU_register|dataOut[12]              ;
; register16:ALU_register|data[13]              ; Merged with register16:ALU_register|dataOut[13]              ;
; register16:ALU_register|data[14]              ; Merged with register16:ALU_register|dataOut[14]              ;
; register16:ALU_register|data[15]              ; Merged with register16:ALU_register|dataOut[15]              ;
; register16:IR|data[13]                        ; Merged with register16:IR|dataOut[13]                        ;
; register16:IR|data[14]                        ; Merged with register16:IR|dataOut[14]                        ;
; register16:IR|data[15]                        ; Merged with register16:IR|dataOut[15]                        ;
; register16:IR|data[9]                         ; Merged with register16:IR|dataOut[9]                         ;
; register16:IR|data[10]                        ; Merged with register16:IR|dataOut[10]                        ;
; register16:IR|data[11]                        ; Merged with register16:IR|dataOut[11]                        ;
; register16:Memory_data|data[10]               ; Merged with register16:Memory_data|dataOut[10]               ;
; register16:Memory_data|data[11]               ; Merged with register16:Memory_data|dataOut[11]               ;
; register16:Memory_data|data[12]               ; Merged with register16:Memory_data|dataOut[12]               ;
; register16:Memory_data|data[13]               ; Merged with register16:Memory_data|dataOut[13]               ;
; register16:Memory_data|data[14]               ; Merged with register16:Memory_data|dataOut[14]               ;
; register16:Memory_data|data[15]               ; Merged with register16:Memory_data|dataOut[15]               ;
; register16:Register_B|data[5]                 ; Merged with register16:Register_B|dataOut[5]                 ;
; register16:Register_B|data[6]                 ; Merged with register16:Register_B|dataOut[6]                 ;
; register16:Register_B|data[7]                 ; Merged with register16:Register_B|dataOut[7]                 ;
; register16:Register_B|data[8]                 ; Merged with register16:Register_B|dataOut[8]                 ;
; register16:Register_B|data[10]                ; Merged with register16:Register_B|dataOut[10]                ;
; register16:Register_B|data[11]                ; Merged with register16:Register_B|dataOut[11]                ;
; register16:PC|data[13]                        ; Merged with register16:PC|dataOut[13]                        ;
; register16:PC|data[14]                        ; Merged with register16:PC|dataOut[14]                        ;
; register16:PC|data[15]                        ; Merged with register16:PC|dataOut[15]                        ;
; register16:Register_A|data[15]                ; Merged with register16:Register_A|dataOut[15]                ;
; registerBank:RF|register16:register7|data[10] ; Merged with registerBank:RF|register16:register7|dataOut[10] ;
; registerBank:RF|register16:register7|data[11] ; Merged with registerBank:RF|register16:register7|dataOut[11] ;
; registerBank:RF|register16:register0|data[12] ; Merged with registerBank:RF|register16:register0|dataOut[12] ;
; registerBank:RF|register16:register1|data[12] ; Merged with registerBank:RF|register16:register1|dataOut[12] ;
; registerBank:RF|register16:register2|data[12] ; Merged with registerBank:RF|register16:register2|dataOut[12] ;
; registerBank:RF|register16:register3|data[12] ; Merged with registerBank:RF|register16:register3|dataOut[12] ;
; registerBank:RF|register16:register4|data[12] ; Merged with registerBank:RF|register16:register4|dataOut[12] ;
; registerBank:RF|register16:register5|data[12] ; Merged with registerBank:RF|register16:register5|dataOut[12] ;
; registerBank:RF|register16:register6|data[12] ; Merged with registerBank:RF|register16:register6|dataOut[12] ;
; registerBank:RF|register16:register7|data[12] ; Merged with registerBank:RF|register16:register7|dataOut[12] ;
; registerBank:RF|register16:register0|data[13] ; Merged with registerBank:RF|register16:register0|dataOut[13] ;
; registerBank:RF|register16:register1|data[13] ; Merged with registerBank:RF|register16:register1|dataOut[13] ;
; registerBank:RF|register16:register2|data[13] ; Merged with registerBank:RF|register16:register2|dataOut[13] ;
; registerBank:RF|register16:register3|data[13] ; Merged with registerBank:RF|register16:register3|dataOut[13] ;
; registerBank:RF|register16:register4|data[13] ; Merged with registerBank:RF|register16:register4|dataOut[13] ;
; registerBank:RF|register16:register5|data[13] ; Merged with registerBank:RF|register16:register5|dataOut[13] ;
; registerBank:RF|register16:register6|data[13] ; Merged with registerBank:RF|register16:register6|dataOut[13] ;
; registerBank:RF|register16:register7|data[13] ; Merged with registerBank:RF|register16:register7|dataOut[13] ;
; registerBank:RF|register16:register0|data[14] ; Merged with registerBank:RF|register16:register0|dataOut[14] ;
; registerBank:RF|register16:register1|data[14] ; Merged with registerBank:RF|register16:register1|dataOut[14] ;
; registerBank:RF|register16:register2|data[14] ; Merged with registerBank:RF|register16:register2|dataOut[14] ;
; registerBank:RF|register16:register3|data[14] ; Merged with registerBank:RF|register16:register3|dataOut[14] ;
; registerBank:RF|register16:register4|data[14] ; Merged with registerBank:RF|register16:register4|dataOut[14] ;
; registerBank:RF|register16:register5|data[14] ; Merged with registerBank:RF|register16:register5|dataOut[14] ;
; registerBank:RF|register16:register6|data[14] ; Merged with registerBank:RF|register16:register6|dataOut[14] ;
; registerBank:RF|register16:register7|data[14] ; Merged with registerBank:RF|register16:register7|dataOut[14] ;
; registerBank:RF|register16:register0|data[15] ; Merged with registerBank:RF|register16:register0|dataOut[15] ;
; registerBank:RF|register16:register1|data[15] ; Merged with registerBank:RF|register16:register1|dataOut[15] ;
; registerBank:RF|register16:register2|data[15] ; Merged with registerBank:RF|register16:register2|dataOut[15] ;
; registerBank:RF|register16:register3|data[15] ; Merged with registerBank:RF|register16:register3|dataOut[15] ;
; registerBank:RF|register16:register4|data[15] ; Merged with registerBank:RF|register16:register4|dataOut[15] ;
; registerBank:RF|register16:register5|data[15] ; Merged with registerBank:RF|register16:register5|dataOut[15] ;
; registerBank:RF|register16:register6|data[15] ; Merged with registerBank:RF|register16:register6|dataOut[15] ;
; registerBank:RF|register16:register7|data[15] ; Merged with registerBank:RF|register16:register7|dataOut[15] ;
; register16:Register_B|data[12]                ; Merged with register16:Register_B|dataOut[12]                ;
; register16:Register_B|data[13]                ; Merged with register16:Register_B|dataOut[13]                ;
; register16:Register_B|data[14]                ; Merged with register16:Register_B|dataOut[14]                ;
; register16:Register_B|data[15]                ; Merged with register16:Register_B|dataOut[15]                ;
; Total Number of Removed Registers = 226       ;                                                              ;
+-----------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 229   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 227   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|register16:IR|dataOut[2]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|register16:Register_B|dataOut[7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|register16:ALU_register|dataOut[0]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|registerBank:RF|register16:register0|dataOut[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|registerBank:RF|register16:register1|dataOut[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|registerBank:RF|register16:register2|dataOut[7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|registerBank:RF|register16:register3|dataOut[0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|registerBank:RF|register16:register4|dataOut[11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|registerBank:RF|register16:register5|dataOut[1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|registerBank:RF|register16:register6|dataOut[7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|register16:Memory_data|dataOut[0]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |completeDataPath|register16:Register_A|dataOut[1]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |completeDataPath|registerBank:RF|register16:register7|dataOut[8]  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |completeDataPath|register16:PC|dataOut[2]                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |completeDataPath|alu:ALU_1|rc[15]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:adress_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 15    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 6                    ; Signed Integer              ;
; NUMWORDS_A                         ; 64                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; input.hex            ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_rfr3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:rf_data_mux ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 15    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:rf_in_sel ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerBank:RF|mux2:r7_mux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 15    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerBank:RF|mux8:muxA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 15    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerBank:RF|mux8:muxb ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 15    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:RB_B_mux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:RF_to_regA_mux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:regA_regB_mem_data_in ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 15    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:alu_A_mux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 15    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:alu_B_mux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 15    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:pc_mux_1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 15    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:pc_mux_2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 15    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:count|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                 ;
+------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTH              ; 3            ; Signed Integer                                       ;
; LPM_DIRECTION          ; UP           ; Untyped                                              ;
; LPM_MODULUS            ; 0            ; Untyped                                              ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                              ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                   ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                   ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                              ;
; LABWIDE_SCLR           ; ON           ; Untyped                                              ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                              ;
; CBXI_PARAMETER         ; cntr_2si     ; Untyped                                              ;
+------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux8:cntr_mux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; memory:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 64                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU_1|subtractor_16bit:sub1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU_1|adder_16bit:add1|adder_4bit:adder5" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux4:alu_B_mux"   ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in3[15..1] ; Input ; Info     ; Stuck at GND ;
; in3[0]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux4:alu_A_mux" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; in3  ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 229                         ;
;     ENA               ; 160                         ;
;     ENA CLR           ; 3                           ;
;     ENA SCLR          ; 32                          ;
;     ENA SCLR SLD      ; 32                          ;
;     SCLR              ; 2                           ;
; cycloneiii_lcell_comb ; 527                         ;
;     arith             ; 2                           ;
;         2 data inputs ; 2                           ;
;     normal            ; 525                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 347                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 5.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Oct 20 01:42:37 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off completeDataPath -c completeDataPath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd Line: 23
    Info (12023): Found entity 1: alu File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: mux8-Behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux8.vhd Line: 14
    Info (12023): Found entity 1: mux8 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-Behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux4.vhd Line: 14
    Info (12023): Found entity 1: mux4 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux3.vhd
    Info (12022): Found design unit 1: mux3-Behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux3.vhd Line: 14
    Info (12023): Found entity 1: mux3 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux3.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-Behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux2.vhd Line: 14
    Info (12023): Found entity 1: mux2 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file subtractor_16bit.vhd
    Info (12022): Found design unit 1: subtractor_16bit-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/subtractor_16bit.vhd Line: 15
    Info (12023): Found entity 1: subtractor_16bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/subtractor_16bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_9bit.vhd
    Info (12022): Found design unit 1: sign_extender_9bit-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_9bit.vhd Line: 14
    Info (12023): Found entity 1: sign_extender_9bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_9bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_6bit.vhd
    Info (12022): Found design unit 1: sign_extender_6bit-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_6bit.vhd Line: 14
    Info (12023): Found entity 1: sign_extender_6bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_6bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file registerbank.vhd
    Info (12022): Found design unit 1: registerBank-RB File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd Line: 21
    Info (12023): Found entity 1: registerBank File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register16.vhd
    Info (12022): Found design unit 1: register16-reg File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register16.vhd Line: 15
    Info (12023): Found entity 1: register16 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register16.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register8.vhd
    Info (12022): Found design unit 1: register8-reg File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register8.vhd Line: 15
    Info (12023): Found entity 1: register8 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit.vhd
    Info (12022): Found design unit 1: register_1bit-reg File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register_1bit.vhd Line: 12
    Info (12023): Found entity 1: register_1bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nand_logic.vhd
    Info (12022): Found design unit 1: nand_logic-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/nand_logic.vhd Line: 15
    Info (12023): Found entity 1: nand_logic File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/nand_logic.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-SYN File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd Line: 56
    Info (12023): Found entity 1: memory File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lh.vhd
    Info (12022): Found design unit 1: LH-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/LH.vhd Line: 14
    Info (12023): Found entity 1: LH File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/LH.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-Decode File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/decoder.vhd Line: 12
    Info (12023): Found entity 1: decoder File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/decoder.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file datapathcomponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/datapathComponents.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file components_rb.vhd
    Info (12022): Found design unit 1: components_RB File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/components_RB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file completedatapath.vhd
    Info (12022): Found design unit 1: completeDataPath-dp File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 41
    Info (12023): Found entity 1: completeDataPath File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file and_gate_3input.vhd
    Info (12022): Found design unit 1: and_gate_3input-Behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/and_gate_3input.vhd Line: 12
    Info (12023): Found entity 1: and_gate_3input File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/and_gate_3input.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file adder_16bit.vhd
    Info (12022): Found design unit 1: adder_16bit-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd Line: 16
    Info (12023): Found entity 1: adder_16bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_4bit.vhd
    Info (12022): Found design unit 1: adder_4bit-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd Line: 16
    Info (12023): Found entity 1: adder_4bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_1bit.vhd
    Info (12022): Found design unit 1: adder_1bit-Formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_1bit.vhd Line: 15
    Info (12023): Found entity 1: adder_1bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_1bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd Line: 54
    Info (12023): Found entity 1: counter File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd Line: 43
Info (12127): Elaborating entity "completeDataPath" for the top level hierarchy
Info (12128): Elaborating entity "register16" for hierarchy "register16:PC" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 72
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:adress_mux" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 77
Info (12128): Elaborating entity "memory" for hierarchy "memory:RAM" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:RAM|altsyncram:altsyncram_component" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "memory:RAM|altsyncram:altsyncram_component" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd Line: 63
Info (12133): Instantiated megafunction "memory:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "input.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rfr3.tdf
    Info (12023): Found entity 1: altsyncram_rfr3 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rfr3" for hierarchy "memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:rf_data_mux" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 97
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:rf_in_sel" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 102
Info (12128): Elaborating entity "registerBank" for hierarchy "registerBank:RF" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 108
Info (12128): Elaborating entity "decoder" for hierarchy "registerBank:RF|decoder:inSel" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd Line: 26
Info (12128): Elaborating entity "mux8" for hierarchy "registerBank:RF|mux8:muxA" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd Line: 48
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:RB_B_mux" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 120
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:alu_A_mux" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 145
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU_1" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(58): object "subtractor_output" assigned a value but never read File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd Line: 58
Info (12128): Elaborating entity "adder_16bit" for hierarchy "alu:ALU_1|adder_16bit:add1" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd Line: 72
Info (12128): Elaborating entity "adder_4bit" for hierarchy "alu:ALU_1|adder_16bit:add1|adder_4bit:adder5" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd Line: 31
Info (12128): Elaborating entity "adder_1bit" for hierarchy "alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder1" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd Line: 27
Info (12128): Elaborating entity "subtractor_16bit" for hierarchy "alu:ALU_1|subtractor_16bit:sub1" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd Line: 73
Info (12128): Elaborating entity "nand_logic" for hierarchy "alu:ALU_1|nand_logic:nnd1" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd Line: 74
Info (12128): Elaborating entity "register_1bit" for hierarchy "alu:ALU_1|register_1bit:reg1" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd Line: 84
Info (12128): Elaborating entity "sign_extender_9bit" for hierarchy "sign_extender_9bit:se9to16" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 184
Info (12128): Elaborating entity "sign_extender_6bit" for hierarchy "sign_extender_6bit:se6to16" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 186
Info (12128): Elaborating entity "LH" for hierarchy "LH:load_higher" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 188
Info (12128): Elaborating entity "counter" for hierarchy "counter:count" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 193
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:count|lpm_counter:LPM_COUNTER_component" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "counter:count|lpm_counter:LPM_COUNTER_component" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd Line: 78
Info (12133): Instantiated megafunction "counter:count|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd Line: 78
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2si.tdf
    Info (12023): Found entity 1: cntr_2si File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/cntr_2si.tdf Line: 26
Info (12128): Elaborating entity "cntr_2si" for hierarchy "counter:count|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "mux8" for hierarchy "mux8:cntr_mux" File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd Line: 197
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 740 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 686 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 909 megabytes
    Info: Processing ended: Thu Oct 20 01:42:53 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:34


