{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675644665468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675644665468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 21:51:05 2023 " "Processing started: Sun Feb  5 21:51:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675644665468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644665468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644665468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675644665713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675644665713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_TX-arch_TX " "Found design unit 1: uart_TX-arch_TX" {  } { { "uart_TX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672352 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "uart_TX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_RX-atch_RX " "Found design unit 1: uart_RX-atch_RX" {  } { { "uart_RX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672353 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "uart_RX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_filter-behavior " "Found design unit 1: tb_image_filter-behavior" {  } { { "tb_image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672354 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_filter " "Found entity 1: tb_image_filter" {  } { { "tb_image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fifo-behavior " "Found design unit 1: tb_fifo-behavior" {  } { { "tb_fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672355 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_double_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_double_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_double_filter-behavior " "Found design unit 1: tb_image_double_filter-behavior" {  } { { "tb_double_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672356 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_double_filter " "Found entity 1: tb_image_double_filter" {  } { { "tb_double_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "register.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672357 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_read_image_vhdl-behavior " "Found design unit 1: tb_read_image_vhdl-behavior" {  } { { "read_image_tb.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672357 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_read_image_vhdl " "Found entity 1: tb_read_image_vhdl" {  } { { "read_image_tb.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_image_VHDL-rtl " "Found design unit 1: read_image_VHDL-rtl" {  } { { "read_image.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672358 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_image_VHDL " "Found entity 1: read_image_VHDL" {  } { { "read_image.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_block-behavioral " "Found design unit 1: RAM_block-behavioral" {  } { { "RAM_block.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672359 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "RAM_block.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_multiply_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kernel_multiply_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_mac-behavioral " "Found design unit 1: kernel_mac-behavioral" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672360 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_mac " "Found entity 1: kernel_mac" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_filter-behavioral " "Found design unit 1: image_filter-behavioral" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672362 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_filter " "Found entity 1: image_filter" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavioral " "Found design unit 1: fifo-behavioral" {  } { { "fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672363 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erosion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file erosion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_erosion-behavioral " "Found design unit 1: kernel_erosion-behavioral" {  } { { "erosion.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672364 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_erosion " "Found entity 1: kernel_erosion" {  } { { "erosion.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dilation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_dilation-behavioral " "Found design unit 1: kernel_dilation-behavioral" {  } { { "dilation.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672365 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_dilation " "Found entity 1: kernel_dilation" {  } { { "dilation.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarization-behavioral " "Found design unit 1: binarization-behavioral" {  } { { "binarization.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672366 ""} { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "binarization.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter_tool.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter_tool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Image_Filter_Tool-behavior " "Found design unit 1: Image_Filter_Tool-behavior" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Image_Filter_Tool " "Found entity 1: Image_Filter_Tool" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644672368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675644672407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart_TX:inst6 " "Elaborating entity \"uart_TX\" for hierarchy \"uart_TX:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 496 1336 1528 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Filter_Tool Image_Filter_Tool:inst " "Elaborating entity \"Image_Filter_Tool\" for hierarchy \"Image_Filter_Tool:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672409 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel Image_Filter_Tool.vhd(82) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(82): used explicit default value for signal \"filter_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675644672410 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel Image_Filter_Tool.vhd(83) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(83): used explicit default value for signal \"type_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675644672410 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel2 Image_Filter_Tool.vhd(90) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(90): used explicit default value for signal \"filter_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675644672410 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel2 Image_Filter_Tool.vhd(91) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(91): used explicit default value for signal \"type_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675644672410 "|top|Image_Filter_Tool:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_block Image_Filter_Tool:inst\|RAM_block:ram2 " "Elaborating entity \"RAM_block\" for hierarchy \"Image_Filter_Tool:inst\|RAM_block:ram2\"" {  } { { "Image_Filter_Tool.vhd" "ram2" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarization Image_Filter_Tool:inst\|binarization:bin " "Elaborating entity \"binarization\" for hierarchy \"Image_Filter_Tool:inst\|binarization:bin\"" {  } { { "Image_Filter_Tool.vhd" "bin" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst\|image_filter:filter " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\"" {  } { { "Image_Filter_Tool.vhd" "filter" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "not_enable1 image_filter.vhd(248) " "VHDL Process Statement warning at image_filter.vhd(248): inferring latch(es) for signal or variable \"not_enable1\", which holds its previous value in one or more paths through the process" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "not_enable2 image_filter.vhd(248) " "VHDL Process Statement warning at image_filter.vhd(248): inferring latch(es) for signal or variable \"not_enable2\", which holds its previous value in one or more paths through the process" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kernel_not_enable image_filter.vhd(248) " "VHDL Process Statement warning at image_filter.vhd(248): inferring latch(es) for signal or variable \"kernel_not_enable\", which holds its previous value in one or more paths through the process" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_not_enable image_filter.vhd(248) " "Inferred latch for \"kernel_not_enable\" at image_filter.vhd(248)" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "not_enable2 image_filter.vhd(248) " "Inferred latch for \"not_enable2\" at image_filter.vhd(248)" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "not_enable1 image_filter.vhd(248) " "Inferred latch for \"not_enable1\" at image_filter.vhd(248)" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst\|image_filter:filter\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mac Image_Filter_Tool:inst\|image_filter:filter\|kernel_mac:k_mac " "Elaborating entity \"kernel_mac\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_mac:k_mac\"" {  } { { "image_filter.vhd" "k_mac" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_erosion Image_Filter_Tool:inst\|image_filter:filter\|kernel_erosion:erode " "Elaborating entity \"kernel_erosion\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_erosion:erode\"" {  } { { "image_filter.vhd" "erode" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prod6 erosion.vhd(35) " "Verilog HDL or VHDL warning at erosion.vhd(35): object \"prod6\" assigned a value but never read" {  } { { "erosion.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672426 "|top|Image_Filter_Tool:inst|image_filter:filter|kernel_erosion:erode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_dilation Image_Filter_Tool:inst\|image_filter:filter\|kernel_dilation:dilate " "Elaborating entity \"kernel_dilation\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_dilation:dilate\"" {  } { { "image_filter.vhd" "dilate" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst\|image_filter:filter2 " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter2\"" {  } { { "Image_Filter_Tool.vhd" "filter2" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672429 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672429 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "not_enable1 image_filter.vhd(248) " "VHDL Process Statement warning at image_filter.vhd(248): inferring latch(es) for signal or variable \"not_enable1\", which holds its previous value in one or more paths through the process" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "not_enable2 image_filter.vhd(248) " "VHDL Process Statement warning at image_filter.vhd(248): inferring latch(es) for signal or variable \"not_enable2\", which holds its previous value in one or more paths through the process" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kernel_not_enable image_filter.vhd(248) " "VHDL Process Statement warning at image_filter.vhd(248): inferring latch(es) for signal or variable \"kernel_not_enable\", which holds its previous value in one or more paths through the process" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_not_enable image_filter.vhd(248) " "Inferred latch for \"kernel_not_enable\" at image_filter.vhd(248)" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "not_enable2 image_filter.vhd(248) " "Inferred latch for \"not_enable2\" at image_filter.vhd(248)" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "not_enable1 image_filter.vhd(248) " "Inferred latch for \"not_enable1\" at image_filter.vhd(248)" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst\|image_filter:filter2\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter2\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst1 " "Elaborating entity \"74160\" for hierarchy \"74160:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 552 672 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst1 " "Elaborated megafunction instantiation \"74160:inst1\"" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 552 672 368 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart_RX:inst5 " "Elaborating entity \"uart_RX\" for hierarchy \"uart_RX:inst5\"" {  } { { "top.bdf" "inst5" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 504 536 728 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644672448 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "63472 131072 0 1 1 " "63472 out of 131072 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "67600 131071 " "Addresses ranging from 67600 to 131071 are not initialized" {  } { { "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1675644673820 ""}  } { { "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1675644673820 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0 " "Inferred RAM node \"Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1675644673910 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 67600 " "Parameter NUMWORDS_A set to 67600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 67600 " "Parameter NUMWORDS_B set to 67600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif " "Parameter INIT_FILE set to db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675644674758 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1675644674758 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1675644674758 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Image_Filter_Tool:inst\|image_filter:filter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Image_Filter_Tool:inst\|image_filter:filter\|Mod0\"" {  } { { "image_filter.vhd" "Mod0" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 326 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644674758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Image_Filter_Tool:inst\|image_filter:filter2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Image_Filter_Tool:inst\|image_filter:filter2\|Mod0\"" {  } { { "image_filter.vhd" "Mod0" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 326 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644674758 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1675644674758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644674792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 67600 " "Parameter \"NUMWORDS_A\" = \"67600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 67600 " "Parameter \"NUMWORDS_B\" = \"67600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674793 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675644674793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdo1 " "Found entity 1: altsyncram_qdo1" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644674832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644674832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tsa " "Found entity 1: decode_tsa" {  } { { "db/decode_tsa.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/decode_tsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644674868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644674868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dnb " "Found entity 1: mux_dnb" {  } { { "db/mux_dnb.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/mux_dnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644674902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644674902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0\"" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 326 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644674917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0 " "Instantiated megafunction \"Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644674917 ""}  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 326 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675644674917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644674949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644674949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644674956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644674956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644675012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644675012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644675057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644675057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644675088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644675088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675644675095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644675095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0\"" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 326 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644675101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0 " "Instantiated megafunction \"Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644675101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644675101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644675101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644675101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675644675101 ""}  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 326 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675644675101 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a0 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a8 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a16 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a24 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a32 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a40 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a48 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a56 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a64 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a65 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a66 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2027 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a67 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a68 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a69 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a70 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a71 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675644675235 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a71"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1675644675235 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1675644675235 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1675644675644 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1675644675644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675644678109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2596 " "2596 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675644679562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675644680055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675644680055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8429 " "Implemented 8429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675644680459 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675644680459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8370 " "Implemented 8370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675644680459 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675644680459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675644680459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675644680512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 21:51:20 2023 " "Processing ended: Sun Feb  5 21:51:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675644680512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675644680512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675644680512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675644680512 ""}
