<?xml version='1.0'?>
<island simulinkPath='acoustic_delay_buffer/adb/delay_buffer' topLevelEntity='acoustic_delay_buffer_adb_delay_buffer'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_valid_in' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_valid_in' stm='acoustic_delay_buffer/acoustic_delay_buffer_adb_delay_buffer_ChannelIn.stm' highLevelName='valid_in' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_channel_in' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_channel_in' stm='acoustic_delay_buffer/acoustic_delay_buffer_adb_delay_buffer_ChannelIn.stm' highLevelName='channel_in' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_din' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_din' stm='acoustic_delay_buffer/acoustic_delay_buffer_adb_delay_buffer_ChannelIn.stm' highLevelName='din' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_valid_out' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_valid_out' stm='acoustic_delay_buffer/acoustic_delay_buffer_adb_delay_buffer_ChannelOut.stm' highLevelName='valid_out' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_channel_out' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_channel_out' stm='acoustic_delay_buffer/acoustic_delay_buffer_adb_delay_buffer_ChannelOut.stm' highLevelName='channel_out' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_dout' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_3_dout' stm='acoustic_delay_buffer/acoustic_delay_buffer_adb_delay_buffer_ChannelOut.stm' highLevelName='dout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_delay_compensation' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_4_delay_compensation' stm='acoustic_delay_buffer/acoustic_delay_buffer_adb_delay_buffer_GPIn.stm' highLevelName='delay_compensation' highLevelIndex='4' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/twentynm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='twentynm'/>
    <file path='eda/sim_lib/twentynm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='twentynm'/>
    <file path='eda/sim_lib/mentor/twentynm_atoms_ncrypt.v' base='quartus' type='vhdl' usage='simOnly' lib='twentynm'/>
</island>
