[12/22 22:58:47      0s] 
[12/22 22:58:47      0s] Cadence Innovus(TM) Implementation System.
[12/22 22:58:47      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/22 22:58:47      0s] 
[12/22 22:58:47      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[12/22 22:58:47      0s] Options:	
[12/22 22:58:47      0s] Date:		Thu Dec 22 22:58:47 2022
[12/22 22:58:47      0s] Host:		vlsicad6 (x86_64 w/Linux 3.10.0-693.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5620 @ 2.40GHz 12288KB)
[12/22 22:58:47      0s] OS:		CentOS Linux release 7.4.1708 (Core) 
[12/22 22:58:47      0s] 
[12/22 22:58:47      0s] License:
[12/22 22:58:48      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/22 22:58:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/22 22:59:09     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/22 22:59:10     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/22 22:59:10     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[12/22 22:59:10     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/22 22:59:10     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[12/22 22:59:10     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[12/22 22:59:10     22s] @(#)CDS: CPE v20.10-p006
[12/22 22:59:10     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/22 22:59:10     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[12/22 22:59:10     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[12/22 22:59:10     22s] @(#)CDS: RCDB 11.15.0
[12/22 22:59:10     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[12/22 22:59:10     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_32591_vlsicad6_Vsd2298_Iqelfx.

[12/22 22:59:10     22s] Change the soft stacksize limit to 0.2%RAM (39 mbytes). Set global soft_stack_size_limit to change the value.
[12/22 22:59:12     23s] 
[12/22 22:59:12     23s] **INFO:  MMMC transition support version v31-84 
[12/22 22:59:12     23s] 
[12/22 22:59:12     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/22 22:59:12     23s] <CMD> suppressMessage ENCEXT-2799
[12/22 22:59:12     23s] <CMD> win
[12/22 23:01:16     41s] <CMD> set init_design_uniquify 1
[12/22 23:01:30     43s] <CMD> set init_no_new_assigns 1
[12/22 23:02:13     50s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/22 23:02:13     50s] <CMD> set conf_qxconf_file NULL
[12/22 23:02:13     50s] <CMD> set conf_qxlib_file NULL
[12/22 23:02:13     50s] <CMD> set defHierChar /
[12/22 23:02:13     50s] <CMD> set distributed_client_message_echo 1
[12/22 23:02:13     50s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/22 23:02:13     50s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/22 23:02:13     50s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/22 23:02:13     50s] <CMD> set init_design_uniquify 1
[12/22 23:02:13     50s] <CMD> set init_gnd_net GND
[12/22 23:02:13     50s] <CMD> set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef  ../sim/SRAM/SRAM.lef ../sim/data_array/data_array.lef ../sim/tag_array/tag_array.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef}
[12/22 23:02:13     50s] <CMD> set init_mmmc_file ../script/MMMC.view
[12/22 23:02:13     50s] <CMD> set init_pwr_net VCC
[12/22 23:02:13     50s] <CMD> set init_remove_assigns 1
[12/22 23:02:13     50s] <CMD> set init_top_cell top
[12/22 23:02:13     50s] <CMD> set init_verilog ../syn/top_syn.v
[12/22 23:02:13     50s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:02:13     50s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:02:13     50s] <CMD> set latch_time_borrow_mode max_borrow
[12/22 23:02:13     50s] <CMD> set pegDefaultResScaleFactor 1
[12/22 23:02:13     50s] <CMD> set pegDetailResScaleFactor 1
[12/22 23:02:13     50s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:02:13     50s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:02:13     50s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/22 23:02:13     50s] <CMD> set soft_stack_size_limit 192
[12/22 23:02:13     50s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/22 23:02:19     51s] <CMD> init_design
[12/22 23:02:19     51s] #% Begin Load MMMC data ... (date=12/22 23:02:19, mem=526.5M)
[12/22 23:02:19     51s] #% End Load MMMC data ... (date=12/22 23:02:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=526.7M, current mem=526.7M)
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef ...
[12/22 23:02:19     51s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/22 23:02:19     51s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/22 23:02:19     51s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef at line 1290.
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef ...
[12/22 23:02:19     51s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 1.
[12/22 23:02:19     51s] Set DBUPerIGU to M2 pitch 620.
[12/22 23:02:19     51s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 40071.
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef ...
[12/22 23:02:19     51s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 1.
[12/22 23:02:19     51s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 2034.
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] Loading LEF file ../sim/SRAM/SRAM.lef ...
[12/22 23:02:19     51s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/SRAM/SRAM.lef at line 37.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9157.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9171.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9185.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9199.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9213.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9227.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9241.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9255.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9269.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9283.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9297.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9311.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9325.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9339.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9353.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9367.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9381.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9395.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9409.
[12/22 23:02:19     51s] **ERROR: (IMPLF-40):	Macro 'SRAM' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] Loading LEF file ../sim/data_array/data_array.lef ...
[12/22 23:02:19     51s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/data_array/data_array.lef at line 37.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4117.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4131.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4145.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4159.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4173.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4187.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4201.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4215.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4229.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4243.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4257.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4271.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4285.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4299.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4313.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4327.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4341.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4355.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4369.
[12/22 23:02:19     51s] **ERROR: (IMPLF-40):	Macro 'data_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] Loading LEF file ../sim/tag_array/tag_array.lef ...
[12/22 23:02:19     51s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/tag_array/tag_array.lef at line 37.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1327.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1341.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1355.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1369.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1383.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1397.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1411.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1425.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1439.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1453.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1467.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1481.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1495.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1509.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1523.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1537.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1551.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1565.
[12/22 23:02:19     51s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:02:19     51s] The LEF parser will ignore this statement.
[12/22 23:02:19     51s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1579.
[12/22 23:02:19     51s] **ERROR: (IMPLF-40):	Macro 'tag_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[12/22 23:02:19     51s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-119' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-119' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-119' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-119' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-119' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-119' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-58' for more detail.
[12/22 23:02:19     51s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/22 23:02:19     51s] To increase the message display limit, refer to the product command reference manual.
[12/22 23:02:19     51s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/22 23:02:19     51s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/22 23:02:19     51s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/22 23:02:19     51s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/22 23:02:19     51s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/22 23:02:19     51s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/22 23:02:19     51s] **WARN: (IMPLF-61):	382 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/22 23:02:19     51s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:02:19     51s] Type 'man IMPLF-61' for more detail.
[12/22 23:02:19     51s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/22 23:02:19     51s] Type 'man IMPLF-200' for more detail.
[12/22 23:02:19     51s] 
[12/22 23:02:19     51s] viaInitial starts at Thu Dec 22 23:02:19 2022
viaInitial ends at Thu Dec 22 23:02:19 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/22 23:02:19     51s] Loading view definition file from ../script/MMMC.view
[12/22 23:02:19     51s] Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[12/22 23:02:20     53s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/22 23:02:20     53s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[12/22 23:02:20     53s] Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[12/22 23:02:21     53s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[12/22 23:02:21     53s] Reading lib_max timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/SRAM/SRAM_WC.lib' ...
[12/22 23:02:21     53s] Read 1 cells in library 'SRAM_WC' 
[12/22 23:02:21     53s] Reading lib_max timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/data_array/data_array_WC.lib' ...
[12/22 23:02:21     53s] Read 1 cells in library 'data_array_WC' 
[12/22 23:02:21     53s] Reading lib_max timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/tag_array/tag_array_WC.lib' ...
[12/22 23:02:21     53s] Read 1 cells in library 'tag_array_WC' 
[12/22 23:02:21     53s] Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[12/22 23:02:22     55s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
[12/22 23:02:22     55s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[12/22 23:02:22     55s] Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[12/22 23:02:22     55s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[12/22 23:02:22     55s] Reading lib_min timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/SRAM/SRAM_BC.lib' ...
[12/22 23:02:22     55s] Read 1 cells in library 'SRAM_BC' 
[12/22 23:02:22     55s] Reading lib_min timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/data_array/data_array_BC.lib' ...
[12/22 23:02:23     55s] Read 1 cells in library 'data_array_BC' 
[12/22 23:02:23     55s] Reading lib_min timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/tag_array/tag_array_BC.lib' ...
[12/22 23:02:23     55s] Read 1 cells in library 'tag_array_BC' 
[12/22 23:02:23     55s] Ending "PreSetAnalysisView" (total cpu=0:00:03.9, real=0:00:04.0, peak res=645.3M, current mem=551.0M)
[12/22 23:02:23     55s] *** End library_loading (cpu=0.06min, real=0.07min, mem=16.9M, fe_cpu=0.93min, fe_real=3.60min, fe_mem=828.7M) ***
[12/22 23:02:23     55s] #% Begin Load netlist data ... (date=12/22 23:02:23, mem=551.0M)
[12/22 23:02:23     55s] *** Begin netlist parsing (mem=828.7M) ***
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/22 23:02:23     55s] Type 'man IMPVL-159' for more detail.
[12/22 23:02:23     55s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/22 23:02:23     55s] To increase the message display limit, refer to the product command reference manual.
[12/22 23:02:23     55s] Created 391 new cells from 10 timing libraries.
[12/22 23:02:23     55s] Reading netlist ...
[12/22 23:02:23     55s] Backslashed names will retain backslash and a trailing blank character.
[12/22 23:02:23     55s] Reading verilog netlist '../syn/top_syn.v'
[12/22 23:02:23     55s] 
[12/22 23:02:23     55s] *** Memory Usage v#1 (Current mem = 839.711M, initial mem = 268.020M) ***
[12/22 23:02:23     55s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=839.7M) ***
[12/22 23:02:23     56s] #% End Load netlist data ... (date=12/22 23:02:23, total cpu=0:00:00.4, real=0:00:00.0, peak res=572.6M, current mem=572.6M)
[12/22 23:02:23     56s] Set top cell to top.
[12/22 23:02:24     56s] Hooked 782 DB cells to tlib cells.
[12/22 23:02:24     56s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:01.0, peak res=594.5M, current mem=594.5M)
[12/22 23:02:24     56s] Starting recursive module instantiation check.
[12/22 23:02:24     56s] No recursion found.
[12/22 23:02:24     56s] Building hierarchical netlist for Cell top ...
[12/22 23:02:24     56s] *** Netlist is unique.
[12/22 23:02:24     56s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[12/22 23:02:24     56s] ** info: there are 876 modules.
[12/22 23:02:24     56s] ** info: there are 24662 stdCell insts.
[12/22 23:02:24     56s] ** info: there are 6 macros.
[12/22 23:02:24     56s] 
[12/22 23:02:24     56s] *** Memory Usage v#1 (Current mem = 899.637M, initial mem = 268.020M) ***
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:02:24     56s] Type 'man IMPFP-3961' for more detail.
[12/22 23:02:24     56s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/22 23:02:24     56s] Set Default Net Delay as 1000 ps.
[12/22 23:02:24     56s] Set Default Net Load as 0.5 pF. 
[12/22 23:02:24     56s] Set Default Input Pin Transition as 0.1 ps.
[12/22 23:02:24     57s] Extraction setup Started 
[12/22 23:02:24     57s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/22 23:02:24     57s] Reading Capacitance Table File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl ...
[12/22 23:02:24     57s] Cap table was created using Encounter 13.13-s017_1.
[12/22 23:02:24     57s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[12/22 23:02:24     57s] Importing multi-corner RC tables ... 
[12/22 23:02:24     57s] Summary of Active RC-Corners : 
[12/22 23:02:24     57s]  
[12/22 23:02:24     57s]  Analysis View: AV_max
[12/22 23:02:24     57s]     RC-Corner Name        : RC
[12/22 23:02:24     57s]     RC-Corner Index       : 0
[12/22 23:02:24     57s]     RC-Corner Temperature : 25 Celsius
[12/22 23:02:24     57s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/22 23:02:24     57s]     RC-Corner PreRoute Res Factor         : 1
[12/22 23:02:24     57s]     RC-Corner PreRoute Cap Factor         : 1
[12/22 23:02:24     57s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/22 23:02:24     57s]  
[12/22 23:02:24     57s]  Analysis View: AV_typ
[12/22 23:02:24     57s]     RC-Corner Name        : RC
[12/22 23:02:24     57s]     RC-Corner Index       : 0
[12/22 23:02:24     57s]     RC-Corner Temperature : 25 Celsius
[12/22 23:02:24     57s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/22 23:02:24     57s]     RC-Corner PreRoute Res Factor         : 1
[12/22 23:02:24     57s]     RC-Corner PreRoute Cap Factor         : 1
[12/22 23:02:24     57s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/22 23:02:24     57s]  
[12/22 23:02:24     57s]  Analysis View: AV_min
[12/22 23:02:24     57s]     RC-Corner Name        : RC
[12/22 23:02:24     57s]     RC-Corner Index       : 0
[12/22 23:02:24     57s]     RC-Corner Temperature : 25 Celsius
[12/22 23:02:24     57s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/22 23:02:24     57s]     RC-Corner PreRoute Res Factor         : 1
[12/22 23:02:24     57s]     RC-Corner PreRoute Cap Factor         : 1
[12/22 23:02:24     57s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/22 23:02:24     57s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:02:24     57s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/22 23:02:24     57s] LayerId::1 widthSet size::4
[12/22 23:02:24     57s] LayerId::2 widthSet size::4
[12/22 23:02:24     57s] LayerId::3 widthSet size::4
[12/22 23:02:24     57s] LayerId::4 widthSet size::4
[12/22 23:02:24     57s] LayerId::5 widthSet size::4
[12/22 23:02:24     57s] LayerId::6 widthSet size::2
[12/22 23:02:24     57s] Updating RC grid for preRoute extraction ...
[12/22 23:02:24     57s] Initializing multi-corner capacitance tables ... 
[12/22 23:02:24     57s] Initializing multi-corner resistance tables ...
[12/22 23:02:24     57s] **Info: Trial Route has Max Route Layer 15/6.
[12/22 23:02:24     57s] {RT RC 0 6 6 {5 0} 1}
[12/22 23:02:24     57s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[12/22 23:02:24     57s] *Info: initialize multi-corner CTS.
[12/22 23:02:24     57s] Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib' ...
[12/22 23:02:26     58s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib)
[12/22 23:02:26     58s] Read 382 cells in library 'fsa0m_a_generic_core_tt1p8v25c' 
[12/22 23:02:26     58s] Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_tt1p8v25c.lib' ...
[12/22 23:02:26     58s] Read 6 cells in library 'fsa0m_a_t33_generic_io_tt1p8v25c' 
[12/22 23:02:26     58s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/SRAM/SRAM_TC.lib' ...
[12/22 23:02:26     58s] Read 1 cells in library 'SRAM_TC' 
[12/22 23:02:26     58s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/data_array/data_array_TC.lib' ...
[12/22 23:02:26     59s] Read 1 cells in library 'data_array_TC' 
[12/22 23:02:26     59s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd2298/Desktop/HW4_4/sim/tag_array/tag_array_TC.lib' ...
[12/22 23:02:26     59s] Read 1 cells in library 'tag_array_TC' 
[12/22 23:02:26     59s] Ending "SetAnalysisView" (total cpu=0:00:02.1, real=0:00:02.0, peak res=794.4M, current mem=629.5M)
[12/22 23:02:26     59s] Reading timing constraints file '../script/APR.sdc' ...
[12/22 23:02:26     59s] Current (total cpu=0:00:59.4, real=0:03:39, peak res=822.8M, current mem=822.8M)
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:02:26     59s] Type 'man IMPCTE-290' for more detail.
[12/22 23:02:26     59s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR.sdc, Line 18).
[12/22 23:02:26     59s] 
[12/22 23:02:26     59s] INFO (CTE): Reading of timing constraints file ../script/APR.sdc completed, with 1 WARNING
[12/22 23:02:27     59s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=841.3M, current mem=841.3M)
[12/22 23:02:27     59s] Current (total cpu=0:00:59.6, real=0:03:40, peak res=841.3M, current mem=841.3M)
[12/22 23:02:27     59s] Creating Cell Server ...(0, 1, 1, 1)
[12/22 23:02:27     59s] Summary for sequential cells identification: 
[12/22 23:02:27     59s]   Identified SBFF number: 42
[12/22 23:02:27     59s]   Identified MBFF number: 0
[12/22 23:02:27     59s]   Identified SB Latch number: 0
[12/22 23:02:27     59s]   Identified MB Latch number: 0
[12/22 23:02:27     59s]   Not identified SBFF number: 10
[12/22 23:02:27     59s]   Not identified MBFF number: 0
[12/22 23:02:27     59s]   Not identified SB Latch number: 0
[12/22 23:02:27     59s]   Not identified MB Latch number: 0
[12/22 23:02:27     59s]   Number of sequential cells which are not FFs: 27
[12/22 23:02:27     59s] Total number of combinational cells: 290
[12/22 23:02:27     59s] Total number of sequential cells: 79
[12/22 23:02:27     59s] Total number of tristate cells: 13
[12/22 23:02:27     59s] Total number of level shifter cells: 0
[12/22 23:02:27     59s] Total number of power gating cells: 0
[12/22 23:02:27     59s] Total number of isolation cells: 0
[12/22 23:02:27     59s] Total number of power switch cells: 0
[12/22 23:02:27     59s] Total number of pulse generator cells: 0
[12/22 23:02:27     59s] Total number of always on buffers: 0
[12/22 23:02:27     59s] Total number of retention cells: 0
[12/22 23:02:27     59s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[12/22 23:02:27     59s] Total number of usable buffers: 14
[12/22 23:02:27     59s] List of unusable buffers:
[12/22 23:02:27     59s] Total number of unusable buffers: 0
[12/22 23:02:27     59s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[12/22 23:02:27     59s] Total number of usable inverters: 15
[12/22 23:02:27     59s] List of unusable inverters:
[12/22 23:02:27     59s] Total number of unusable inverters: 0
[12/22 23:02:27     59s] List of identified usable delay cells: DELA DELC DELB
[12/22 23:02:27     59s] Total number of identified usable delay cells: 3
[12/22 23:02:27     59s] List of identified unusable delay cells:
[12/22 23:02:27     59s] Total number of identified unusable delay cells: 0
[12/22 23:02:27     59s] Creating Cell Server, finished. 
[12/22 23:02:27     59s] 
[12/22 23:02:27     59s] Deleting Cell Server ...
[12/22 23:02:27     59s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=863.1M, current mem=863.0M)
[12/22 23:02:27     59s] Creating Cell Server ...(0, 0, 0, 0)
[12/22 23:02:27     59s] Summary for sequential cells identification: 
[12/22 23:02:27     59s]   Identified SBFF number: 42
[12/22 23:02:27     59s]   Identified MBFF number: 0
[12/22 23:02:27     59s]   Identified SB Latch number: 0
[12/22 23:02:27     59s]   Identified MB Latch number: 0
[12/22 23:02:27     59s]   Not identified SBFF number: 10
[12/22 23:02:27     59s]   Not identified MBFF number: 0
[12/22 23:02:27     59s]   Not identified SB Latch number: 0
[12/22 23:02:27     59s]   Not identified MB Latch number: 0
[12/22 23:02:27     59s]   Number of sequential cells which are not FFs: 27
[12/22 23:02:27     59s]  Visiting view : AV_max
[12/22 23:02:27     59s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/22 23:02:27     59s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/22 23:02:27     59s]  Visiting view : AV_typ
[12/22 23:02:27     59s]    : PowerDomain = none : Weighted F : unweighted  = 32.70 (1.000) with rcCorner = 0
[12/22 23:02:27     59s]    : PowerDomain = none : Weighted F : unweighted  = 30.70 (1.000) with rcCorner = -1
[12/22 23:02:27     59s]  Visiting view : AV_min
[12/22 23:02:27     59s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/22 23:02:27     59s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/22 23:02:27     59s]  Setting StdDelay to 53.60
[12/22 23:02:27     59s] Creating Cell Server, finished. 
[12/22 23:02:27     59s] 
[12/22 23:02:27     59s] 
[12/22 23:02:27     59s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:02:27     59s] Severity  ID               Count  Summary                                  
[12/22 23:02:27     59s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[12/22 23:02:27     59s] WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
[12/22 23:02:27     59s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/22 23:02:27     59s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/22 23:02:27     59s] WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
[12/22 23:02:27     59s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[12/22 23:02:27     59s] WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
[12/22 23:02:27     59s] WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
[12/22 23:02:27     59s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/22 23:02:27     59s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[12/22 23:02:27     59s] *** Message Summary: 1180 warning(s), 3 error(s)
[12/22 23:02:27     59s] 
[12/22 23:03:37     70s] <CMD> saveIoFile -byOrder -temp ../pr/top.io
[12/22 23:03:37     70s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[12/22 23:03:37     70s] Dumping FTerm of cell top to file
[12/22 23:04:16     77s] <CMD> loadIoFile ../pr/top.io
[12/22 23:04:16     77s] Reading IO assignment file "../pr/top.io" ...
[12/22 23:05:35     89s] <CMD> setDrawView fplan
[12/22 23:07:27    106s] <CMD> remove_assigns
[12/22 23:07:44    108s] <CMD> setDesignMode -process 180
[12/22 23:07:44    108s] ##  Process: 180           (User Set)               
[12/22 23:07:44    108s] ##     Node: (not set)                           
[12/22 23:07:44    108s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/22 23:07:44    108s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/22 23:07:44    108s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/22 23:07:44    108s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/22 23:07:44    108s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/22 23:07:44    108s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/22 23:07:58    110s] <CMD> selectObject Module DM1
[12/22 23:08:46    117s] <CMD> clearGlobalNets
[12/22 23:08:46    117s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[12/22 23:08:46    117s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[12/22 23:09:06    120s] <CMD> getIoFlowFlag
[12/22 23:09:34    124s] <CMD> setIoFlowFlag 0
[12/22 23:09:34    124s] <CMD> floorPlan -site core_5040 -r 1 0.6960.7056 35 35 35 35
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:09:34    124s] Type 'man IMPFP-3961' for more detail.
[12/22 23:09:34    124s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/22 23:09:35    124s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/22 23:09:35    124s] <CMD> uiSetTool select
[12/22 23:09:35    124s] <CMD> getIoFlowFlag
[12/22 23:09:35    124s] <CMD> fit
[12/22 23:10:09    130s] <CMD> ::mp::clearAllSeed
[12/22 23:10:09    130s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/22 23:10:09    130s] <CMD> planDesign
[12/22 23:10:09    130s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/22 23:10:09    130s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1187.8M
[12/22 23:10:09    130s] Deleted 0 physical inst  (cell - / prefix -).
[12/22 23:10:09    130s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1187.8M
[12/22 23:10:09    130s] ***** New seed flow = 1. *****  
[12/22 23:10:09    130s] Auto Seed: CPU_wrapper
[12/22 23:10:09    130s] Auto Seed: IM1
[12/22 23:10:09    130s] Auto Seed: DM1
[12/22 23:10:09    130s] Auto Macro Seed: DM1
[12/22 23:10:09    130s] Auto Macro Seed: IM1
[12/22 23:10:09    130s] Ignore PD Guides: numIgnoredGuide = 0 
[12/22 23:10:09    130s] INFO: #ExclusiveGroups=0
[12/22 23:10:09    130s] INFO: There are no Exclusive Groups.
[12/22 23:10:09    130s] Extracting standard cell pins and blockage ...... 
[12/22 23:10:09    130s] Pin and blockage extraction finished
[12/22 23:10:09    130s] Extracting macro/IO cell pins and blockage ...... 
[12/22 23:10:09    130s] Pin and blockage extraction finished
[12/22 23:10:09    130s] *** Starting "NanoPlace(TM) placement v#2 (mem=1188.8M)" ...
[12/22 23:10:10    130s] Wait...
[12/22 23:10:25    145s] *** Build Buffered Sizing Timing Model
[12/22 23:10:25    145s] (cpu=0:00:15.4 mem=1278.2M) ***
[12/22 23:10:25    145s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:10:25    145s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:10:25    145s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:10:25    145s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:10:26    146s] *** Build Virtual Sizing Timing Model
[12/22 23:10:26    146s] (cpu=0:00:16.2 mem=1293.2M) ***
[12/22 23:10:26    146s] No user-set net weight.
[12/22 23:10:26    146s] Net fanout histogram:
[12/22 23:10:26    146s] 2		: 14078 (57.3%) nets
[12/22 23:10:26    146s] 3		: 5731 (23.3%) nets
[12/22 23:10:26    146s] 4     -	14	: 4555 (18.5%) nets
[12/22 23:10:26    146s] 15    -	39	: 181 (0.7%) nets
[12/22 23:10:26    146s] 40    -	79	: 14 (0.1%) nets
[12/22 23:10:26    146s] 80    -	159	: 5 (0.0%) nets
[12/22 23:10:26    146s] 160   -	319	: 0 (0.0%) nets
[12/22 23:10:26    146s] 320   -	639	: 0 (0.0%) nets
[12/22 23:10:26    146s] 640   -	1279	: 0 (0.0%) nets
[12/22 23:10:26    146s] 1280  -	2559	: 0 (0.0%) nets
[12/22 23:10:26    146s] 2560  -	5119	: 1 (0.0%) nets
[12/22 23:10:26    146s] 5120+		: 0 (0.0%) nets
[12/22 23:10:26    146s] no activity file in design. spp won't run.
[12/22 23:10:26    146s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/22 23:10:26    146s] #spOpts: N=180 
[12/22 23:10:26    146s] #std cell=24662 (0 fixed + 24662 movable) #buf cell=3707 #inv cell=2678 #block=6 (6 floating + 0 preplaced)
[12/22 23:10:26    146s] #ioInst=0 #net=24565 #term=88439 #term/net=3.60, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/22 23:10:26    146s] stdCell: 24662 single + 0 double + 0 multi
[12/22 23:10:26    146s] Total standard cell length = 116.1564 (mm), area = 0.5854 (mm^2)
[12/22 23:10:26    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1304.2M
[12/22 23:10:26    146s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1304.2M
[12/22 23:10:26    146s] Core basic site is core_5040
[12/22 23:10:26    146s] Use non-trimmed site array because memory saving is not enough.
[12/22 23:10:26    146s] SiteArray: non-trimmed site array dimensions = 614 x 5004
[12/22 23:10:26    146s] SiteArray: use 12,574,720 bytes
[12/22 23:10:26    146s] SiteArray: current memory after site array memory allocation 1349.2M
[12/22 23:10:26    146s] SiteArray: FP blocked sites are writable
[12/22 23:10:26    146s] Estimated cell power/ground rail width = 0.630 um
[12/22 23:10:26    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:10:26    146s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1349.2M
[12/22 23:10:26    146s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1349.2M
[12/22 23:10:26    146s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.094, MEM:1349.2M
[12/22 23:10:26    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.170, MEM:1349.2M
[12/22 23:10:26    147s] OPERPROF: Starting pre-place ADS at level 1, MEM:1349.2M
[12/22 23:10:26    147s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1349.2M
[12/22 23:10:26    147s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1349.2M
[12/22 23:10:26    147s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.002, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.001, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.003, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.006, MEM:1350.2M
[12/22 23:10:26    147s] ADSU 0.061 -> 0.061. GS 40.320
[12/22 23:10:26    147s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.300, REAL:0.301, MEM:1350.2M
[12/22 23:10:26    147s] Average module density = 0.692.
[12/22 23:10:26    147s] Density for the design = 0.692.
[12/22 23:10:26    147s]        = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3072456 sites (9600811 um^2).
[12/22 23:10:26    147s] Pin Density = 0.02878.
[12/22 23:10:26    147s]             = total # of pins 88439 / total area 3072456.
[12/22 23:10:26    147s] OPERPROF: Starting spMPad at level 1, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:   Starting spContextMPad at level 2, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1350.2M
[12/22 23:10:26    147s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1350.2M
[12/22 23:10:27    147s] Initial padding reaches pin density 0.163 for top
[12/22 23:10:27    147s] InitPadU 0.692 -> 0.821 for top
[12/22 23:10:27    147s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/22 23:10:27    147s] Identified 6 spare or floating instances, with no clusters.
[12/22 23:10:27    147s] === lastAutoLevel = 10 
[12/22 23:10:27    147s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1350.2M
[12/22 23:10:27    147s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.081, MEM:1353.3M
[12/22 23:10:27    147s] OPERPROF: Starting spInitNetWt at level 1, MEM:1353.3M
[12/22 23:10:27    147s] 0 delay mode for cte enabled initNetWt.
[12/22 23:10:27    147s] no activity file in design. spp won't run.
[12/22 23:10:27    147s] [spp] 0
[12/22 23:10:27    147s] [adp] 0:1:1:3
[12/22 23:10:27    147s] 0 delay mode for cte disabled initNetWt.
[12/22 23:10:27    147s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.100, REAL:0.098, MEM:1354.3M
[12/22 23:10:27    147s] OPERPROF: Starting npMain at level 1, MEM:1355.3M
[12/22 23:10:29    149s] Iteration  1: Total net bbox = 2.391e+06 (6.89e+05 1.70e+06)
[12/22 23:10:29    149s]               Est.  stn bbox = 2.490e+06 (7.17e+05 1.77e+06)
[12/22 23:10:29    149s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1466.0M
[12/22 23:10:29    149s] OPERPROF: Finished npMain at level 1, CPU:1.590, REAL:2.590, MEM:1469.0M
[12/22 23:10:29    149s] User specified -module_cluster_mode =  0 
[12/22 23:10:30    149s] OPERPROF: Starting npMain at level 1, MEM:1469.0M
[12/22 23:10:30    150s] Iteration  2: Total net bbox = 2.391e+06 (6.89e+05 1.70e+06)
[12/22 23:10:30    150s]               Est.  stn bbox = 2.490e+06 (7.17e+05 1.77e+06)
[12/22 23:10:30    150s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1469.0M
[12/22 23:10:30    150s] Iteration  3: Total net bbox = 2.090e+06 (7.86e+05 1.30e+06)
[12/22 23:10:30    150s]               Est.  stn bbox = 2.201e+06 (8.31e+05 1.37e+06)
[12/22 23:10:30    150s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1509.1M
[12/22 23:10:30    150s] OPERPROF: Finished npMain at level 1, CPU:0.750, REAL:0.746, MEM:1509.1M
[12/22 23:10:30    150s] OPERPROF: Starting npMain at level 1, MEM:1509.1M
[12/22 23:10:31    150s] exp_mt_sequential is set from setPlaceMode option to 1
[12/22 23:10:31    150s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/22 23:10:31    150s] place_exp_mt_interval set to default 32
[12/22 23:10:31    150s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/22 23:10:35    155s] Iteration  4: Total net bbox = 1.582e+06 (6.79e+05 9.03e+05)
[12/22 23:10:35    155s]               Est.  stn bbox = 1.728e+06 (7.36e+05 9.92e+05)
[12/22 23:10:35    155s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1489.1M
[12/22 23:10:35    155s] OPERPROF: Finished npMain at level 1, CPU:4.800, REAL:4.810, MEM:1489.1M
[12/22 23:10:35    155s] OPERPROF: Starting npMain at level 1, MEM:1489.1M
[12/22 23:10:41    161s] Iteration  5: Total net bbox = 1.678e+06 (8.60e+05 8.17e+05)
[12/22 23:10:41    161s]               Est.  stn bbox = 1.842e+06 (9.40e+05 9.02e+05)
[12/22 23:10:41    161s]               cpu = 0:00:05.4 real = 0:00:05.0 mem = 1489.2M
[12/22 23:10:41    161s] OPERPROF: Finished npMain at level 1, CPU:5.990, REAL:5.992, MEM:1489.2M
[12/22 23:10:55    174s] nrCritNet: 0.00% ( 0 / 24565 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/22 23:10:55    174s] Iteration  6: Total net bbox = 1.729e+06 (9.02e+05 8.27e+05)
[12/22 23:10:55    174s]               Est.  stn bbox = 1.894e+06 (9.82e+05 9.12e+05)
[12/22 23:10:55    174s]               cpu = 0:00:27.0 real = 0:00:28.0 mem = 1505.9M
[12/22 23:10:55    174s] OPERPROF: Starting npMain at level 1, MEM:1505.9M
[12/22 23:10:56    176s] OPERPROF: Finished npMain at level 1, CPU:1.490, REAL:1.493, MEM:1542.0M
[12/22 23:10:56    176s] Iteration  7: Total net bbox = 2.752e+06 (1.41e+06 1.34e+06)
[12/22 23:10:56    176s]               Est.  stn bbox = 2.977e+06 (1.52e+06 1.46e+06)
[12/22 23:10:56    176s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1542.0M
[12/22 23:11:10    190s] nrCritNet: 0.00% ( 0 / 24565 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/22 23:11:10    190s] Iteration  8: Total net bbox = 2.752e+06 (1.41e+06 1.34e+06)
[12/22 23:11:10    190s]               Est.  stn bbox = 2.977e+06 (1.52e+06 1.46e+06)
[12/22 23:11:10    190s]               cpu = 0:00:13.8 real = 0:00:14.0 mem = 1542.0M
[12/22 23:11:10    190s] OPERPROF: Starting npMain at level 1, MEM:1542.0M
[12/22 23:11:12    191s] OPERPROF: Finished npMain at level 1, CPU:1.450, REAL:1.455, MEM:1542.0M
[12/22 23:11:12    191s] Iteration  9: Total net bbox = 2.953e+06 (1.59e+06 1.36e+06)
[12/22 23:11:12    191s]               Est.  stn bbox = 3.187e+06 (1.71e+06 1.48e+06)
[12/22 23:11:12    191s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1542.0M
[12/22 23:11:12    191s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/22 23:11:12    191s] User specified -fenceSpacing =  -1.0000 
[12/22 23:11:12    191s] User specified fence spacing: -1.0000 um
[12/22 23:11:12    191s] *** The nonConstraint instance area ratio is 0.661575 
[12/22 23:11:12    191s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.871265 
[12/22 23:11:12    191s] *** Total utilization of core box is 1.532841 
[12/22 23:11:12    191s] Start Auto fence creation, hasNoConInst = 1  .
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] ================== Start Auto-Fence Creation ==================
[12/22 23:11:12    191s] User define fence spacing: -1.0000 um
[12/22 23:11:12    191s] Number of Movable Guide      : 0
[12/22 23:11:12    191s] Number of Movable Region     : 0
[12/22 23:11:12    191s] Number of Movable Fence      : 0
[12/22 23:11:12    191s] Number of Movable Soft Guide : 0
[12/22 23:11:12    191s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/22 23:11:12    191s] Total Prefixed Objects       : 0
[12/22 23:11:12    191s] Total Partition Cut Objects  : 0
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] Number of Nested Objects    : 0
[12/22 23:11:12    191s] Number of Non-Nested Objects: 0
[12/22 23:11:12    191s] Number of Nested Sets       : 0
[12/22 23:11:12    191s] Number of Master&Clone Pairs: 0
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] Fence Spacing: 2.0000 um
[12/22 23:11:12    191s] Snap Spacing: X(0.6200 um), Y(5.0400 um)
[12/22 23:11:12    191s] Fence2Core Spaceing: 0.0000 um
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] ==== Design Information ====
[12/22 23:11:12    191s] Core site: (35340, 35280) - (3137820, 3129840)
[12/22 23:11:12    191s] Design Whitespace% : 100.00%
[12/22 23:11:12    191s] Maximum Logical Level: 0
[12/22 23:11:12    191s] Has Non-constraint Instance: 1
[12/22 23:11:12    191s] Allow Disjoint Whitespace: 0
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] ==To Place Non-Nested Objects==
[12/22 23:11:12    191s] Targets: 
[12/22 23:11:12    191s] Number of Total Targets: 0
[12/22 23:11:12    191s] 
[12/22 23:11:12    191s] ================== Finished Auto-Fence Creation ===============
[12/22 23:11:12    191s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1542.0M, mem_delta = 0.0M) ***
[12/22 23:11:12    191s] End Auto fence creation 1.
[12/22 23:11:12    191s] New Seed Flow: add CPU_wrapper as hinst seed
[12/22 23:11:12    191s] New Seed Flow: add IM1 as hinst seed
[12/22 23:11:12    191s] New Seed Flow: add DM1 as hinst seed
[12/22 23:11:12    192s] MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
[12/22 23:11:12    192s] MacroPlacer: Reading Data for Block Placer
[12/22 23:11:12    192s] MacroPlacer: total number of seeds contain macros: 3
[12/22 23:11:12    192s] MacroPlacer: total number of seeds:                3
[12/22 23:11:12    192s] MacroPlacer: total number of macros:               6
[12/22 23:11:12    192s] MacroPlacer: total number of clusters:             4
[12/22 23:11:12    192s] MacroPlacer: total number of ios:                  167
[12/22 23:11:12    192s] MacroPlacer: total number of nets:                 819
[12/22 23:11:12    192s] MacroPlacer: total number of keepouts:             0
[12/22 23:11:12    192s] MacroPlacer: total number of fences:               0
[12/22 23:11:12    192s] MacroPlacer: total number of fixed macros:         0
[12/22 23:11:12    192s] MacroPlacer:            805 2-pins nets
[12/22 23:11:12    192s] MacroPlacer:             13 3-pins nets
[12/22 23:11:12    192s] MacroPlacer:              1 4-pins nets
[12/22 23:11:12    192s] MacroPlacer:              0 5-pins nets
[12/22 23:11:12    192s] MacroPlacer: Merging nets.
[12/22 23:11:12    192s] MacroPlacer: total number of merged nets: 28
[12/22 23:11:12    192s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/22 23:11:12    192s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/22 23:11:12    192s] MacroPlacer: Finished data reading for Block Placer
[12/22 23:11:13    192s] ... in Multi-Level Module Mode...
[12/22 23:11:13    192s] Start generating contour.
[12/22 23:11:13    192s] Completed data preparation.
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] ================== Start to Place This Module ===============
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] ==== Design Information ====
[12/22 23:11:13    192s] Core site: (35340, 35280) - (3137820, 3129840)
[12/22 23:11:13    192s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/22 23:11:13    192s] ...
[12/22 23:11:13    192s] Calling Macro Packer
[12/22 23:11:13    192s] ...
[12/22 23:11:13    192s] 	 Packing whole design.
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] == Macro Placement Stage 0 (5)==
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] == Macro Placement Stage 0 (2)==
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] == Macro Placement Stage 1 (2)==
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] == Macro Placement Stage 1 (1)==
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] == Macro Placement Stage 2 (1)==
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] ---Succeed on placing blocks!
[12/22 23:11:13    192s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1542.0M, mem_delta = 0.0M) ***
[12/22 23:11:13    192s] Num of placed blocks:   6 / 6
[12/22 23:11:13    192s] Num of unplaced blocks: 0
[12/22 23:11:13    192s] 
[12/22 23:11:13    192s] ================== Done Placing This Module ===============
[12/22 23:11:13    192s] Placing Macro with -bp mode 6.
[12/22 23:11:13    192s] *** Done refineMacro, (cpu = 0:00:00.9, mem = 1542.0M, mem_delta = 0.0M) ***
[12/22 23:11:13    192s] $$$$ RefineAll Successacros
[12/22 23:11:13    192s] Iteration 10: Total net bbox = 4.027e+06 (2.20e+06 1.83e+06)
[12/22 23:11:13    192s]               Est.  stn bbox = 4.276e+06 (2.33e+06 1.94e+06)
[12/22 23:11:13    192s]               cpu = 0:00:45.2 real = 0:00:46.0 mem = 1542.0M
[12/22 23:11:13    192s] *** cost = 4.027e+06 (2.20e+06 1.83e+06) (cpu for global=0:00:45.2) real=464367:11:13***
[12/22 23:11:13    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1542.0M
[12/22 23:11:13    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1542.0M
[12/22 23:11:13    192s] Solver runtime cpu: 0:00:10.9 real: 0:00:10.9
[12/22 23:11:13    192s] Core Placement runtime cpu: 0:00:16.1 real: 0:00:16.0
[12/22 23:11:13    192s] *** Free Virtual Timing Model ...(mem=1542.0M)
[12/22 23:11:14    193s] checkFence: found no fence violation.
[12/22 23:11:14    193s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:11:14    193s] Checking routing tracks.....
[12/22 23:11:14    193s] Checking other grids.....
[12/22 23:11:14    193s] Checking FINFET Grid is on Manufacture Grid.....
[12/22 23:11:14    193s] Checking core/die box is on Grid.....
[12/22 23:11:14    193s] Checking snap rule ......
[12/22 23:11:14    193s] Checking Row is on grid......
[12/22 23:11:14    193s] Checking AreaIO row.....
[12/22 23:11:14    193s] Checking row out of die ...
[12/22 23:11:14    193s] Checking routing blockage.....
[12/22 23:11:14    193s] Checking components.....
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:11:14    193s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:11:14    193s] Checking IO Pads out of die...
[12/22 23:11:14    193s] Checking constraints (guide/region/fence).....
[12/22 23:11:14    193s] Checking groups.....
[12/22 23:11:14    193s] 
[12/22 23:11:14    193s] Checking Preroutes.....
[12/22 23:11:14    193s] No. of regular pre-routes not on tracks : 0 
[12/22 23:11:14    193s] 
[12/22 23:11:14    193s] Reporting Utilizations.....
[12/22 23:11:14    193s] 
[12/22 23:11:14    193s] Core utilization  = 69.207576
[12/22 23:11:14    193s] Effective Utilizations
[12/22 23:11:14    193s] #spOpts: N=180 
[12/22 23:11:14    193s] All LLGs are deleted
[12/22 23:11:14    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1527.4M
[12/22 23:11:14    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1527.4M
[12/22 23:11:14    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1527.4M
[12/22 23:11:14    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1527.4M
[12/22 23:11:14    193s] Core basic site is core_5040
[12/22 23:11:14    193s] Fast DP-INIT is on for default
[12/22 23:11:14    193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:11:14    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.078, MEM:1543.4M
[12/22 23:11:14    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.098, MEM:1543.4M
[12/22 23:11:14    193s] Average module density = 0.692.
[12/22 23:11:14    193s] Density for the design = 0.692.
[12/22 23:11:14    193s]        = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3072456 sites (9600811 um^2).
[12/22 23:11:14    193s] Pin Density = 0.02907.
[12/22 23:11:14    193s]             = total # of pins 89321 / total area 3072456.
[12/22 23:11:14    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1543.4M
[12/22 23:11:14    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1543.4M
[12/22 23:11:14    193s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:11:14    193s] 
[12/22 23:11:14    193s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:11:14    193s] Severity  ID               Count  Summary                                  
[12/22 23:11:14    193s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/22 23:11:14    193s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/22 23:11:14    193s] *** Message Summary: 12 warning(s), 0 error(s)
[12/22 23:11:14    193s] 
[12/22 23:11:14    193s] <CMD> ::mp::clearAllSeed
[12/22 23:11:14    193s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/22 23:11:14    193s] <CMD> planDesign
[12/22 23:11:14    193s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/22 23:11:15    193s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1351.4M
[12/22 23:11:15    193s] Deleted 0 physical inst  (cell - / prefix -).
[12/22 23:11:15    193s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1351.4M
[12/22 23:11:15    193s] ***** New seed flow = 1. *****  
[12/22 23:11:15    193s] Auto Seed: CPU_wrapper
[12/22 23:11:15    193s] Auto Seed: IM1
[12/22 23:11:15    193s] Auto Seed: DM1
[12/22 23:11:15    193s] Auto Macro Seed: DM1
[12/22 23:11:15    193s] Auto Macro Seed: IM1
[12/22 23:11:15    193s] Ignore PD Guides: numIgnoredGuide = 0 
[12/22 23:11:15    193s] INFO: #ExclusiveGroups=0
[12/22 23:11:15    193s] INFO: There are no Exclusive Groups.
[12/22 23:11:15    193s] *** Starting "NanoPlace(TM) placement v#2 (mem=1351.4M)" ...
[12/22 23:11:30    209s] *** Build Buffered Sizing Timing Model
[12/22 23:11:30    209s] (cpu=0:00:15.3 mem=1351.4M) ***
[12/22 23:11:30    209s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:11:30    209s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:11:30    209s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:11:30    209s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:11:31    209s] *** Build Virtual Sizing Timing Model
[12/22 23:11:31    209s] (cpu=0:00:16.1 mem=1351.4M) ***
[12/22 23:11:31    209s] No user-set net weight.
[12/22 23:11:31    209s] Net fanout histogram:
[12/22 23:11:31    209s] 2		: 14078 (57.3%) nets
[12/22 23:11:31    209s] 3		: 5731 (23.3%) nets
[12/22 23:11:31    209s] 4     -	14	: 4555 (18.5%) nets
[12/22 23:11:31    209s] 15    -	39	: 181 (0.7%) nets
[12/22 23:11:31    209s] 40    -	79	: 14 (0.1%) nets
[12/22 23:11:31    209s] 80    -	159	: 5 (0.0%) nets
[12/22 23:11:31    209s] 160   -	319	: 0 (0.0%) nets
[12/22 23:11:31    209s] 320   -	639	: 0 (0.0%) nets
[12/22 23:11:31    209s] 640   -	1279	: 0 (0.0%) nets
[12/22 23:11:31    209s] 1280  -	2559	: 0 (0.0%) nets
[12/22 23:11:31    209s] 2560  -	5119	: 1 (0.0%) nets
[12/22 23:11:31    209s] 5120+		: 0 (0.0%) nets
[12/22 23:11:31    209s] no activity file in design. spp won't run.
[12/22 23:11:31    209s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/22 23:11:31    210s] #spOpts: N=180 
[12/22 23:11:31    210s] All LLGs are deleted
[12/22 23:11:31    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1353.4M
[12/22 23:11:31    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1353.4M
[12/22 23:11:31    210s] #std cell=24662 (0 fixed + 24662 movable) #buf cell=3707 #inv cell=2678 #block=6 (6 floating + 0 preplaced)
[12/22 23:11:31    210s] #ioInst=0 #net=24565 #term=88439 #term/net=3.60, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/22 23:11:31    210s] stdCell: 24662 single + 0 double + 0 multi
[12/22 23:11:31    210s] Total standard cell length = 116.1564 (mm), area = 0.5854 (mm^2)
[12/22 23:11:31    210s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1354.4M
[12/22 23:11:31    210s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1354.4M
[12/22 23:11:31    210s] Core basic site is core_5040
[12/22 23:11:31    210s] SiteArray: non-trimmed site array dimensions = 614 x 5004
[12/22 23:11:31    210s] SiteArray: use 12,574,720 bytes
[12/22 23:11:31    210s] SiteArray: current memory after site array memory allocation 1355.4M
[12/22 23:11:31    210s] SiteArray: FP blocked sites are writable
[12/22 23:11:31    210s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:11:31    210s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1355.4M
[12/22 23:11:31    210s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1355.4M
[12/22 23:11:31    210s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.093, MEM:1355.4M
[12/22 23:11:31    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.179, MEM:1355.4M
[12/22 23:11:31    210s] OPERPROF: Starting pre-place ADS at level 1, MEM:1355.4M
[12/22 23:11:31    210s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1356.4M
[12/22 23:11:31    210s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1356.4M
[12/22 23:11:31    210s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.005, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.006, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.011, MEM:1357.4M
[12/22 23:11:31    210s] ADSU 0.061 -> 0.061. GS 40.320
[12/22 23:11:31    210s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.340, REAL:0.338, MEM:1357.4M
[12/22 23:11:31    210s] Average module density = 0.692.
[12/22 23:11:31    210s] Density for the design = 0.692.
[12/22 23:11:31    210s]        = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3072456 sites (9600811 um^2).
[12/22 23:11:31    210s] Pin Density = 0.02878.
[12/22 23:11:31    210s]             = total # of pins 88439 / total area 3072456.
[12/22 23:11:31    210s] OPERPROF: Starting spMPad at level 1, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:   Starting spContextMPad at level 2, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1357.4M
[12/22 23:11:31    210s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1357.4M
[12/22 23:11:32    210s] Initial padding reaches pin density 0.163 for top
[12/22 23:11:32    210s] InitPadU 0.692 -> 0.821 for top
[12/22 23:11:32    210s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/22 23:11:32    210s] Identified 6 spare or floating instances, with no clusters.
[12/22 23:11:32    210s] === lastAutoLevel = 10 
[12/22 23:11:32    210s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1357.4M
[12/22 23:11:32    211s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.084, MEM:1360.4M
[12/22 23:11:32    211s] OPERPROF: Starting spInitNetWt at level 1, MEM:1360.4M
[12/22 23:11:32    211s] 0 delay mode for cte enabled initNetWt.
[12/22 23:11:32    211s] no activity file in design. spp won't run.
[12/22 23:11:32    211s] [spp] 0
[12/22 23:11:32    211s] [adp] 0:1:1:3
[12/22 23:11:32    211s] 0 delay mode for cte disabled initNetWt.
[12/22 23:11:32    211s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.170, REAL:0.172, MEM:1360.4M
[12/22 23:11:32    211s] OPERPROF: Starting npMain at level 1, MEM:1360.4M
[12/22 23:11:33    212s] Iteration  1: Total net bbox = 2.277e+06 (1.19e+06 1.09e+06)
[12/22 23:11:33    212s]               Est.  stn bbox = 2.395e+06 (1.26e+06 1.14e+06)
[12/22 23:11:33    212s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1445.2M
[12/22 23:11:33    212s] OPERPROF: Finished npMain at level 1, CPU:1.320, REAL:1.327, MEM:1446.2M
[12/22 23:11:33    212s] User specified -module_cluster_mode =  0 
[12/22 23:11:33    212s] OPERPROF: Starting npMain at level 1, MEM:1446.2M
[12/22 23:11:34    213s] Iteration  2: Total net bbox = 2.277e+06 (1.19e+06 1.09e+06)
[12/22 23:11:34    213s]               Est.  stn bbox = 2.395e+06 (1.26e+06 1.14e+06)
[12/22 23:11:34    213s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1443.2M
[12/22 23:11:34    213s] Iteration  3: Total net bbox = 2.287e+06 (1.19e+06 1.09e+06)
[12/22 23:11:34    213s]               Est.  stn bbox = 2.408e+06 (1.26e+06 1.15e+06)
[12/22 23:11:34    213s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1483.2M
[12/22 23:11:34    213s] OPERPROF: Finished npMain at level 1, CPU:0.710, REAL:0.708, MEM:1483.2M
[12/22 23:11:34    213s] OPERPROF: Starting npMain at level 1, MEM:1483.2M
[12/22 23:11:35    214s] Iteration  4: Total net bbox = 2.287e+06 (1.19e+06 1.09e+06)
[12/22 23:11:35    214s]               Est.  stn bbox = 2.408e+06 (1.26e+06 1.15e+06)
[12/22 23:11:35    214s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1483.2M
[12/22 23:11:35    214s] OPERPROF: Finished npMain at level 1, CPU:0.710, REAL:0.703, MEM:1483.2M
[12/22 23:11:35    214s] OPERPROF: Starting npMain at level 1, MEM:1483.2M
[12/22 23:11:44    223s] Iteration  5: Total net bbox = 1.814e+06 (9.43e+05 8.70e+05)
[12/22 23:11:44    223s]               Est.  stn bbox = 1.996e+06 (1.05e+06 9.45e+05)
[12/22 23:11:44    223s]               cpu = 0:00:08.7 real = 0:00:09.0 mem = 1483.3M
[12/22 23:11:44    223s] OPERPROF: Finished npMain at level 1, CPU:9.320, REAL:9.313, MEM:1483.3M
[12/22 23:11:58    237s] nrCritNet: 0.00% ( 0 / 24565 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/22 23:11:58    237s] Iteration  6: Total net bbox = 1.870e+06 (9.88e+05 8.82e+05)
[12/22 23:11:58    237s]               Est.  stn bbox = 2.053e+06 (1.10e+06 9.57e+05)
[12/22 23:11:58    237s]               cpu = 0:00:26.3 real = 0:00:26.0 mem = 1498.0M
[12/22 23:11:58    237s] OPERPROF: Starting npMain at level 1, MEM:1498.0M
[12/22 23:12:00    239s] OPERPROF: Finished npMain at level 1, CPU:1.460, REAL:1.467, MEM:1553.7M
[12/22 23:12:00    239s] Iteration  7: Total net bbox = 3.563e+06 (2.04e+06 1.53e+06)
[12/22 23:12:00    239s]               Est.  stn bbox = 3.881e+06 (2.24e+06 1.64e+06)
[12/22 23:12:00    239s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1553.7M
[12/22 23:12:13    252s] nrCritNet: 0.00% ( 0 / 24565 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/22 23:12:14    252s] Iteration  8: Total net bbox = 3.563e+06 (2.04e+06 1.53e+06)
[12/22 23:12:14    252s]               Est.  stn bbox = 3.881e+06 (2.24e+06 1.64e+06)
[12/22 23:12:14    252s]               cpu = 0:00:13.7 real = 0:00:14.0 mem = 1553.7M
[12/22 23:12:14    252s] OPERPROF: Starting npMain at level 1, MEM:1553.7M
[12/22 23:12:29    268s] OPERPROF: Finished npMain at level 1, CPU:15.310, REAL:15.270, MEM:1553.7M
[12/22 23:12:29    268s] Iteration  9: Total net bbox = 1.436e+06 (5.87e+05 8.49e+05)
[12/22 23:12:29    268s]               Est.  stn bbox = 1.528e+06 (6.25e+05 9.03e+05)
[12/22 23:12:29    268s]               cpu = 0:00:15.4 real = 0:00:15.0 mem = 1553.7M
[12/22 23:12:29    268s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/22 23:12:29    268s] User specified -fenceSpacing =  -1.0000 
[12/22 23:12:29    268s] User specified fence spacing: -1.0000 um
[12/22 23:12:29    268s] *** The nonConstraint instance area ratio is 0.661575 
[12/22 23:12:29    268s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.852010 
[12/22 23:12:29    268s] *** Total utilization of core box is 1.513586 
[12/22 23:12:29    268s] Start Auto fence creation, hasNoConInst = 1  .
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] ================== Start Auto-Fence Creation ==================
[12/22 23:12:29    268s] User define fence spacing: -1.0000 um
[12/22 23:12:29    268s] Number of Movable Guide      : 0
[12/22 23:12:29    268s] Number of Movable Region     : 0
[12/22 23:12:29    268s] Number of Movable Fence      : 0
[12/22 23:12:29    268s] Number of Movable Soft Guide : 0
[12/22 23:12:29    268s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/22 23:12:29    268s] Total Prefixed Objects       : 0
[12/22 23:12:29    268s] Total Partition Cut Objects  : 0
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] Number of Nested Objects    : 0
[12/22 23:12:29    268s] Number of Non-Nested Objects: 0
[12/22 23:12:29    268s] Number of Nested Sets       : 0
[12/22 23:12:29    268s] Number of Master&Clone Pairs: 0
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] Fence Spacing: 2.0000 um
[12/22 23:12:29    268s] Snap Spacing: X(0.6200 um), Y(5.0400 um)
[12/22 23:12:29    268s] Fence2Core Spaceing: 0.0000 um
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] ==== Design Information ====
[12/22 23:12:29    268s] Core site: (35340, 35280) - (3137820, 3129840)
[12/22 23:12:29    268s] Design Whitespace% : 100.00%
[12/22 23:12:29    268s] Maximum Logical Level: 0
[12/22 23:12:29    268s] Has Non-constraint Instance: 1
[12/22 23:12:29    268s] Allow Disjoint Whitespace: 0
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] ==To Place Non-Nested Objects==
[12/22 23:12:29    268s] Targets: 
[12/22 23:12:29    268s] Number of Total Targets: 0
[12/22 23:12:29    268s] 
[12/22 23:12:29    268s] ================== Finished Auto-Fence Creation ===============
[12/22 23:12:29    268s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1553.7M, mem_delta = 0.0M) ***
[12/22 23:12:29    268s] End Auto fence creation 1.
[12/22 23:12:29    268s] New Seed Flow: add CPU_wrapper as hinst seed
[12/22 23:12:29    268s] New Seed Flow: add IM1 as hinst seed
[12/22 23:12:29    268s] New Seed Flow: add DM1 as hinst seed
[12/22 23:12:29    268s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/22 23:12:29    268s] MacroPlacer: Reading Data for Block Placer
[12/22 23:12:29    268s] MacroPlacer: total number of seeds contain macros: 3
[12/22 23:12:29    268s] MacroPlacer: total number of seeds:                3
[12/22 23:12:29    268s] MacroPlacer: total number of macros:               6
[12/22 23:12:29    268s] MacroPlacer: total number of clusters:             4
[12/22 23:12:29    268s] MacroPlacer: total number of ios:                  167
[12/22 23:12:29    268s] MacroPlacer: total number of nets:                 819
[12/22 23:12:29    268s] MacroPlacer: total number of keepouts:             0
[12/22 23:12:29    268s] MacroPlacer: total number of fences:               0
[12/22 23:12:29    268s] MacroPlacer: total number of fixed macros:         0
[12/22 23:12:29    268s] MacroPlacer:            805 2-pins nets
[12/22 23:12:29    268s] MacroPlacer:             13 3-pins nets
[12/22 23:12:29    268s] MacroPlacer:              1 4-pins nets
[12/22 23:12:29    268s] MacroPlacer:              0 5-pins nets
[12/22 23:12:29    268s] MacroPlacer: Merging nets.
[12/22 23:12:29    268s] MacroPlacer: total number of merged nets: 28
[12/22 23:12:29    268s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/22 23:12:29    268s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/22 23:12:30    268s] MacroPlacer: Finished data reading for Block Placer
[12/22 23:12:30    269s] ... in Multi-Level Module Mode...
[12/22 23:12:30    269s] Start generating contour.
[12/22 23:12:30    269s] Completed data preparation.
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] ================== Start to Place This Module ===============
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] ==== Design Information ====
[12/22 23:12:30    269s] Core site: (35340, 35280) - (3137820, 3129840)
[12/22 23:12:30    269s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/22 23:12:30    269s] ...
[12/22 23:12:30    269s] Calling Macro Packer
[12/22 23:12:30    269s] ...
[12/22 23:12:30    269s] 	 Packing whole design.
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] == Macro Placement Stage 0 (5)==
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] == Macro Placement Stage 0 (1)==
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] == Macro Placement Stage 1 (1)==
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] == Macro Placement Stage 1 (1)==
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] == Macro Placement Stage 2 (1)==
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] ---Place failed!
[12/22 23:12:30    269s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1585.7M, mem_delta = 0.0M) ***
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] == Macro Placement Stage 2 (1)==
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] ---Place failed!
[12/22 23:12:30    269s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1585.7M, mem_delta = 0.0M) ***
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] == Macro Placement Stage 0 (7)==
[12/22 23:12:30    269s] 
[12/22 23:12:30    269s] ---Place failed!
[12/22 23:12:30    269s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1585.7M, mem_delta = 0.0M) ***
[12/22 23:12:30    269s]  Calling Refine Macro to legalize non-constrained macros ...
[12/22 23:12:30    269s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/22 23:12:30    269s] MacroPlacer: fixing overlap at ( 1138.7830 1292.4450 ).
[12/22 23:12:30    269s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/22 23:12:30    269s] MacroPlacer:  number of overlaps: 13
[12/22 23:12:30    269s] ...
[12/22 23:12:30    269s] MacroPlacer: End Search and Repair.
[12/22 23:12:30    269s] MacroPlacer: Start final net length optimize.
[12/22 23:12:30    269s] MacroPlacer: Finished final net length optimize.
[12/22 23:12:30    269s] MacroPlacer: incr step:1   weightedSeedWireLength: 3057487010
[12/22 23:12:30    269s] MacroPlacer: Program completes.
[12/22 23:12:31    269s] Num of placed blocks:   0 / 6
[12/22 23:12:31    269s] Num of unplaced blocks: 6
[12/22 23:12:31    269s] 
[12/22 23:12:31    269s] ================== Done Placing This Module ===============
[12/22 23:12:31    269s] Placing Macro with -bp mode 6.
[12/22 23:12:31    269s] *** Done refineMacro, (cpu = 0:00:01.0, mem = 1585.7M, mem_delta = 32.0M) ***
[12/22 23:12:31    269s] $$$$ RefineAll Successacros
[12/22 23:12:31    269s] Iteration 10: Total net bbox = 2.496e+06 (1.17e+06 1.33e+06)
[12/22 23:12:31    269s]               Est.  stn bbox = 2.616e+06 (1.22e+06 1.39e+06)
[12/22 23:12:31    269s]               cpu = 0:00:58.5 real = 0:00:59.0 mem = 1585.7M
[12/22 23:12:31    269s] *** cost = 2.496e+06 (1.17e+06 1.33e+06) (cpu for global=0:00:58.5) real=464367:12:31***
[12/22 23:12:31    269s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1585.7M
[12/22 23:12:31    269s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1585.7M
[12/22 23:12:31    269s] Solver runtime cpu: 0:00:23.9 real: 0:00:23.8
[12/22 23:12:31    269s] Core Placement runtime cpu: 0:00:28.8 real: 0:00:29.0
[12/22 23:12:31    269s] *** Free Virtual Timing Model ...(mem=1585.7M)
[12/22 23:12:31    269s] checkFence: found no fence violation.
[12/22 23:12:31    269s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:12:31    269s] Checking routing tracks.....
[12/22 23:12:31    269s] Checking other grids.....
[12/22 23:12:31    269s] Checking FINFET Grid is on Manufacture Grid.....
[12/22 23:12:31    269s] Checking core/die box is on Grid.....
[12/22 23:12:31    269s] Checking snap rule ......
[12/22 23:12:31    269s] Checking Row is on grid......
[12/22 23:12:31    269s] Checking AreaIO row.....
[12/22 23:12:31    269s] Checking row out of die ...
[12/22 23:12:31    269s] Checking routing blockage.....
[12/22 23:12:31    269s] Checking components.....
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:12:31    269s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:12:31    269s] Checking IO Pads out of die...
[12/22 23:12:31    269s] Checking constraints (guide/region/fence).....
[12/22 23:12:31    269s] Checking groups.....
[12/22 23:12:31    269s] 
[12/22 23:12:31    269s] Checking Preroutes.....
[12/22 23:12:31    269s] No. of regular pre-routes not on tracks : 0 
[12/22 23:12:31    269s] 
[12/22 23:12:31    269s] Reporting Utilizations.....
[12/22 23:12:31    269s] 
[12/22 23:12:31    269s] Core utilization  = 69.207576
[12/22 23:12:31    269s] Effective Utilizations
[12/22 23:12:31    269s] #spOpts: N=180 
[12/22 23:12:31    269s] All LLGs are deleted
[12/22 23:12:31    269s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1571.0M
[12/22 23:12:31    269s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1571.0M
[12/22 23:12:31    269s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1571.0M
[12/22 23:12:31    269s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1571.0M
[12/22 23:12:31    269s] Core basic site is core_5040
[12/22 23:12:31    269s] Fast DP-INIT is on for default
[12/22 23:12:31    270s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:12:31    270s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.076, MEM:1571.0M
[12/22 23:12:31    270s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.097, MEM:1571.0M
[12/22 23:12:31    270s] Average module density = 0.692.
[12/22 23:12:31    270s] Density for the design = 0.692.
[12/22 23:12:31    270s]        = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3072456 sites (9600811 um^2).
[12/22 23:12:31    270s] Pin Density = 0.02907.
[12/22 23:12:31    270s]             = total # of pins 89321 / total area 3072456.
[12/22 23:12:31    270s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1571.0M
[12/22 23:12:31    270s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1571.0M
[12/22 23:12:31    270s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:12:31    270s] 
[12/22 23:12:31    270s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:12:31    270s] Severity  ID               Count  Summary                                  
[12/22 23:12:31    270s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/22 23:12:31    270s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/22 23:12:31    270s] *** Message Summary: 12 warning(s), 0 error(s)
[12/22 23:12:31    270s] 
[12/22 23:12:44    272s] <CMD> getIoFlowFlag
[12/22 23:13:25    279s] <CMD> ::mp::clearAllSeed
[12/22 23:13:25    279s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/22 23:13:25    279s] <CMD> planDesign
[12/22 23:13:25    279s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/22 23:13:25    279s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1386.0M
[12/22 23:13:25    279s] Deleted 0 physical inst  (cell - / prefix -).
[12/22 23:13:25    279s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1386.0M
[12/22 23:13:25    279s] ***** New seed flow = 1. *****  
[12/22 23:13:25    279s] Auto Seed: CPU_wrapper
[12/22 23:13:25    279s] Auto Seed: IM1
[12/22 23:13:25    279s] Auto Seed: DM1
[12/22 23:13:25    279s] Auto Macro Seed: DM1
[12/22 23:13:25    279s] Auto Macro Seed: IM1
[12/22 23:13:25    279s] Ignore PD Guides: numIgnoredGuide = 0 
[12/22 23:13:25    279s] INFO: #ExclusiveGroups=0
[12/22 23:13:25    279s] INFO: There are no Exclusive Groups.
[12/22 23:13:25    279s] *** Starting "NanoPlace(TM) placement v#2 (mem=1386.0M)" ...
[12/22 23:13:41    294s] *** Build Buffered Sizing Timing Model
[12/22 23:13:41    294s] (cpu=0:00:15.4 mem=1394.8M) ***
[12/22 23:13:41    294s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:13:41    294s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:13:41    294s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:13:41    294s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:13:42    295s] *** Build Virtual Sizing Timing Model
[12/22 23:13:42    295s] (cpu=0:00:16.2 mem=1394.8M) ***
[12/22 23:13:42    295s] No user-set net weight.
[12/22 23:13:42    295s] Net fanout histogram:
[12/22 23:13:42    295s] 2		: 14078 (57.3%) nets
[12/22 23:13:42    295s] 3		: 5731 (23.3%) nets
[12/22 23:13:42    295s] 4     -	14	: 4555 (18.5%) nets
[12/22 23:13:42    295s] 15    -	39	: 181 (0.7%) nets
[12/22 23:13:42    295s] 40    -	79	: 14 (0.1%) nets
[12/22 23:13:42    295s] 80    -	159	: 5 (0.0%) nets
[12/22 23:13:42    295s] 160   -	319	: 0 (0.0%) nets
[12/22 23:13:42    295s] 320   -	639	: 0 (0.0%) nets
[12/22 23:13:42    295s] 640   -	1279	: 0 (0.0%) nets
[12/22 23:13:42    295s] 1280  -	2559	: 0 (0.0%) nets
[12/22 23:13:42    295s] 2560  -	5119	: 1 (0.0%) nets
[12/22 23:13:42    295s] 5120+		: 0 (0.0%) nets
[12/22 23:13:42    295s] no activity file in design. spp won't run.
[12/22 23:13:42    295s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/22 23:13:42    295s] #spOpts: N=180 
[12/22 23:13:42    295s] All LLGs are deleted
[12/22 23:13:42    295s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1394.8M
[12/22 23:13:42    295s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1394.8M
[12/22 23:13:42    295s] #std cell=24662 (0 fixed + 24662 movable) #buf cell=3707 #inv cell=2678 #block=6 (6 floating + 0 preplaced)
[12/22 23:13:42    295s] #ioInst=0 #net=24565 #term=88439 #term/net=3.60, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/22 23:13:42    295s] stdCell: 24662 single + 0 double + 0 multi
[12/22 23:13:42    295s] Total standard cell length = 116.1564 (mm), area = 0.5854 (mm^2)
[12/22 23:13:42    295s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1394.8M
[12/22 23:13:42    295s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1394.8M
[12/22 23:13:42    295s] Core basic site is core_5040
[12/22 23:13:42    295s] SiteArray: non-trimmed site array dimensions = 614 x 5004
[12/22 23:13:42    295s] SiteArray: use 12,574,720 bytes
[12/22 23:13:42    295s] SiteArray: current memory after site array memory allocation 1394.8M
[12/22 23:13:42    295s] SiteArray: FP blocked sites are writable
[12/22 23:13:42    295s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:13:42    295s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1394.8M
[12/22 23:13:42    295s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1394.8M
[12/22 23:13:42    295s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.103, MEM:1394.8M
[12/22 23:13:42    295s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.184, MEM:1394.8M
[12/22 23:13:42    295s] OPERPROF: Starting pre-place ADS at level 1, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.004, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.005, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.008, MEM:1394.8M
[12/22 23:13:42    296s] ADSU 0.061 -> 0.061. GS 40.320
[12/22 23:13:42    296s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.300, REAL:0.302, MEM:1394.8M
[12/22 23:13:42    296s] Average module density = 0.692.
[12/22 23:13:42    296s] Density for the design = 0.692.
[12/22 23:13:42    296s]        = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3072456 sites (9600811 um^2).
[12/22 23:13:42    296s] Pin Density = 0.02878.
[12/22 23:13:42    296s]             = total # of pins 88439 / total area 3072456.
[12/22 23:13:42    296s] OPERPROF: Starting spMPad at level 1, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:   Starting spContextMPad at level 2, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1394.8M
[12/22 23:13:42    296s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1394.8M
[12/22 23:13:43    296s] Initial padding reaches pin density 0.163 for top
[12/22 23:13:43    296s] InitPadU 0.692 -> 0.821 for top
[12/22 23:13:43    296s] Identified 6 spare or floating instances, with no clusters.
[12/22 23:13:43    296s] === lastAutoLevel = 10 
[12/22 23:13:43    296s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1394.8M
[12/22 23:13:43    296s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.080, MEM:1394.8M
[12/22 23:13:43    296s] OPERPROF: Starting spInitNetWt at level 1, MEM:1394.8M
[12/22 23:13:43    296s] 0 delay mode for cte enabled initNetWt.
[12/22 23:13:43    296s] no activity file in design. spp won't run.
[12/22 23:13:43    296s] [spp] 0
[12/22 23:13:43    296s] [adp] 0:1:1:3
[12/22 23:13:43    296s] 0 delay mode for cte disabled initNetWt.
[12/22 23:13:43    296s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.170, REAL:0.168, MEM:1394.8M
[12/22 23:13:43    296s] User specified -module_cluster_mode =  0 
[12/22 23:13:43    297s] OPERPROF: Starting npMain at level 1, MEM:1394.8M
[12/22 23:13:44    297s] OPERPROF: Finished npMain at level 1, CPU:0.600, REAL:0.598, MEM:1459.5M
[12/22 23:13:44    297s] Iteration  7: Total net bbox = 5.301e+07 (2.60e+07 2.70e+07)
[12/22 23:13:44    297s]               Est.  stn bbox = 5.767e+07 (2.83e+07 2.93e+07)
[12/22 23:13:44    297s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1459.5M
[12/22 23:14:00    314s] nrCritNet: 1.99% ( 489 / 24565 ) cutoffSlk: -9012.5ps stdDelay: 53.6ps
[12/22 23:14:00    314s] Iteration  8: Total net bbox = 5.301e+07 (2.60e+07 2.70e+07)
[12/22 23:14:00    314s]               Est.  stn bbox = 5.767e+07 (2.83e+07 2.93e+07)
[12/22 23:14:00    314s]               cpu = 0:00:16.4 real = 0:00:16.0 mem = 1474.2M
[12/22 23:14:00    314s] OPERPROF: Starting npMain at level 1, MEM:1474.2M
[12/22 23:14:01    314s] OPERPROF: Finished npMain at level 1, CPU:0.590, REAL:0.597, MEM:1513.6M
[12/22 23:14:01    314s] Iteration  9: Total net bbox = 5.287e+07 (2.59e+07 2.70e+07)
[12/22 23:14:01    314s]               Est.  stn bbox = 5.749e+07 (2.82e+07 2.93e+07)
[12/22 23:14:01    314s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1513.6M
[12/22 23:14:01    314s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/22 23:14:01    314s] New Seed Flow: add CPU_wrapper as hinst seed
[12/22 23:14:01    314s] New Seed Flow: add IM1 as hinst seed
[12/22 23:14:01    314s] New Seed Flow: add DM1 as hinst seed
[12/22 23:14:01    314s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/22 23:14:01    314s] MacroPlacer: Reading Data for Block Placer
[12/22 23:14:01    315s] MacroPlacer: total number of seeds contain macros: 3
[12/22 23:14:01    315s] MacroPlacer: total number of seeds:                3
[12/22 23:14:01    315s] MacroPlacer: total number of macros:               6
[12/22 23:14:01    315s] MacroPlacer: total number of clusters:             4
[12/22 23:14:01    315s] MacroPlacer: total number of ios:                  167
[12/22 23:14:01    315s] MacroPlacer: total number of nets:                 819
[12/22 23:14:01    315s] MacroPlacer: total number of keepouts:             0
[12/22 23:14:01    315s] MacroPlacer: total number of fences:               0
[12/22 23:14:01    315s] MacroPlacer: total number of fixed macros:         0
[12/22 23:14:01    315s] MacroPlacer:            805 2-pins nets
[12/22 23:14:01    315s] MacroPlacer:             13 3-pins nets
[12/22 23:14:01    315s] MacroPlacer:              1 4-pins nets
[12/22 23:14:01    315s] MacroPlacer:              0 5-pins nets
[12/22 23:14:01    315s] MacroPlacer: Merging nets.
[12/22 23:14:01    315s] MacroPlacer: total number of merged nets: 28
[12/22 23:14:01    315s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/22 23:14:01    315s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/22 23:14:01    315s] MacroPlacer: Finished data reading for Block Placer
[12/22 23:14:02    315s] ... in Multi-Level Module Mode...
[12/22 23:14:02    315s] Start generating contour.
[12/22 23:14:02    315s] Completed data preparation.
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] ================== Start to Place This Module ===============
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] ==== Design Information ====
[12/22 23:14:02    315s] Core site: (35340, 35280) - (3137820, 3129840)
[12/22 23:14:02    315s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/22 23:14:02    315s] ...
[12/22 23:14:02    315s] Calling Macro Packer
[12/22 23:14:02    315s] ...
[12/22 23:14:02    315s] 	 Packing whole design.
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] == Macro Placement Stage 0 (5)==
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] == Macro Placement Stage 0 (1)==
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] == Macro Placement Stage 1 (1)==
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] == Macro Placement Stage 1 (1)==
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] == Macro Placement Stage 2 (1)==
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] ---Place failed!
[12/22 23:14:02    315s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1545.6M, mem_delta = 0.0M) ***
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] == Macro Placement Stage 2 (1)==
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] ---Place failed!
[12/22 23:14:02    315s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1545.6M, mem_delta = 0.0M) ***
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] == Macro Placement Stage 0 (7)==
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] ---Place failed!
[12/22 23:14:02    315s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1545.6M, mem_delta = 0.0M) ***
[12/22 23:14:02    315s]  Calling Refine Macro to legalize non-constrained macros ...
[12/22 23:14:02    315s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/22 23:14:02    315s] MacroPlacer: fixing overlap at (  817.2060 2950.6700 ).
[12/22 23:14:02    315s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/22 23:14:02    315s] MacroPlacer:  number of overlaps: 8
[12/22 23:14:02    315s] ...
[12/22 23:14:02    315s] MacroPlacer: End Search and Repair.
[12/22 23:14:02    315s] MacroPlacer: Start final net length optimize.
[12/22 23:14:02    315s] MacroPlacer: Finished final net length optimize.
[12/22 23:14:02    315s] MacroPlacer: incr step:1   weightedSeedWireLength: 1678216188
[12/22 23:14:02    315s] MacroPlacer: Program completes.
[12/22 23:14:02    315s] Num of placed blocks:   0 / 6
[12/22 23:14:02    315s] Num of unplaced blocks: 6
[12/22 23:14:02    315s] 
[12/22 23:14:02    315s] ================== Done Placing This Module ===============
[12/22 23:14:02    315s] Placing Macro with -bp mode 6.
[12/22 23:14:02    315s] *** Done refineMacro, (cpu = 0:00:01.0, mem = 1545.6M, mem_delta = 32.0M) ***
[12/22 23:14:02    315s] $$$$ RefineAll Successacros
[12/22 23:14:02    315s] Iteration 10: Total net bbox = 5.278e+07 (2.60e+07 2.67e+07)
[12/22 23:14:02    315s]               Est.  stn bbox = 5.740e+07 (2.84e+07 2.90e+07)
[12/22 23:14:02    315s]               cpu = 0:00:19.3 real = 0:00:19.0 mem = 1545.6M
[12/22 23:14:02    315s] *** cost = 5.278e+07 (2.60e+07 2.67e+07) (cpu for global=0:00:19.3) real=464367:14:02***
[12/22 23:14:03    315s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1545.6M
[12/22 23:14:03    315s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1545.6M
[12/22 23:14:03    315s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/22 23:14:03    315s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:02.0
[12/22 23:14:03    315s] *** Free Virtual Timing Model ...(mem=1545.6M)
[12/22 23:14:03    316s] checkFence: found no fence violation.
[12/22 23:14:03    316s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:14:03    316s] Checking routing tracks.....
[12/22 23:14:03    316s] Checking other grids.....
[12/22 23:14:03    316s] Checking FINFET Grid is on Manufacture Grid.....
[12/22 23:14:03    316s] Checking core/die box is on Grid.....
[12/22 23:14:03    316s] Checking snap rule ......
[12/22 23:14:03    316s] Checking Row is on grid......
[12/22 23:14:03    316s] Checking AreaIO row.....
[12/22 23:14:03    316s] Checking row out of die ...
[12/22 23:14:03    316s] Checking routing blockage.....
[12/22 23:14:03    316s] Checking components.....
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:14:03    316s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:14:03    316s] Checking IO Pads out of die...
[12/22 23:14:03    316s] Checking constraints (guide/region/fence).....
[12/22 23:14:03    316s] Checking groups.....
[12/22 23:14:03    316s] 
[12/22 23:14:03    316s] Checking Preroutes.....
[12/22 23:14:03    316s] No. of regular pre-routes not on tracks : 0 
[12/22 23:14:03    316s] 
[12/22 23:14:03    316s] Reporting Utilizations.....
[12/22 23:14:03    316s] 
[12/22 23:14:03    316s] Core utilization  = 69.207576
[12/22 23:14:03    316s] Effective Utilizations
[12/22 23:14:03    316s] #spOpts: N=180 
[12/22 23:14:03    316s] All LLGs are deleted
[12/22 23:14:03    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.0M
[12/22 23:14:03    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1531.0M
[12/22 23:14:03    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1531.0M
[12/22 23:14:03    316s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1531.0M
[12/22 23:14:03    316s] Core basic site is core_5040
[12/22 23:14:03    316s] Fast DP-INIT is on for default
[12/22 23:14:03    316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:14:03    316s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.078, MEM:1531.0M
[12/22 23:14:03    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.098, MEM:1531.0M
[12/22 23:14:03    316s] Average module density = 0.692.
[12/22 23:14:03    316s] Density for the design = 0.692.
[12/22 23:14:03    316s]        = (stdcell_area 187349 sites (585428 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3072456 sites (9600811 um^2).
[12/22 23:14:03    316s] Pin Density = 0.02907.
[12/22 23:14:03    316s]             = total # of pins 89321 / total area 3072456.
[12/22 23:14:03    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.0M
[12/22 23:14:03    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1531.0M
[12/22 23:14:03    316s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:14:03    316s] 
[12/22 23:14:03    316s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:14:03    316s] Severity  ID               Count  Summary                                  
[12/22 23:14:03    316s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/22 23:14:03    316s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/22 23:14:03    316s] *** Message Summary: 12 warning(s), 0 error(s)
[12/22 23:14:03    316s] 
[12/22 23:14:16    318s] <CMD> panPage -1 0
[12/22 23:14:19    319s] <CMD> zoomBox -3967.33300 -506.41900 2975.05800 2975.21300
[12/22 23:14:20    319s] <CMD> zoomBox -4887.46800 -756.89600 3280.05100 3339.14200
[12/22 23:14:21    319s] <CMD> zoomBox -3967.33400 -506.41900 2975.05900 2975.21400
[12/22 23:14:21    319s] <CMD> zoomBox -5969.98100 -1051.57500 3638.86700 3767.29400
[12/22 23:14:22    319s] <CMD> zoomBox -5969.98100 -1533.46200 3638.86700 3285.40700
[12/22 23:14:23    320s] <CMD> zoomBox -5969.98100 -1051.57500 3638.86700 3767.29400
[12/22 23:14:25    320s] <CMD> panPage 1 0
[12/22 23:14:25    320s] <CMD> panPage -1 0
[12/22 23:14:28    321s] <CMD> gui_select -rect {-509.75200 -647.11400 -1272.45000 -600.88900}
[12/22 23:14:30    321s] <CMD> zoomBox -9283.12700 -1538.78900 4016.31900 5130.92700
[12/22 23:14:30    321s] <CMD> zoomBox -6329.32000 -1087.08500 3279.53100 3731.78600
[12/22 23:14:31    321s] <CMD> zoomBox -6782.04600 -1816.13500 4522.48600 3853.12500
[12/22 23:14:32    321s] <CMD> zoomBox -7299.06900 -2677.44100 6000.38000 3992.27700
[12/22 23:14:34    322s] <CMD> panPage 1 0
[12/22 23:14:35    322s] <CMD> panPage -1 0
[12/22 23:14:36    322s] <CMD> zoomBox -7675.88200 -2948.40700 7970.53000 4898.32000
[12/22 23:14:37    323s] <CMD> zoomBox -6521.45300 -2414.94300 6777.99700 4254.77500
[12/22 23:14:38    323s] <CMD> zoomBox -5451.42000 -1779.16100 5853.11400 3890.10000
[12/22 23:14:38    323s] <CMD> zoomBox -6421.88800 -2744.83100 6877.56400 3924.88800
[12/22 23:14:40    323s] <CMD> zoomBox -8876.10700 -3145.30300 9531.43900 6086.14200
[12/22 23:14:40    323s] <CMD> zoomBox -7491.39000 -2381.55000 8155.02400 5465.17800
[12/22 23:14:41    324s] <CMD> zoomBox -6355.30800 -1783.16700 6944.14400 4886.55200
[12/22 23:14:41    324s] <CMD> zoomBox -5411.23100 -1297.33300 5893.30300 4371.92800
[12/22 23:14:42    324s] <CMD> zoomBox -4608.76600 -884.37400 5000.08800 3934.49800
[12/22 23:15:33    333s] <CMD> saveDesign ../pr/top_vol.1
[12/22 23:15:33    333s] #% Begin save design ... (date=12/22 23:15:33, mem=997.4M)
[12/22 23:15:33    333s] % Begin Save ccopt configuration ... (date=12/22 23:15:33, mem=1000.4M)
[12/22 23:15:33    333s] % End Save ccopt configuration ... (date=12/22 23:15:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.3M, current mem=1001.3M)
[12/22 23:15:33    333s] % Begin Save netlist data ... (date=12/22 23:15:33, mem=1001.3M)
[12/22 23:15:33    333s] Writing Binary DB to ../pr/top_vol.1.dat/top.v.bin in single-threaded mode...
[12/22 23:15:33    333s] % End Save netlist data ... (date=12/22 23:15:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.3M, current mem=1001.3M)
[12/22 23:15:33    333s] Saving symbol-table file ...
[12/22 23:15:34    333s] Saving congestion map file ../pr/top_vol.1.dat/top.route.congmap.gz ...
[12/22 23:15:34    333s] % Begin Save AAE data ... (date=12/22 23:15:34, mem=1002.2M)
[12/22 23:15:34    333s] Saving AAE Data ...
[12/22 23:15:34    333s] % End Save AAE data ... (date=12/22 23:15:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.2M, current mem=1002.2M)
[12/22 23:15:34    333s] Saving preference file ../pr/top_vol.1.dat/gui.pref.tcl ...
[12/22 23:15:34    333s] Saving mode setting ...
[12/22 23:15:34    333s] Saving global file ...
[12/22 23:15:34    333s] % Begin Save floorplan data ... (date=12/22 23:15:34, mem=1002.4M)
[12/22 23:15:34    333s] Saving floorplan file ...
[12/22 23:15:35    333s] % End Save floorplan data ... (date=12/22 23:15:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1002.4M, current mem=1002.4M)
[12/22 23:15:35    333s] Saving PG file ../pr/top_vol.1.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Dec 22 23:15:35 2022)
[12/22 23:15:35    333s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1445.5M) ***
[12/22 23:15:35    333s] Saving Drc markers ...
[12/22 23:15:35    333s] ... No Drc file written since there is no markers found.
[12/22 23:15:35    334s] % Begin Save placement data ... (date=12/22 23:15:35, mem=1002.4M)
[12/22 23:15:35    334s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/22 23:15:35    334s] Save Adaptive View Pruning View Names to Binary file
[12/22 23:15:35    334s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1448.5M) ***
[12/22 23:15:35    334s] % End Save placement data ... (date=12/22 23:15:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.6M, current mem=1002.6M)
[12/22 23:15:35    334s] % Begin Save routing data ... (date=12/22 23:15:35, mem=1002.6M)
[12/22 23:15:35    334s] Saving route file ...
[12/22 23:15:35    334s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1445.5M) ***
[12/22 23:15:35    334s] % End Save routing data ... (date=12/22 23:15:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1002.9M, current mem=1002.9M)
[12/22 23:15:35    334s] Saving property file ../pr/top_vol.1.dat/top.prop
[12/22 23:15:35    334s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1448.5M) ***
[12/22 23:15:35    334s] % Begin Save power constraints data ... (date=12/22 23:15:35, mem=1003.3M)
[12/22 23:15:35    334s] % End Save power constraints data ... (date=12/22 23:15:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.4M, current mem=1003.4M)
[12/22 23:15:43    341s] Generated self-contained design top_vol.1.dat
[12/22 23:15:43    341s] #% End save design ... (date=12/22 23:15:43, total cpu=0:00:08.2, real=0:00:10.0, peak res=1007.8M, current mem=1007.8M)
[12/22 23:15:43    341s] *** Message Summary: 0 warning(s), 0 error(s)
[12/22 23:15:43    341s] 
[12/22 23:18:47    367s] <CMD> addHaloToBlock {15 15 15 15} -allBlock
[12/22 23:19:00    369s] <CMD> redraw
[12/22 23:19:39    375s] <CMD> addRoutingHalo -allBlocks -space 5 -bottom metal1 -top metal6
[12/22 23:19:41    375s] <CMD> redraw
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingOffset 1.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingThreshold 1.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingLayers {}
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingOffset 1.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingThreshold 1.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeRingLayers {}
[12/22 23:20:01    379s] <CMD> set sprCreateIeStripeWidth 10.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeStripeWidth 10.0
[12/22 23:20:01    379s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/22 23:20:02    379s] <CMD> set sprCreateIeRingOffset 1.0
[12/22 23:20:02    379s] <CMD> set sprCreateIeRingThreshold 1.0
[12/22 23:20:02    379s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/22 23:20:02    379s] <CMD> set sprCreateIeRingLayers {}
[12/22 23:20:02    379s] <CMD> set sprCreateIeStripeWidth 10.0
[12/22 23:20:02    379s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/22 23:21:06    389s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:21:06    389s] The ring targets are set to core/block ring wires.
[12/22 23:21:06    389s] addRing command will consider rows while creating rings.
[12/22 23:21:06    389s] addRing command will disallow rings to go over rows.
[12/22 23:21:06    389s] addRing command will ignore shorts while creating rings.
[12/22 23:21:06    389s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1
[12/22 23:21:06    389s] 
[12/22 23:21:06    389s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.1M)
[12/22 23:21:06    389s] Ring generation is complete.
[12/22 23:21:06    389s] vias are now being generated.
[12/22 23:21:06    389s] addRing created 24 wires.
[12/22 23:21:06    389s] ViaGen created 72 vias, deleted 0 via to avoid violation.
[12/22 23:21:06    389s] +--------+----------------+----------------+
[12/22 23:21:06    389s] |  Layer |     Created    |     Deleted    |
[12/22 23:21:06    389s] +--------+----------------+----------------+
[12/22 23:21:06    389s] | metal1 |       12       |       NA       |
[12/22 23:21:06    389s] |   via  |       72       |        0       |
[12/22 23:21:06    389s] | metal2 |       12       |       NA       |
[12/22 23:21:06    389s] +--------+----------------+----------------+
[12/22 23:21:40    395s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/22 23:21:40    395s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix top_prePlace -outDir timingReports
[12/22 23:21:40    395s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/22 23:21:40    395s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/22 23:21:40    395s] Set Using Default Delay Limit as 101.
[12/22 23:21:40    395s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/22 23:21:40    395s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[12/22 23:21:40    395s] Set Default Net Delay as 0 ps.
[12/22 23:21:40    395s] Set Default Net Load as 0 pF. 
[12/22 23:21:40    395s] Effort level <high> specified for reg2reg path_group
[12/22 23:21:43    397s] All LLGs are deleted
[12/22 23:21:43    397s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1472.4M
[12/22 23:21:43    397s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1472.4M
[12/22 23:21:43    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1472.4M
[12/22 23:21:43    397s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1472.4M
[12/22 23:21:43    398s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1472.4M
[12/22 23:21:43    398s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1472.4M
[12/22 23:21:43    398s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.092, MEM:1472.4M
[12/22 23:21:43    398s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.114, MEM:1472.4M
[12/22 23:21:43    398s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1472.4M
[12/22 23:21:43    398s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1472.4M
[12/22 23:21:43    398s] Starting delay calculation for Setup views
[12/22 23:21:43    398s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[12/22 23:21:44    398s] AAE DB initialization (MEM=1493.35 CPU=0:00:00.0 REAL=0:00:01.0) 
[12/22 23:21:44    398s] #################################################################################
[12/22 23:21:44    398s] # Design Stage: PreRoute
[12/22 23:21:44    398s] # Design Name: top
[12/22 23:21:44    398s] # Design Mode: 180nm
[12/22 23:21:44    398s] # Analysis Mode: MMMC Non-OCV 
[12/22 23:21:44    398s] # Parasitics Mode: No SPEF/RCDB
[12/22 23:21:44    398s] # Signoff Settings: SI Off 
[12/22 23:21:44    398s] #################################################################################
[12/22 23:21:44    399s] Calculate delays in BcWc mode...
[12/22 23:21:44    399s] Calculate delays in BcWc mode...
[12/22 23:21:44    399s] Topological Sorting (REAL = 0:00:00.0, MEM = 1497.1M, InitMEM = 1493.3M)
[12/22 23:21:44    399s] Start delay calculation (fullDC) (1 T). (MEM=1497.12)
[12/22 23:21:44    399s] AAE_INFO: Cdb files are: 
[12/22 23:21:44    399s]  	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
[12/22 23:21:44    399s] 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
[12/22 23:21:44    399s] 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
[12/22 23:21:44    399s]  
[12/22 23:21:44    399s] Start AAE Lib Loading. (MEM=1513.75)
[12/22 23:21:47    401s] End AAE Lib Loading. (MEM=1612.53 CPU=0:00:02.4 Real=0:00:03.0)
[12/22 23:21:47    401s] End AAE Lib Interpolated Model. (MEM=1612.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/22 23:21:47    401s] First Iteration Infinite Tw... 
[12/22 23:21:49    403s] **WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/22 23:21:49    403s] Type 'man IMPESI-3086' for more detail.
[12/22 23:21:49    403s] **WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/22 23:21:49    403s] Type 'man IMPESI-3086' for more detail.
[12/22 23:21:49    403s] **WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/22 23:21:49    403s] Type 'man IMPESI-3086' for more detail.
[12/22 23:21:56    411s] Total number of fetched objects 25557
[12/22 23:22:03    418s] Total number of fetched objects 25557
[12/22 23:22:04    418s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[12/22 23:22:04    418s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/22 23:22:04    418s] End delay calculation. (MEM=1616.68 CPU=0:00:14.8 REAL=0:00:15.0)
[12/22 23:22:04    418s] End delay calculation (fullDC). (MEM=1570.52 CPU=0:00:19.6 REAL=0:00:20.0)
[12/22 23:22:04    418s] *** CDM Built up (cpu=0:00:19.9  real=0:00:20.0  mem= 1570.5M) ***
[12/22 23:22:06    420s] *** Done Building Timing Graph (cpu=0:00:22.4 real=0:00:23.0 totSessionCpu=0:07:01 mem=1570.5M)
[12/22 23:22:08    422s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max AV_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.812  |  8.297  |  4.812  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5337   |  5268   |  4948   |
+--------------------+---------+---------+---------+

Density: 72.954%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[12/22 23:22:09    423s] Resetting back High Fanout Nets as non-ideal
[12/22 23:22:09    423s] Set Default Net Delay as 1000 ps.
[12/22 23:22:09    423s] Set Default Net Load as 0.5 pF. 
[12/22 23:22:09    423s] Reported timing to dir timingReports
[12/22 23:22:09    423s] Total CPU time: 27.75 sec
[12/22 23:22:09    423s] Total Real time: 29.0 sec
[12/22 23:22:09    423s] Total Memory Usage: 1488.886719 Mbytes
[12/22 23:22:09    423s] 
[12/22 23:22:09    423s] =============================================================================================
[12/22 23:22:09    423s]  Final TAT Report for timeDesign
[12/22 23:22:09    423s] =============================================================================================
[12/22 23:22:09    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/22 23:22:09    423s] ---------------------------------------------------------------------------------------------
[12/22 23:22:09    423s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/22 23:22:09    423s] [ TimingUpdate           ]      1   0:00:01.8  (   6.4 % )     0:00:23.0 /  0:00:22.4    1.0
[12/22 23:22:09    423s] [ FullDelayCalc          ]      1   0:00:21.2  (  74.5 % )     0:00:21.2 /  0:00:20.5    1.0
[12/22 23:22:09    423s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.8 % )     0:00:25.5 /  0:00:24.9    1.0
[12/22 23:22:09    423s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/22 23:22:09    423s] [ GenerateReports        ]      1   0:00:01.0  (   3.7 % )     0:00:01.0 /  0:00:01.0    1.0
[12/22 23:22:09    423s] [ ReportAnalysisSummary  ]      2   0:00:01.3  (   4.5 % )     0:00:01.3 /  0:00:01.3    1.0
[12/22 23:22:09    423s] [ MISC                   ]          0:00:02.9  (  10.1 % )     0:00:02.9 /  0:00:02.9    1.0
[12/22 23:22:09    423s] ---------------------------------------------------------------------------------------------
[12/22 23:22:09    423s]  timeDesign TOTAL                   0:00:28.4  ( 100.0 % )     0:00:28.4 /  0:00:27.7    1.0
[12/22 23:22:09    423s] ---------------------------------------------------------------------------------------------
[12/22 23:22:09    423s] 
[12/22 23:23:48    439s] <CMD> saveDesign ../pr/top_powerplan_ring
[12/22 23:23:48    439s] #% Begin save design ... (date=12/22 23:23:48, mem=1152.7M)
[12/22 23:23:48    439s] % Begin Save ccopt configuration ... (date=12/22 23:23:48, mem=1152.7M)
[12/22 23:23:48    439s] % End Save ccopt configuration ... (date=12/22 23:23:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1152.7M, current mem=1152.7M)
[12/22 23:23:48    439s] % Begin Save netlist data ... (date=12/22 23:23:48, mem=1152.7M)
[12/22 23:23:48    439s] Writing Binary DB to ../pr/top_powerplan_ring.dat/top.v.bin in single-threaded mode...
[12/22 23:23:49    439s] % End Save netlist data ... (date=12/22 23:23:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=1153.3M, current mem=1153.3M)
[12/22 23:23:49    439s] Saving symbol-table file ...
[12/22 23:23:49    439s] Saving congestion map file ../pr/top_powerplan_ring.dat/top.route.congmap.gz ...
[12/22 23:23:49    439s] % Begin Save AAE data ... (date=12/22 23:23:49, mem=1153.8M)
[12/22 23:23:49    439s] Saving AAE Data ...
[12/22 23:23:49    440s] % End Save AAE data ... (date=12/22 23:23:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1153.8M, current mem=1153.8M)
[12/22 23:23:49    440s] Saving preference file ../pr/top_powerplan_ring.dat/gui.pref.tcl ...
[12/22 23:23:49    440s] Saving mode setting ...
[12/22 23:23:49    440s] Saving global file ...
[12/22 23:23:50    440s] % Begin Save floorplan data ... (date=12/22 23:23:50, mem=1153.9M)
[12/22 23:23:50    440s] Saving floorplan file ...
[12/22 23:23:50    440s] % End Save floorplan data ... (date=12/22 23:23:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1153.9M, current mem=1153.9M)
[12/22 23:23:50    440s] Saving PG file ../pr/top_powerplan_ring.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Dec 22 23:23:50 2022)
[12/22 23:23:50    440s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1490.3M) ***
[12/22 23:23:50    440s] Saving Drc markers ...
[12/22 23:23:50    440s] ... No Drc file written since there is no markers found.
[12/22 23:23:50    440s] % Begin Save placement data ... (date=12/22 23:23:50, mem=1154.5M)
[12/22 23:23:50    440s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/22 23:23:50    440s] Save Adaptive View Pruning View Names to Binary file
[12/22 23:23:50    440s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1493.3M) ***
[12/22 23:23:50    440s] % End Save placement data ... (date=12/22 23:23:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1154.5M, current mem=1154.5M)
[12/22 23:23:50    440s] % Begin Save routing data ... (date=12/22 23:23:50, mem=1154.5M)
[12/22 23:23:50    440s] Saving route file ...
[12/22 23:23:50    440s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1490.3M) ***
[12/22 23:23:50    440s] % End Save routing data ... (date=12/22 23:23:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1154.8M, current mem=1154.8M)
[12/22 23:23:50    440s] Saving property file ../pr/top_powerplan_ring.dat/top.prop
[12/22 23:23:50    440s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1493.3M) ***
[12/22 23:23:51    440s] % Begin Save power constraints data ... (date=12/22 23:23:50, mem=1154.8M)
[12/22 23:23:51    440s] % End Save power constraints data ... (date=12/22 23:23:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1154.8M, current mem=1154.8M)
[12/22 23:23:59    448s] Generated self-contained design top_powerplan_ring.dat
[12/22 23:23:59    448s] #% End save design ... (date=12/22 23:23:59, total cpu=0:00:08.7, real=0:00:11.0, peak res=1155.0M, current mem=1155.0M)
[12/22 23:23:59    448s] *** Message Summary: 0 warning(s), 0 error(s)
[12/22 23:23:59    448s] 
[12/22 23:27:09    478s] <CMD> selectInst DM1/i_SRAM
[12/22 23:29:10    496s] <CMD> deselectAll
[12/22 23:30:00    505s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:30:00    505s] The ring targets are set to core/block ring wires.
[12/22 23:30:00    505s] addRing command will consider rows while creating rings.
[12/22 23:30:00    505s] addRing command will disallow rings to go over rows.
[12/22 23:30:00    505s] addRing command will ignore shorts while creating rings.
[12/22 23:30:00    505s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1
[12/22 23:30:00    505s] 
[12/22 23:30:00    505s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1505.3M)
[12/22 23:30:00    505s] Ring generation is complete.
[12/22 23:30:00    505s] vias are now being generated.
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (17.42, 17.36) (20.42, 3147.76)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (23.98, 17.36) (26.98, 3147.76)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (30.54, 17.36) (33.54, 3147.76)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (3139.62, 17.36) (3142.62, 3147.76)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (3146.18, 17.36) (3149.18, 3147.76)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (3152.74, 17.36) (3155.74, 3147.76)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (17.42, 17.36) (3155.74, 20.36)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (17.42, 23.92) (3155.74, 26.92)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (17.42, 30.48) (3155.74, 33.48)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (17.42, 3131.64) (3155.74, 3134.64)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (17.42, 3138.20) (3155.74, 3141.20)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (17.42, 3144.76) (3155.74, 3147.76)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (14.14, 14.08) (17.14, 3151.04)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (20.70, 14.08) (23.70, 3151.04)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (27.26, 14.08) (30.26, 3151.04)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (3142.90, 14.08) (3145.90, 3151.04)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (3149.46, 14.08) (3152.46, 3151.04)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (3156.02, 14.08) (3159.02, 3151.04)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (14.14, 14.08) (3159.02, 17.08)
[12/22 23:30:00    505s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (14.14, 20.64) (3159.02, 23.64)
[12/22 23:30:00    505s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/22 23:30:00    505s] To increase the message display limit, refer to the product command reference manual.
[12/22 23:30:00    505s] addRing created 24 wires.
[12/22 23:30:00    505s] ViaGen created 216 vias, deleted 0 via to avoid violation.
[12/22 23:30:00    505s] +--------+----------------+----------------+
[12/22 23:30:00    505s] |  Layer |     Created    |     Deleted    |
[12/22 23:30:00    505s] +--------+----------------+----------------+
[12/22 23:30:00    505s] |  via2  |       72       |        0       |
[12/22 23:30:00    505s] |  via3  |       72       |        0       |
[12/22 23:30:00    505s] | metal4 |       12       |       NA       |
[12/22 23:30:00    505s] |  via4  |       72       |        0       |
[12/22 23:30:00    505s] | metal5 |       12       |       NA       |
[12/22 23:30:00    505s] +--------+----------------+----------------+
[12/22 23:30:02    505s] <CMD> redraw
[12/22 23:30:03    505s] <CMD> redraw
[12/22 23:30:11    507s] <CMD> selectInst DM1/i_SRAM
[12/22 23:30:50    513s] <CMD> deselectAll
[12/22 23:31:06    516s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:31:06    516s] The ring targets are set to core/block ring wires.
[12/22 23:31:06    516s] addRing command will consider rows while creating rings.
[12/22 23:31:06    516s] addRing command will disallow rings to go over rows.
[12/22 23:31:06    516s] addRing command will ignore shorts while creating rings.
[12/22 23:31:06    516s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1
[12/22 23:31:06    516s] 
[12/22 23:31:06    516s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1505.3M)
[12/22 23:31:06    516s] **ERROR: Error: Invalid Block/Row names specified. Please check the selected set.
[12/22 23:31:08    516s] <CMD> redraw
[12/22 23:31:08    516s] <CMD> redraw
[12/22 23:31:08    516s] <CMD> redraw
[12/22 23:31:08    516s] <CMD> redraw
[12/22 23:31:09    516s] <CMD> redraw
[12/22 23:31:09    516s] <CMD> redraw
[12/22 23:31:10    517s] <CMD> redraw
[12/22 23:31:29    520s] <CMD> redraw
[12/22 23:31:59    524s] <CMD> saveDesign ../pr/top_powerplan_ring
[12/22 23:31:59    524s] #% Begin save design ... (date=12/22 23:31:59, mem=1157.1M)
[12/22 23:31:59    524s] % Begin Save ccopt configuration ... (date=12/22 23:31:59, mem=1157.1M)
[12/22 23:31:59    524s] % End Save ccopt configuration ... (date=12/22 23:31:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.1M, current mem=1157.1M)
[12/22 23:31:59    524s] % Begin Save netlist data ... (date=12/22 23:31:59, mem=1157.1M)
[12/22 23:31:59    524s] Writing Binary DB to ../pr/top_powerplan_ring.dat.tmp/top.v.bin in single-threaded mode...
[12/22 23:31:59    524s] % End Save netlist data ... (date=12/22 23:31:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1157.1M, current mem=1157.1M)
[12/22 23:31:59    524s] Saving symbol-table file ...
[12/22 23:31:59    525s] Saving congestion map file ../pr/top_powerplan_ring.dat.tmp/top.route.congmap.gz ...
[12/22 23:32:00    525s] % Begin Save AAE data ... (date=12/22 23:32:00, mem=1157.2M)
[12/22 23:32:00    525s] Saving AAE Data ...
[12/22 23:32:00    525s] % End Save AAE data ... (date=12/22 23:32:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.2M, current mem=1157.2M)
[12/22 23:32:00    525s] Saving preference file ../pr/top_powerplan_ring.dat.tmp/gui.pref.tcl ...
[12/22 23:32:00    525s] Saving mode setting ...
[12/22 23:32:00    525s] Saving global file ...
[12/22 23:32:00    525s] % Begin Save floorplan data ... (date=12/22 23:32:00, mem=1157.3M)
[12/22 23:32:00    525s] Saving floorplan file ...
[12/22 23:32:00    525s] % End Save floorplan data ... (date=12/22 23:32:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1157.3M, current mem=1157.3M)
[12/22 23:32:00    525s] Saving PG file ../pr/top_powerplan_ring.dat.tmp/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Dec 22 23:32:00 2022)
[12/22 23:32:00    525s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1504.1M) ***
[12/22 23:32:00    525s] Saving Drc markers ...
[12/22 23:32:00    525s] ... No Drc file written since there is no markers found.
[12/22 23:32:00    525s] % Begin Save placement data ... (date=12/22 23:32:00, mem=1157.3M)
[12/22 23:32:00    525s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/22 23:32:00    525s] Save Adaptive View Pruning View Names to Binary file
[12/22 23:32:00    525s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1507.1M) ***
[12/22 23:32:00    525s] % End Save placement data ... (date=12/22 23:32:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.3M, current mem=1157.3M)
[12/22 23:32:01    525s] % Begin Save routing data ... (date=12/22 23:32:00, mem=1157.3M)
[12/22 23:32:01    525s] Saving route file ...
[12/22 23:32:01    525s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1504.1M) ***
[12/22 23:32:01    525s] % End Save routing data ... (date=12/22 23:32:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1157.4M, current mem=1157.4M)
[12/22 23:32:01    525s] Saving property file ../pr/top_powerplan_ring.dat.tmp/top.prop
[12/22 23:32:01    525s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1507.1M) ***
[12/22 23:32:01    525s] % Begin Save power constraints data ... (date=12/22 23:32:01, mem=1157.4M)
[12/22 23:32:01    525s] % End Save power constraints data ... (date=12/22 23:32:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.4M, current mem=1157.4M)
[12/22 23:32:08    532s] Generated self-contained design top_powerplan_ring.dat.tmp
[12/22 23:32:08    532s] #% End save design ... (date=12/22 23:32:08, total cpu=0:00:08.0, real=0:00:09.0, peak res=1157.6M, current mem=1157.6M)
[12/22 23:32:08    532s] *** Message Summary: 0 warning(s), 0 error(s)
[12/22 23:32:08    532s] 
[12/22 23:35:30    560s] <CMD> selectInst DM1/i_SRAM
[12/22 23:36:08    566s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:36:08    566s] The ring targets are set to core/block ring wires.
[12/22 23:36:08    566s] addRing command will consider rows while creating rings.
[12/22 23:36:08    566s] addRing command will disallow rings to go over rows.
[12/22 23:36:08    566s] addRing command will ignore shorts while creating rings.
[12/22 23:36:08    566s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl bl } -skip_side {left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/22 23:36:08    566s] 
[12/22 23:36:08    566s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1514.7M)
[12/22 23:36:08    566s] Ring generation is complete.
[12/22 23:36:08    566s] vias are now being generated.
[12/22 23:36:08    566s] addRing created 6 wires.
[12/22 23:36:08    566s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/22 23:36:08    566s] +--------+----------------+----------------+
[12/22 23:36:08    566s] |  Layer |     Created    |     Deleted    |
[12/22 23:36:08    566s] +--------+----------------+----------------+
[12/22 23:36:08    566s] |  via2  |        4       |        0       |
[12/22 23:36:08    566s] |  via3  |        4       |        0       |
[12/22 23:36:08    566s] | metal4 |        2       |       NA       |
[12/22 23:36:08    566s] |  via4  |        8       |        0       |
[12/22 23:36:08    566s] | metal5 |        4       |       NA       |
[12/22 23:36:08    566s] +--------+----------------+----------------+
[12/22 23:36:59    575s] <CMD> deselectAll
[12/22 23:36:59    575s] <CMD> selectInst IM1/i_SRAM
[12/22 23:37:27    579s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:37:27    579s] The ring targets are set to core/block ring wires.
[12/22 23:37:27    579s] addRing command will consider rows while creating rings.
[12/22 23:37:27    579s] addRing command will disallow rings to go over rows.
[12/22 23:37:27    579s] addRing command will ignore shorts while creating rings.
[12/22 23:37:27    579s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/22 23:37:27    579s] 
[12/22 23:37:27    579s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1514.7M)
[12/22 23:37:27    579s] Ring generation is complete.
[12/22 23:37:27    579s] vias are now being generated.
[12/22 23:37:27    579s] addRing created 4 wires.
[12/22 23:37:27    579s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/22 23:37:27    579s] +--------+----------------+----------------+
[12/22 23:37:27    579s] |  Layer |     Created    |     Deleted    |
[12/22 23:37:27    579s] +--------+----------------+----------------+
[12/22 23:37:27    579s] |   via  |        2       |        0       |
[12/22 23:37:27    579s] |  via2  |        4       |        0       |
[12/22 23:37:27    579s] |  via3  |        4       |        0       |
[12/22 23:37:27    579s] | metal4 |        2       |       NA       |
[12/22 23:37:27    579s] |  via4  |        6       |        0       |
[12/22 23:37:27    579s] | metal5 |        2       |       NA       |
[12/22 23:37:27    579s] +--------+----------------+----------------+
[12/22 23:37:29    580s] <CMD> deselectAll
[12/22 23:37:29    580s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/22 23:37:45    583s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:37:45    583s] The ring targets are set to core/block ring wires.
[12/22 23:37:45    583s] addRing command will consider rows while creating rings.
[12/22 23:37:45    583s] addRing command will disallow rings to go over rows.
[12/22 23:37:45    583s] addRing command will ignore shorts while creating rings.
[12/22 23:37:45    583s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/22 23:37:45    583s] 
[12/22 23:37:45    583s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1509.7M)
[12/22 23:37:45    583s] Ring generation is complete.
[12/22 23:37:45    583s] vias are now being generated.
[12/22 23:37:45    583s] addRing created 6 wires.
[12/22 23:37:45    583s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[12/22 23:37:45    583s] +--------+----------------+----------------+
[12/22 23:37:45    583s] |  Layer |     Created    |     Deleted    |
[12/22 23:37:45    583s] +--------+----------------+----------------+
[12/22 23:37:45    583s] |   via  |        4       |        0       |
[12/22 23:37:45    583s] |  via2  |        4       |        0       |
[12/22 23:37:45    583s] |  via3  |        4       |        0       |
[12/22 23:37:45    583s] | metal4 |        4       |       NA       |
[12/22 23:37:45    583s] |  via4  |        8       |        0       |
[12/22 23:37:45    583s] | metal5 |        2       |       NA       |
[12/22 23:37:45    583s] +--------+----------------+----------------+
[12/22 23:37:47    583s] <CMD> deselectAll
[12/22 23:37:47    583s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/22 23:38:02    586s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:38:02    586s] The ring targets are set to core/block ring wires.
[12/22 23:38:02    586s] addRing command will consider rows while creating rings.
[12/22 23:38:02    586s] addRing command will disallow rings to go over rows.
[12/22 23:38:02    586s] addRing command will ignore shorts while creating rings.
[12/22 23:38:02    586s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/22 23:38:02    586s] 
[12/22 23:38:02    586s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1515.0M)
[12/22 23:38:02    586s] Ring generation is complete.
[12/22 23:38:02    586s] vias are now being generated.
[12/22 23:38:02    586s] addRing created 6 wires.
[12/22 23:38:02    586s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[12/22 23:38:02    586s] +--------+----------------+----------------+
[12/22 23:38:02    586s] |  Layer |     Created    |     Deleted    |
[12/22 23:38:02    586s] +--------+----------------+----------------+
[12/22 23:38:02    586s] |   via  |        4       |        0       |
[12/22 23:38:02    586s] |  via2  |        4       |        0       |
[12/22 23:38:02    586s] |  via3  |        4       |        0       |
[12/22 23:38:02    586s] | metal4 |        4       |       NA       |
[12/22 23:38:02    586s] |  via4  |        8       |        0       |
[12/22 23:38:02    586s] | metal5 |        2       |       NA       |
[12/22 23:38:02    586s] +--------+----------------+----------------+
[12/22 23:38:06    587s] <CMD> deselectAll
[12/22 23:38:06    587s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/22 23:38:17    588s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:38:17    588s] The ring targets are set to core/block ring wires.
[12/22 23:38:17    588s] addRing command will consider rows while creating rings.
[12/22 23:38:17    588s] addRing command will disallow rings to go over rows.
[12/22 23:38:17    588s] addRing command will ignore shorts while creating rings.
[12/22 23:38:17    588s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/22 23:38:17    588s] 
[12/22 23:38:17    588s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1515.0M)
[12/22 23:38:17    588s] Ring generation is complete.
[12/22 23:38:17    588s] vias are now being generated.
[12/22 23:38:17    588s] addRing created 6 wires.
[12/22 23:38:17    588s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[12/22 23:38:17    588s] +--------+----------------+----------------+
[12/22 23:38:17    588s] |  Layer |     Created    |     Deleted    |
[12/22 23:38:17    588s] +--------+----------------+----------------+
[12/22 23:38:17    588s] |   via  |        4       |        0       |
[12/22 23:38:17    588s] |  via2  |        4       |        0       |
[12/22 23:38:17    588s] |  via3  |        4       |        0       |
[12/22 23:38:17    588s] | metal4 |        4       |       NA       |
[12/22 23:38:17    588s] |  via4  |        8       |        0       |
[12/22 23:38:17    588s] | metal5 |        2       |       NA       |
[12/22 23:38:17    588s] +--------+----------------+----------------+
[12/22 23:38:19    589s] <CMD> deselectAll
[12/22 23:38:19    589s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/22 23:38:31    591s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/22 23:38:31    591s] The ring targets are set to core/block ring wires.
[12/22 23:38:31    591s] addRing command will consider rows while creating rings.
[12/22 23:38:31    591s] addRing command will disallow rings to go over rows.
[12/22 23:38:31    591s] addRing command will ignore shorts while creating rings.
[12/22 23:38:31    591s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/22 23:38:31    591s] 
[12/22 23:38:31    591s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1515.0M)
[12/22 23:38:31    591s] Ring generation is complete.
[12/22 23:38:31    591s] vias are now being generated.
[12/22 23:38:31    591s] addRing created 6 wires.
[12/22 23:38:31    591s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[12/22 23:38:31    591s] +--------+----------------+----------------+
[12/22 23:38:31    591s] |  Layer |     Created    |     Deleted    |
[12/22 23:38:31    591s] +--------+----------------+----------------+
[12/22 23:38:31    591s] | metal4 |        4       |       NA       |
[12/22 23:38:31    591s] |  via4  |        4       |        0       |
[12/22 23:38:31    591s] | metal5 |        2       |       NA       |
[12/22 23:38:31    591s] +--------+----------------+----------------+
[12/22 23:39:53    604s] <CMD> setSrouteMode -viaConnectToShape { ring blockring blockpin }
[12/22 23:39:53    604s] <CMD> sroute -connect { blockPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/22 23:39:53    604s] *** Begin SPECIAL ROUTE on Thu Dec 22 23:39:53 2022 ***
[12/22 23:39:53    604s] SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd2298/Desktop/HW4_4/build
[12/22 23:39:53    604s] SPECIAL ROUTE ran on machine: vlsicad6 (Linux 3.10.0-693.el7.x86_64 Xeon 1.60Ghz)
[12/22 23:39:53    604s] 
[12/22 23:39:53    604s] Begin option processing ...
[12/22 23:39:53    604s] srouteConnectPowerBump set to false
[12/22 23:39:53    604s] routeSelectNet set to "GND VCC"
[12/22 23:39:53    604s] routeSpecial set to true
[12/22 23:39:53    604s] srouteBlockPin set to "useLef"
[12/22 23:39:53    604s] srouteBottomLayerLimit set to 1
[12/22 23:39:53    604s] srouteBottomTargetLayerLimit set to 1
[12/22 23:39:53    604s] srouteConnectConverterPin set to false
[12/22 23:39:53    604s] srouteConnectCorePin set to false
[12/22 23:39:53    604s] srouteConnectPadPin set to false
[12/22 23:39:53    604s] srouteConnectStripe set to false
[12/22 23:39:53    604s] srouteCrossoverViaBottomLayer set to 1
[12/22 23:39:53    604s] srouteCrossoverViaTopLayer set to 6
[12/22 23:39:53    604s] srouteFollowCorePinEnd set to 3
[12/22 23:39:53    604s] srouteFollowPadPin set to false
[12/22 23:39:53    604s] srouteJogControl set to "preferWithChanges differentLayer"
[12/22 23:39:53    604s] srouteNoViaOnWireShape set to "padring stripe coverpin noshape blockwire corewire followpin iowire"
[12/22 23:39:53    604s] sroutePadPinAllPorts set to true
[12/22 23:39:53    604s] sroutePreserveExistingRoutes set to true
[12/22 23:39:53    604s] srouteRoutePowerBarPortOnBothDir set to true
[12/22 23:39:53    604s] srouteStopBlockPin set to "nearestTarget"
[12/22 23:39:53    604s] srouteTopLayerLimit set to 6
[12/22 23:39:53    604s] srouteTopTargetLayerLimit set to 6
[12/22 23:39:53    604s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2665.00 megs.
[12/22 23:39:53    604s] 
[12/22 23:39:53    604s] Reading DB technology information...
[12/22 23:39:53    604s] Finished reading DB technology information.
[12/22 23:39:53    604s] Reading floorplan and netlist information...
[12/22 23:39:53    604s] Finished reading floorplan and netlist information.
[12/22 23:39:53    605s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/22 23:39:53    605s] Read in 175 macros, 175 used
[12/22 23:39:53    605s] Read in 178 components
[12/22 23:39:53    605s]   172 core components: 172 unplaced, 0 placed, 0 fixed
[12/22 23:39:53    605s]   6 block/ring components: 0 unplaced, 6 placed, 0 fixed
[12/22 23:39:53    605s] Read in 167 physical pins
[12/22 23:39:53    605s]   167 physical pins: 0 unplaced, 167 placed, 0 fixed
[12/22 23:39:53    605s] Read in 7 blockages
[12/22 23:39:53    605s] Read in 167 nets
[12/22 23:39:53    605s] Read in 2 special nets, 2 routed
[12/22 23:39:53    605s] Read in 523 terminals
[12/22 23:39:53    605s] 2 nets selected.
[12/22 23:39:53    605s] 
[12/22 23:39:53    605s] Begin power routing ...
[12/22 23:39:56    608s]   Number of Block ports routed: 2886
[12/22 23:39:56    608s]   Number of Power Bump ports routed: 0
[12/22 23:39:56    608s] End power routing: cpu: 0:00:03, real: 0:00:03, peak: 2679.00 megs.
[12/22 23:39:56    608s] 
[12/22 23:39:56    608s] 
[12/22 23:39:56    608s] 
[12/22 23:39:56    608s]  Begin updating DB with routing results ...
[12/22 23:39:56    608s]  Updating DB with 167 io pins ...
[12/22 23:39:56    608s]  Updating DB with 0 via definition ...
[12/22 23:39:56    608s] sroute created 2886 wires.
[12/22 23:39:56    608s] ViaGen created 10390 vias, deleted 0 via to avoid violation.
[12/22 23:39:56    608s] +--------+----------------+----------------+
[12/22 23:39:56    608s] |  Layer |     Created    |     Deleted    |
[12/22 23:39:56    608s] +--------+----------------+----------------+
[12/22 23:39:56    608s] | metal1 |       430      |       NA       |
[12/22 23:39:56    608s] |   via  |      2391      |        0       |
[12/22 23:39:56    608s] | metal2 |       376      |       NA       |
[12/22 23:39:56    608s] |  via2  |      2400      |        0       |
[12/22 23:39:56    608s] | metal3 |      1242      |       NA       |
[12/22 23:39:56    608s] |  via3  |      3642      |        0       |
[12/22 23:39:56    608s] | metal4 |       829      |       NA       |
[12/22 23:39:56    608s] |  via4  |      1939      |        0       |
[12/22 23:39:56    608s] |  via5  |       18       |        0       |
[12/22 23:39:56    608s] | metal6 |        9       |       NA       |
[12/22 23:39:56    608s] +--------+----------------+----------------+
[12/22 23:40:21    612s] <CMD> saveDesign ../pr/top_block_pins
[12/22 23:40:21    612s] #% Begin save design ... (date=12/22 23:40:21, mem=1174.6M)
[12/22 23:40:21    612s] % Begin Save ccopt configuration ... (date=12/22 23:40:21, mem=1174.6M)
[12/22 23:40:21    612s] % End Save ccopt configuration ... (date=12/22 23:40:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1174.8M, current mem=1174.8M)
[12/22 23:40:21    612s] % Begin Save netlist data ... (date=12/22 23:40:21, mem=1174.8M)
[12/22 23:40:21    612s] Writing Binary DB to ../pr/top_block_pins.dat/top.v.bin in single-threaded mode...
[12/22 23:40:21    612s] % End Save netlist data ... (date=12/22 23:40:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1175.0M, current mem=1175.0M)
[12/22 23:40:21    612s] Saving symbol-table file ...
[12/22 23:40:21    612s] Saving congestion map file ../pr/top_block_pins.dat/top.route.congmap.gz ...
[12/22 23:40:21    612s] % Begin Save AAE data ... (date=12/22 23:40:21, mem=1175.0M)
[12/22 23:40:21    612s] Saving AAE Data ...
[12/22 23:40:21    612s] % End Save AAE data ... (date=12/22 23:40:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1175.0M, current mem=1175.0M)
[12/22 23:40:21    613s] Saving preference file ../pr/top_block_pins.dat/gui.pref.tcl ...
[12/22 23:40:22    613s] Saving mode setting ...
[12/22 23:40:22    613s] Saving global file ...
[12/22 23:40:22    613s] % Begin Save floorplan data ... (date=12/22 23:40:22, mem=1175.4M)
[12/22 23:40:22    613s] Saving floorplan file ...
[12/22 23:40:22    613s] % End Save floorplan data ... (date=12/22 23:40:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1175.5M, current mem=1175.5M)
[12/22 23:40:22    613s] Saving PG file ../pr/top_block_pins.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Dec 22 23:40:22 2022)
[12/22 23:40:22    613s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1522.7M) ***
[12/22 23:40:22    613s] Saving Drc markers ...
[12/22 23:40:22    613s] ... No Drc file written since there is no markers found.
[12/22 23:40:22    613s] % Begin Save placement data ... (date=12/22 23:40:22, mem=1176.0M)
[12/22 23:40:22    613s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/22 23:40:22    613s] Save Adaptive View Pruning View Names to Binary file
[12/22 23:40:22    613s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1525.7M) ***
[12/22 23:40:22    613s] % End Save placement data ... (date=12/22 23:40:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1176.0M, current mem=1176.0M)
[12/22 23:40:22    613s] % Begin Save routing data ... (date=12/22 23:40:22, mem=1176.0M)
[12/22 23:40:22    613s] Saving route file ...
[12/22 23:40:23    613s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1522.7M) ***
[12/22 23:40:23    613s] % End Save routing data ... (date=12/22 23:40:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=1176.0M, current mem=1176.0M)
[12/22 23:40:23    613s] Saving property file ../pr/top_block_pins.dat/top.prop
[12/22 23:40:23    613s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1525.7M) ***
[12/22 23:40:23    613s] % Begin Save power constraints data ... (date=12/22 23:40:23, mem=1176.0M)
[12/22 23:40:23    613s] % End Save power constraints data ... (date=12/22 23:40:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1176.0M, current mem=1176.0M)
[12/22 23:40:30    620s] Generated self-contained design top_block_pins.dat
[12/22 23:40:30    620s] #% End save design ... (date=12/22 23:40:30, total cpu=0:00:07.9, real=0:00:09.0, peak res=1176.0M, current mem=1170.7M)
[12/22 23:40:30    620s] *** Message Summary: 0 warning(s), 0 error(s)
[12/22 23:40:30    620s] 
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingOffset 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingThreshold 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingLayers {}
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingOffset 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingThreshold 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingLayers {}
[12/22 23:41:14    627s] <CMD> set sprCreateIeStripeWidth 10.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeStripeWidth 10.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingOffset 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingThreshold 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeRingLayers {}
[12/22 23:41:14    627s] <CMD> set sprCreateIeStripeWidth 10.0
[12/22 23:41:14    627s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/22 23:42:59    644s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/22 23:42:59    644s] addStripe will allow jog to connect padcore ring and block ring.
[12/22 23:42:59    644s] 
[12/22 23:42:59    644s] Stripes will stop at the boundary of the specified area.
[12/22 23:42:59    644s] When breaking rings, the power planner will consider the existence of blocks.
[12/22 23:42:59    644s] Stripes will not extend to closest target.
[12/22 23:42:59    644s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/22 23:42:59    644s] Stripes will not be created over regions without power planning wires.
[12/22 23:42:59    644s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/22 23:42:59    644s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/22 23:42:59    644s] Offset for stripe breaking is set to 0.
[12/22 23:42:59    644s] <CMD> addStripe -nets {GND VCC} -layer metal4 -direction vertical -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/22 23:42:59    644s] 
[12/22 23:42:59    644s] Initialize fgc environment(mem: 1548.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:42:59    644s] Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:42:59    644s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    644s] Loading via instances (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1548.0M)
[12/22 23:43:00    644s] Starting stripe generation ...
[12/22 23:43:00    644s] Auto merging with block rings is ON.
[12/22 23:43:00    644s] Non-Default Mode Option Settings :
[12/22 23:43:00    644s]   NONE
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (205.34, 1473.60) (205.61, 1476.60).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (225.34, 2871.80) (225.45, 2874.80).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (246.37, 2871.80) (246.54, 2874.80).
[12/22 23:43:00    645s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (625.34, 1428.68) (625.35, 1431.68).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (646.27, 1428.68) (646.54, 1431.68).
[12/22 23:43:00    645s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (685.34, 2871.80) (685.49, 2874.80).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (846.53, 1428.68) (846.54, 1431.68).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (905.34, 1473.60) (905.59, 1476.60).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (926.51, 1473.60) (926.54, 1476.60).
[12/22 23:43:00    645s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1605.34, 2871.80) (1605.57, 2874.80).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1625.34, 1428.68) (1625.41, 1431.68).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1626.49, 2871.80) (1626.54, 2874.80).
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1705.34, 1473.60) (1705.39, 1476.60).
[12/22 23:43:00    645s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2626.82, 197.16) (2626.99, 200.16).
[12/22 23:43:00    645s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:00    645s] **WARN: (IMPPP-353):	Your design contains unconnected stripe ends. To avoid shorts and spacing violations, use the sroute command to create final connections.
[12/22 23:43:00    645s] Stripe generation is complete.
[12/22 23:43:00    645s] vias are now being generated.
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (306.82, 1431.96) (311.19, 1434.96)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1306.82, 1431.96) (1311.25, 1434.96)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1403.73, 1431.96) (1408.02, 1434.96)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1503.55, 1431.96) (1508.02, 1434.96)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (686.82, 1470.32) (691.25, 1473.32)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1083.81, 1470.32) (1088.02, 1473.32)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1483.71, 1470.32) (1488.02, 1473.32)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1783.79, 1470.32) (1788.02, 1473.32)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2263.66, 1928.26) (2268.02, 1931.26)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (866.82, 2875.08) (871.05, 2878.08)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1786.82, 2875.08) (1791.13, 2878.08)
[12/22 23:43:00    645s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (1883.61, 2875.08) (1888.02, 2878.08)
[12/22 23:43:00    645s] addStripe created 707 wires.
[12/22 23:43:00    645s] ViaGen created 1744 vias, deleted 81 vias to avoid violation.
[12/22 23:43:00    645s] +--------+----------------+----------------+
[12/22 23:43:00    645s] |  Layer |     Created    |     Deleted    |
[12/22 23:43:00    645s] +--------+----------------+----------------+
[12/22 23:43:00    645s] | metal3 |        1       |       NA       |
[12/22 23:43:00    645s] |  via3  |        2       |        0       |
[12/22 23:43:00    645s] | metal4 |       615      |       NA       |
[12/22 23:43:00    645s] |  via4  |      1742      |       81       |
[12/22 23:43:00    645s] | metal5 |       91       |       NA       |
[12/22 23:43:00    645s] +--------+----------------+----------------+
[12/22 23:43:41    652s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/22 23:43:41    652s] addStripe will allow jog to connect padcore ring and block ring.
[12/22 23:43:41    652s] 
[12/22 23:43:41    652s] Stripes will stop at the boundary of the specified area.
[12/22 23:43:41    652s] When breaking rings, the power planner will consider the existence of blocks.
[12/22 23:43:41    652s] Stripes will not extend to closest target.
[12/22 23:43:41    652s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/22 23:43:41    652s] Stripes will not be created over regions without power planning wires.
[12/22 23:43:41    652s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/22 23:43:41    652s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/22 23:43:41    652s] Offset for stripe breaking is set to 0.
[12/22 23:43:41    652s] <CMD> addStripe -nets {GND VCC} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/22 23:43:41    652s] 
[12/22 23:43:41    652s] Initialize fgc environment(mem: 1548.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:41    652s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:41    652s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:41    652s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:41    652s] Starting stripe generation ...
[12/22 23:43:41    652s] Auto merging with block rings is ON.
[12/22 23:43:41    652s] Non-Default Mode Option Settings :
[12/22 23:43:41    652s]   NONE
[12/22 23:43:41    652s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:41    652s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:41    652s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:41    652s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:42    652s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1548.0M)
[12/22 23:43:42    652s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:42    652s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:42    652s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:42    652s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:42    652s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.0M)
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (2493.62, 226.76) (2494.82, 226.90).
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (2493.62, 226.76) (2494.82, 226.90).
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (2580.42, 226.76) (2581.62, 226.90).
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (2580.42, 226.76) (2581.62, 226.90).
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (2754.02, 226.76) (2755.22, 226.90).
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (2754.02, 226.76) (2755.22, 226.90).
[12/22 23:43:42    652s] Stripe generation is complete.
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 680.29) (36.99, 686.48).
[12/22 23:43:42    652s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 1080.13) (36.99, 1086.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 2280.21) (36.99, 2286.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 2680.05) (36.99, 2686.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 464.69) (36.99, 471.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 606.76) (36.99, 613.31).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 1006.76) (36.99, 1013.15).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal6 at (35.79, 1406.76) (36.99, 1412.99).
[12/22 23:43:42    653s] vias are now being generated.
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 125.78) (36.46, 129.02)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 282.58) (36.46, 285.82)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 306.10) (36.46, 309.34)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 525.62) (36.46, 528.86)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 682.42) (36.46, 685.66)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 705.94) (36.46, 709.18)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 862.74) (36.46, 865.98)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 925.46) (36.46, 928.70)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1082.26) (36.46, 1085.50)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1325.30) (36.46, 1328.54)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 1506.18) (36.46, 1509.42)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1725.70) (36.46, 1728.94)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 1882.50) (36.46, 1885.74)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (35.34, 1906.02) (36.46, 1909.26)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2062.82) (36.46, 2066.06)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2125.54) (36.46, 2128.78)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2282.34) (36.46, 2285.58)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2305.86) (36.46, 2309.10)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2462.66) (36.46, 2465.90)
[12/22 23:43:42    653s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (35.34, 2525.38) (36.46, 2528.62)
[12/22 23:43:42    653s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/22 23:43:42    653s] To increase the message display limit, refer to the product command reference manual.
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2022.68, 646.38) (2023.80, 646.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2239.68, 646.38) (2240.80, 646.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2178.36, 666.22) (2179.48, 666.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2395.36, 666.22) (2396.48, 666.48).
[12/22 23:43:42    653s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.22 at (36.12, 1085.39)
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 1085.28) (1955.48, 1085.50).
[12/22 23:43:42    653s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2178.36, 1126.26) (2179.48, 1126.48).
[12/22 23:43:42    653s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[12/22 23:43:42    653s] To increase the message display limit, refer to the product command reference manual.
[12/22 23:43:42    653s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.14 at (36.12, 2685.35)
[12/22 23:43:43    653s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.26 at (36.12, 226.89)
[12/22 23:43:43    653s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.02 at (36.12, 607.95)
[12/22 23:43:43    653s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.10 at (36.12, 626.81)
[12/22 23:43:43    653s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.18 at (36.12, 1007.87)
[12/22 23:43:43    654s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.18 at (36.12, 1826.85)
[12/22 23:43:43    654s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.10 at (36.12, 2207.91)
[12/22 23:43:43    654s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.02 at (36.12, 2226.77)
[12/22 23:43:43    654s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: metal4 & metal5, size: 0.67 x 0.26 at (36.12, 2607.83)
[12/22 23:43:44    654s] addStripe created 474 wires.
[12/22 23:43:44    654s] ViaGen created 20563 vias, deleted 2 vias to avoid violation.
[12/22 23:43:44    654s] +--------+----------------+----------------+
[12/22 23:43:44    654s] |  Layer |     Created    |     Deleted    |
[12/22 23:43:44    654s] +--------+----------------+----------------+
[12/22 23:43:44    654s] | metal3 |       28       |       NA       |
[12/22 23:43:44    654s] |  via3  |       98       |        0       |
[12/22 23:43:44    654s] |  via4  |      20389     |        2       |
[12/22 23:43:44    654s] | metal5 |       401      |       NA       |
[12/22 23:43:44    654s] |  via5  |       76       |        0       |
[12/22 23:43:44    654s] | metal6 |       45       |       NA       |
[12/22 23:43:44    654s] +--------+----------------+----------------+
[12/22 23:44:07    658s] <CMD> zoomBox -3695.26100 -543.76000 4472.26600 3552.28200
[12/22 23:44:07    659s] <CMD> zoomBox -2918.78200 -254.23800 4023.61700 3227.39800
[12/22 23:44:08    659s] <CMD> zoomBox -2265.66300 8.76300 3635.37700 2968.15400
[12/22 23:44:08    659s] <CMD> zoomBox -1236.66400 405.59200 3026.83900 2543.75300
[12/22 23:44:09    659s] <CMD> zoomBox -834.79800 560.57000 2789.18000 2378.00700
[12/22 23:44:09    659s] <CMD> zoomBox -202.86400 804.27300 2415.46200 2117.37200
[12/22 23:44:10    659s] <CMD> zoomBox 43.93200 899.44800 2269.51000 2015.58300
[12/22 23:44:10    659s] <CMD> zoomBox 432.01800 1049.11200 2039.99900 1855.52000
[12/22 23:44:11    659s] <CMD> zoomBox 583.58100 1107.56200 1950.36600 1793.00900
[12/22 23:44:11    659s] <CMD> zoomBox 821.91500 1199.47500 1809.41800 1694.71100
[12/22 23:44:11    660s] <CMD> zoomBox 914.99400 1235.37000 1754.37200 1656.32100
[12/22 23:44:12    660s] <CMD> zoomBox 1061.36100 1291.81500 1667.81300 1595.95300
[12/22 23:44:12    660s] <CMD> zoomBox 1118.52300 1313.86000 1634.00800 1572.37700
[12/22 23:44:13    660s] <CMD> zoomBox 1167.11100 1332.59700 1605.27400 1552.33700
[12/22 23:44:13    660s] <CMD> zoomBox 1208.41100 1348.52400 1580.85000 1535.30300
[12/22 23:44:14    660s] <CMD> zoomBox 1243.51600 1362.06200 1560.08900 1520.82400
[12/22 23:44:16    660s] <CMD> zoomBox 994.10800 1265.87900 1707.58500 1623.69000
[12/22 23:44:17    661s] <CMD> zoomBox 432.00400 1049.10600 2040.00500 1855.52400
[12/22 23:44:18    661s] <CMD> zoomBox -280.04900 812.16000 2338.31200 2125.27700
[12/22 23:44:21    661s] <CMD> zoomBox -1766.96500 396.65500 2496.60000 2534.84700
[12/22 23:44:24    662s] <CMD> zoomBox -3230.90100 -5.92900 2670.22700 2953.50600
[12/22 23:44:24    662s] <CMD> zoomBox -4153.92400 -258.91500 2788.57900 3222.77300
[12/22 23:44:27    662s] <CMD> zoomBox -2765.42400 -258.91500 4177.07900 3222.77300
[12/22 23:44:29    663s] <CMD> zoomBox -3459.67400 -258.91500 3482.82900 3222.77300
[12/22 23:44:30    663s] <CMD> zoomBox -3459.67400 -607.08400 3482.82900 2874.60400
[12/22 23:44:31    663s] <CMD> zoomBox -3459.67400 -258.91500 3482.82900 3222.77300
[12/22 23:44:32    663s] <CMD> zoomBox -4152.18100 -365.73800 4015.47000 3730.36600
[12/22 23:44:34    664s] <CMD> zoomBox -5772.58600 -854.31200 5532.12300 4815.03700
[12/22 23:44:35    664s] <CMD> zoomBox -4916.06600 -666.69400 4692.93700 4152.25300
[12/22 23:44:36    664s] <CMD> zoomBox -5767.48800 -865.52900 5537.22100 4803.82000
[12/22 23:44:38    664s] <CMD> zoomBox -5767.48800 -1432.46400 5537.22100 4236.88500
[12/22 23:44:39    665s] <CMD> zoomBox -4895.67300 -956.28000 4713.33000 3862.66700
[12/22 23:44:40    665s] <CMD> zoomBox -4154.63000 -551.52300 4013.02300 3544.58200
[12/22 23:46:51    685s] <CMD> saveDesign ../pr/top_powerplan_stripe
[12/22 23:46:51    685s] #% Begin save design ... (date=12/22 23:46:51, mem=1192.3M)
[12/22 23:46:51    685s] % Begin Save ccopt configuration ... (date=12/22 23:46:51, mem=1192.3M)
[12/22 23:46:51    685s] % End Save ccopt configuration ... (date=12/22 23:46:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.4M, current mem=1192.4M)
[12/22 23:46:51    685s] % Begin Save netlist data ... (date=12/22 23:46:51, mem=1192.4M)
[12/22 23:46:51    685s] Writing Binary DB to ../pr/top_powerplan_stripe.dat/top.v.bin in single-threaded mode...
[12/22 23:46:51    685s] % End Save netlist data ... (date=12/22 23:46:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1192.4M, current mem=1192.4M)
[12/22 23:46:51    685s] Saving symbol-table file ...
[12/22 23:46:52    686s] Saving congestion map file ../pr/top_powerplan_stripe.dat/top.route.congmap.gz ...
[12/22 23:46:52    686s] % Begin Save AAE data ... (date=12/22 23:46:52, mem=1192.4M)
[12/22 23:46:52    686s] Saving AAE Data ...
[12/22 23:46:52    686s] % End Save AAE data ... (date=12/22 23:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.4M, current mem=1192.4M)
[12/22 23:46:52    686s] Saving preference file ../pr/top_powerplan_stripe.dat/gui.pref.tcl ...
[12/22 23:46:52    686s] Saving mode setting ...
[12/22 23:46:52    686s] Saving global file ...
[12/22 23:46:52    686s] % Begin Save floorplan data ... (date=12/22 23:46:52, mem=1192.6M)
[12/22 23:46:52    686s] Saving floorplan file ...
[12/22 23:46:53    686s] % End Save floorplan data ... (date=12/22 23:46:53, total cpu=0:00:00.1, real=0:00:01.0, peak res=1192.6M, current mem=1192.6M)
[12/22 23:46:53    686s] Saving PG file ../pr/top_powerplan_stripe.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Dec 22 23:46:53 2022)
[12/22 23:46:53    686s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1538.5M) ***
[12/22 23:46:53    686s] Saving Drc markers ...
[12/22 23:46:53    686s] ... No Drc file written since there is no markers found.
[12/22 23:46:53    686s] % Begin Save placement data ... (date=12/22 23:46:53, mem=1192.6M)
[12/22 23:46:53    686s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/22 23:46:53    686s] Save Adaptive View Pruning View Names to Binary file
[12/22 23:46:53    686s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1541.5M) ***
[12/22 23:46:53    686s] % End Save placement data ... (date=12/22 23:46:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.6M, current mem=1192.6M)
[12/22 23:46:53    686s] % Begin Save routing data ... (date=12/22 23:46:53, mem=1192.6M)
[12/22 23:46:53    686s] Saving route file ...
[12/22 23:46:53    686s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1538.5M) ***
[12/22 23:46:53    686s] % End Save routing data ... (date=12/22 23:46:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1192.6M, current mem=1192.6M)
[12/22 23:46:53    686s] Saving property file ../pr/top_powerplan_stripe.dat/top.prop
[12/22 23:46:53    686s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1541.5M) ***
[12/22 23:46:53    686s] % Begin Save power constraints data ... (date=12/22 23:46:53, mem=1192.6M)
[12/22 23:46:53    686s] % End Save power constraints data ... (date=12/22 23:46:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.6M, current mem=1192.6M)
[12/22 23:47:01    693s] Generated self-contained design top_powerplan_stripe.dat
[12/22 23:47:01    693s] #% End save design ... (date=12/22 23:47:01, total cpu=0:00:08.2, real=0:00:10.0, peak res=1193.4M, current mem=1193.4M)
[12/22 23:47:01    693s] *** Message Summary: 0 warning(s), 0 error(s)
[12/22 23:47:01    693s] 
[12/22 23:47:26    698s] <CMD> getMultiCpuUsage -localCpu
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -quiet -area
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -check_only -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/22 23:47:26    698s] <CMD> get_verify_drc_mode -limit -quiet
[12/22 23:47:39    699s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[12/22 23:47:39    699s] <CMD> verify_drc
[12/22 23:47:39    699s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/22 23:47:39    699s] #-report top.drc.rpt                     # string, default="", user setting
[12/22 23:47:39    699s]  *** Starting Verify DRC (MEM: 1554.4) ***
[12/22 23:47:39    699s] 
[12/22 23:47:39    699s] #create default rule from bind_ndr_rule rule=0x7f337bd74950 0x7f334e032018
[12/22 23:47:39    700s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/22 23:47:39    700s]   VERIFY DRC ...... Starting Verification
[12/22 23:47:39    700s]   VERIFY DRC ...... Initializing
[12/22 23:47:39    700s]   VERIFY DRC ...... Deleting Existing Violations
[12/22 23:47:39    700s]   VERIFY DRC ...... Creating Sub-Areas
[12/22 23:47:39    700s]   VERIFY DRC ...... Using new threading
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 264.960 264.960} 1 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {264.960 0.000 529.920 264.960} 2 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {529.920 0.000 794.880 264.960} 3 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {794.880 0.000 1059.840 264.960} 4 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1059.840 0.000 1324.800 264.960} 5 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1324.800 0.000 1589.760 264.960} 6 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1589.760 0.000 1854.720 264.960} 7 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1854.720 0.000 2119.680 264.960} 8 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {2119.680 0.000 2384.640 264.960} 9 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {2384.640 0.000 2649.600 264.960} 10 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {2649.600 0.000 2914.560 264.960} 11 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {2914.560 0.000 3173.160 264.960} 12 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 12 complete 2 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {0.000 264.960 264.960 529.920} 13 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {264.960 264.960 529.920 529.920} 14 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {529.920 264.960 794.880 529.920} 15 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {794.880 264.960 1059.840 529.920} 16 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1059.840 264.960 1324.800 529.920} 17 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1324.800 264.960 1589.760 529.920} 18 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1589.760 264.960 1854.720 529.920} 19 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {1854.720 264.960 2119.680 529.920} 20 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {2119.680 264.960 2384.640 529.920} 21 of 144
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/22 23:47:39    700s]   VERIFY DRC ...... Sub-Area: {2384.640 264.960 2649.600 529.920} 22 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2649.600 264.960 2914.560 529.920} 23 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2914.560 264.960 3173.160 529.920} 24 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {0.000 529.920 264.960 794.880} 25 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {264.960 529.920 529.920 794.880} 26 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {529.920 529.920 794.880 794.880} 27 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {794.880 529.920 1059.840 794.880} 28 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1059.840 529.920 1324.800 794.880} 29 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1324.800 529.920 1589.760 794.880} 30 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1589.760 529.920 1854.720 794.880} 31 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1854.720 529.920 2119.680 794.880} 32 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2119.680 529.920 2384.640 794.880} 33 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2384.640 529.920 2649.600 794.880} 34 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2649.600 529.920 2914.560 794.880} 35 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2914.560 529.920 3173.160 794.880} 36 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {0.000 794.880 264.960 1059.840} 37 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {264.960 794.880 529.920 1059.840} 38 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {529.920 794.880 794.880 1059.840} 39 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {794.880 794.880 1059.840 1059.840} 40 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1059.840 794.880 1324.800 1059.840} 41 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1324.800 794.880 1589.760 1059.840} 42 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1589.760 794.880 1854.720 1059.840} 43 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1854.720 794.880 2119.680 1059.840} 44 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2119.680 794.880 2384.640 1059.840} 45 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2384.640 794.880 2649.600 1059.840} 46 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2649.600 794.880 2914.560 1059.840} 47 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2914.560 794.880 3173.160 1059.840} 48 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {0.000 1059.840 264.960 1324.800} 49 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {264.960 1059.840 529.920 1324.800} 50 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {529.920 1059.840 794.880 1324.800} 51 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {794.880 1059.840 1059.840 1324.800} 52 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1059.840 1059.840 1324.800 1324.800} 53 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1324.800 1059.840 1589.760 1324.800} 54 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1589.760 1059.840 1854.720 1324.800} 55 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1854.720 1059.840 2119.680 1324.800} 56 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2119.680 1059.840 2384.640 1324.800} 57 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2384.640 1059.840 2649.600 1324.800} 58 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2649.600 1059.840 2914.560 1324.800} 59 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2914.560 1059.840 3173.160 1324.800} 60 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {0.000 1324.800 264.960 1589.760} 61 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {264.960 1324.800 529.920 1589.760} 62 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {529.920 1324.800 794.880 1589.760} 63 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {794.880 1324.800 1059.840 1589.760} 64 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1059.840 1324.800 1324.800 1589.760} 65 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1324.800 1324.800 1589.760 1589.760} 66 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1589.760 1324.800 1854.720 1589.760} 67 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {1854.720 1324.800 2119.680 1589.760} 68 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2119.680 1324.800 2384.640 1589.760} 69 of 144
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/22 23:47:40    700s]   VERIFY DRC ...... Sub-Area: {2384.640 1324.800 2649.600 1589.760} 70 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2649.600 1324.800 2914.560 1589.760} 71 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2914.560 1324.800 3173.160 1589.760} 72 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {0.000 1589.760 264.960 1854.720} 73 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {264.960 1589.760 529.920 1854.720} 74 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {529.920 1589.760 794.880 1854.720} 75 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {794.880 1589.760 1059.840 1854.720} 76 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1059.840 1589.760 1324.800 1854.720} 77 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1324.800 1589.760 1589.760 1854.720} 78 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1589.760 1589.760 1854.720 1854.720} 79 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1854.720 1589.760 2119.680 1854.720} 80 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2119.680 1589.760 2384.640 1854.720} 81 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2384.640 1589.760 2649.600 1854.720} 82 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2649.600 1589.760 2914.560 1854.720} 83 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2914.560 1589.760 3173.160 1854.720} 84 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {0.000 1854.720 264.960 2119.680} 85 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {264.960 1854.720 529.920 2119.680} 86 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {529.920 1854.720 794.880 2119.680} 87 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {794.880 1854.720 1059.840 2119.680} 88 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1059.840 1854.720 1324.800 2119.680} 89 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1324.800 1854.720 1589.760 2119.680} 90 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1589.760 1854.720 1854.720 2119.680} 91 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1854.720 1854.720 2119.680 2119.680} 92 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2119.680 1854.720 2384.640 2119.680} 93 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2384.640 1854.720 2649.600 2119.680} 94 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2649.600 1854.720 2914.560 2119.680} 95 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2914.560 1854.720 3173.160 2119.680} 96 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {0.000 2119.680 264.960 2384.640} 97 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {264.960 2119.680 529.920 2384.640} 98 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {529.920 2119.680 794.880 2384.640} 99 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {794.880 2119.680 1059.840 2384.640} 100 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1059.840 2119.680 1324.800 2384.640} 101 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1324.800 2119.680 1589.760 2384.640} 102 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1589.760 2119.680 1854.720 2384.640} 103 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1854.720 2119.680 2119.680 2384.640} 104 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2119.680 2119.680 2384.640 2384.640} 105 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2384.640 2119.680 2649.600 2384.640} 106 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2649.600 2119.680 2914.560 2384.640} 107 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2914.560 2119.680 3173.160 2384.640} 108 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {0.000 2384.640 264.960 2649.600} 109 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {264.960 2384.640 529.920 2649.600} 110 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {529.920 2384.640 794.880 2649.600} 111 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {794.880 2384.640 1059.840 2649.600} 112 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1059.840 2384.640 1324.800 2649.600} 113 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1324.800 2384.640 1589.760 2649.600} 114 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1589.760 2384.640 1854.720 2649.600} 115 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1854.720 2384.640 2119.680 2649.600} 116 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2119.680 2384.640 2384.640 2649.600} 117 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2384.640 2384.640 2649.600 2649.600} 118 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2649.600 2384.640 2914.560 2649.600} 119 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2914.560 2384.640 3173.160 2649.600} 120 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {0.000 2649.600 264.960 2914.560} 121 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {264.960 2649.600 529.920 2914.560} 122 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {529.920 2649.600 794.880 2914.560} 123 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {794.880 2649.600 1059.840 2914.560} 124 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1059.840 2649.600 1324.800 2914.560} 125 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1324.800 2649.600 1589.760 2914.560} 126 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1589.760 2649.600 1854.720 2914.560} 127 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1854.720 2649.600 2119.680 2914.560} 128 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2119.680 2649.600 2384.640 2914.560} 129 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2384.640 2649.600 2649.600 2914.560} 130 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2649.600 2649.600 2914.560 2914.560} 131 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2914.560 2649.600 3173.160 2914.560} 132 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {0.000 2914.560 264.960 3165.120} 133 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 133 complete 2 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {264.960 2914.560 529.920 3165.120} 134 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {529.920 2914.560 794.880 3165.120} 135 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {794.880 2914.560 1059.840 3165.120} 136 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1059.840 2914.560 1324.800 3165.120} 137 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1324.800 2914.560 1589.760 3165.120} 138 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1589.760 2914.560 1854.720 3165.120} 139 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {1854.720 2914.560 2119.680 3165.120} 140 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2119.680 2914.560 2384.640 3165.120} 141 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2384.640 2914.560 2649.600 3165.120} 142 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2649.600 2914.560 2914.560 3165.120} 143 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area: {2914.560 2914.560 3173.160 3165.120} 144 of 144
[12/22 23:47:40    701s]   VERIFY DRC ...... Sub-Area : 144 complete 2 Viols.
[12/22 23:47:40    701s] 
[12/22 23:47:40    701s]   Verification Complete : 8 Viols.
[12/22 23:47:40    701s] 
[12/22 23:47:40    701s]  Violation Summary By Layer and Type:
[12/22 23:47:40    701s] 
[12/22 23:47:40    701s] 	       outOfDie   Totals
[12/22 23:47:40    701s] 	metal2        4        4
[12/22 23:47:40    701s] 	metal3        4        4
[12/22 23:47:40    701s] 	Totals        8        8
[12/22 23:47:40    701s] 
[12/22 23:47:40    701s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 8.0M) ***
[12/22 23:47:40    701s] 
[12/22 23:47:40    701s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/22 23:53:03    749s] <CMD> zoomBox -3468.75400 -304.72600 3473.75200 3176.96400
[12/22 23:53:03    749s] <CMD> zoomBox -2882.62900 -83.67700 3018.50200 2875.76000
[12/22 23:53:04    750s] <CMD> zoomBox -2026.92300 370.27100 2236.64600 2508.46500
[12/22 23:53:05    750s] <CMD> zoomBox -1417.92300 686.53900 1662.50600 2231.38400
[12/22 23:53:05    750s] <CMD> zoomBox -813.94400 991.30700 1077.82600 1940.03600
[12/22 23:53:06    750s] <CMD> zoomBox -446.53800 1173.78900 715.24700 1756.42800
[12/22 23:53:06    750s] <CMD> zoomBox -228.88700 1280.27100 484.59600 1638.08500
[12/22 23:53:07    750s] <CMD> zoomBox -132.80900 1327.29800 382.68300 1585.81900
[12/22 23:53:07    750s] <CMD> zoomBox -97.14700 1344.78100 341.02200 1564.52400
[12/22 23:53:08    750s] <CMD> zoomBox -66.83400 1359.64100 305.61000 1546.42300
[12/22 23:53:08    750s] <CMD> zoomBox -19.16700 1383.00800 249.92500 1517.95900
[12/22 23:53:10    751s] <CMD> zoomBox 16.17100 1402.63100 210.59000 1500.13300
[12/22 23:53:11    751s] <CMD> zoomBox 7.69200 1394.04900 236.42000 1508.75700
[12/22 23:53:12    751s] <CMD> zoomBox -2.23500 1384.09700 266.85700 1519.04800
[12/22 23:53:13    751s] <CMD> zoomBox 6.79000 1394.96300 201.21000 1492.46500
[12/22 23:53:14    751s] <CMD> zoomBox 15.85700 1405.88000 135.25600 1465.75900
[12/22 23:53:14    751s] <CMD> zoomBox 18.28000 1408.55100 119.76900 1459.44800
[12/22 23:53:15    752s] <CMD> zoomBox 13.00600 1402.73800 153.47600 1473.18400
[12/22 23:53:16    752s] <CMD> zoomBox 5.70600 1394.69100 200.12900 1492.19500
[12/22 23:53:16    752s] <CMD> zoomBox 13.52300 1401.05000 153.99500 1471.49700
[12/22 23:53:17    752s] <CMD> zoomBox 19.33600 1405.57400 120.82700 1456.47200
[12/22 23:53:19    752s] <CMD> zoomBox 9.28900 1398.44100 174.55000 1481.32000
[12/22 23:53:19    752s] <CMD> zoomBox -7.19700 1386.63800 261.90600 1521.59400
[12/22 23:53:20    752s] <CMD> zoomBox -34.03900 1367.62500 404.15000 1587.37800
[12/22 23:53:21    753s] <CMD> zoomBox -48.91900 1348.93200 466.59800 1607.46500
[12/22 23:53:21    753s] <CMD> zoomBox -87.02000 1301.06800 626.49900 1658.90000
[12/22 23:53:22    753s] <CMD> zoomBox -166.62500 1213.67400 995.22200 1796.34400
[12/22 23:53:22    753s] <CMD> zoomBox -303.75900 1087.00100 1588.11500 2035.78200
[12/22 23:53:23    753s] <CMD> zoomBox -528.21000 881.85000 2552.39100 2426.78200
[12/22 23:53:23    753s] <CMD> zoomBox -893.69100 547.79700 4122.55500 3063.46100
[12/22 23:53:24    753s] <CMD> zoomBox -1259.79000 214.13600 5683.11100 3696.02400
[12/22 23:53:25    754s] <CMD> zoomBox -1061.89900 394.49300 4839.56800 3354.09800
[12/22 23:53:33    755s] <CMD> zoomBox -1457.68300 256.72000 5485.22000 3738.60900
[12/22 23:53:34    755s] <CMD> zoomBox -1923.31100 95.37100 6244.81100 4191.71100
[12/22 23:53:38    756s] <CMD> setLayerPreference via -isVisible 0
[12/22 23:53:39    756s] <CMD> setLayerPreference via2 -isVisible 0
[12/22 23:53:39    756s] <CMD> setLayerPreference metal3 -isVisible 0
[12/22 23:53:40    756s] <CMD> setLayerPreference via3 -isVisible 0
[12/22 23:53:40    756s] <CMD> setLayerPreference metal4 -isVisible 0
[12/22 23:53:41    756s] <CMD> setLayerPreference via4 -isVisible 0
[12/22 23:53:41    757s] <CMD> setLayerPreference metal5 -isVisible 0
[12/22 23:53:42    757s] <CMD> setLayerPreference via5 -isVisible 0
[12/22 23:53:43    757s] <CMD> setLayerPreference metal6 -isVisible 0
[12/22 23:53:50    758s] <CMD> zoomBox -3238.19700 -651.68000 8067.16300 5017.99500
[12/22 23:53:51    758s] <CMD> zoomBox -2527.44800 -247.86900 7082.10800 4571.35500
[12/22 23:53:51    759s] <CMD> zoomBox -1923.31100 95.37100 6244.81100 4191.71100
[12/22 23:53:51    759s] <CMD> zoomBox -1409.79500 387.12500 5533.10900 3869.01400
[12/22 23:53:51    759s] <CMD> zoomBox -973.30600 635.11500 4928.16200 3594.72100
[12/22 23:53:52    759s] <CMD> zoomBox -286.92900 1025.07900 3976.88300 3163.39500
[12/22 23:54:05    761s] <CMD> setLayerPreference node_bump -isVisible 0
[12/22 23:54:07    761s] <CMD> setLayerPreference node_bump -isVisible 1
[12/22 23:54:12    762s] <CMD> setLayerPreference node_module -isVisible 0
[12/22 23:54:13    762s] <CMD> setLayerPreference node_module -isVisible 1
[12/22 23:54:16    763s] <CMD> setLayerPreference node_inst -isVisible 0
[12/22 23:54:19    763s] <CMD> setLayerPreference node_inst -isVisible 1
[12/22 23:54:20    763s] <CMD> setLayerPreference node_inst -isVisible 0
[12/22 23:54:20    763s] <CMD> setLayerPreference node_inst -isVisible 1
[12/22 23:54:23    764s] <CMD> setLayerPreference node_cell -isVisible 1
[12/22 23:54:24    764s] <CMD> setLayerPreference node_cell -isVisible 0
[12/22 23:54:26    765s] <CMD> deselectAll
[12/22 23:54:30    765s] <CMD> zoomBox -733.05300 818.30600 4283.19700 3333.97200
[12/22 23:54:30    765s] <CMD> zoomBox -1862.63200 323.07500 5080.27500 3804.96600
[12/22 23:54:31    766s] <CMD> zoomBox -2566.96700 20.27000 5601.15900 4116.61200
[12/22 23:54:32    766s] <CMD> zoomBox -5517.34600 -1248.14600 7783.08200 5422.06300
[12/22 23:54:33    766s] <CMD> zoomBox -3434.34600 -371.48200 6175.21400 4447.74400
[12/22 23:54:38    767s] <CMD> setLayerPreference node_floorplan -isVisible 1
[12/22 23:54:39    767s] <CMD> setLayerPreference node_floorplan -isVisible 0
[12/22 23:54:40    767s] <CMD> setLayerPreference node_floorplan -isVisible 1
[12/22 23:54:41    767s] <CMD> setLayerPreference node_partition -isVisible 0
[12/22 23:54:42    767s] <CMD> setLayerPreference node_partition -isVisible 1
[12/22 23:54:43    767s] <CMD> setLayerPreference node_power -isVisible 1
[12/22 23:54:43    767s] <CMD> setLayerPreference node_power -isVisible 0
[12/22 23:54:45    768s] <CMD> setLayerPreference node_blockage -isVisible 1
[12/22 23:54:46    768s] <CMD> setLayerPreference node_blockage -isVisible 0
[12/22 23:54:47    768s] <CMD> setLayerPreference node_blockage -isVisible 1
[12/22 23:54:50    768s] <CMD> setLayerPreference node_cell -isVisible 1
[12/22 23:54:51    769s] <CMD> setLayerPreference node_cell -isVisible 0
[12/22 23:54:52    769s] <CMD> setLayerPreference node_cell -isVisible 1
[12/22 23:54:52    769s] <CMD> setLayerPreference node_cell -isVisible 0
[12/22 23:54:54    769s] <CMD> zoomBox -1927.03800 152.86900 5015.86900 3634.76000
[12/22 23:54:54    769s] <CMD> zoomBox -1338.37400 357.64900 4563.09900 3317.25700
[12/22 23:54:54    769s] <CMD> zoomBox 256.10300 912.32300 3336.70900 2457.25700
[12/22 23:54:55    770s] <CMD> zoomBox 928.02400 1146.06600 2819.90200 2094.84900
[12/22 23:54:55    770s] <CMD> zoomBox 1088.43000 1201.86700 2696.52600 2008.33200
[12/22 23:54:56    770s] <CMD> zoomBox 1224.77500 1249.29700 2591.65700 1934.79300
[12/22 23:54:56    770s] <CMD> zoomBox 1439.17600 1323.88100 2426.75000 1819.15300
[12/22 23:55:00    770s] <CMD> setLayerPreference node_power -isVisible 1
[12/22 23:55:01    770s] <CMD> zoomBox 1541.61400 1352.47500 2381.05300 1773.45600
[12/22 23:55:01    771s] <CMD> zoomBox 1765.60900 1414.99800 2281.13100 1673.53400
[12/22 23:55:04    771s] <CMD> setLayerPreference node_cell -isVisible 1
[12/22 23:55:05    771s] <CMD> setLayerPreference node_cell -isVisible 0
[12/22 23:55:10    772s] <CMD> zoomBox 1662.50500 1414.99800 2178.02700 1673.53400
[12/22 23:55:10    772s] <CMD> zoomBox 1559.40100 1414.99800 2074.92300 1673.53400
[12/22 23:55:11    773s] <CMD> zoomBox 1404.74500 1414.99800 1920.26700 1673.53400
[12/22 23:55:11    773s] <CMD> zoomBox 1301.64100 1414.99800 1817.16300 1673.53400
[12/22 23:55:12    773s] <CMD> zoomBox 1198.53700 1414.99800 1714.05900 1673.53400
[12/22 23:55:12    773s] <CMD> zoomBox 1146.98500 1414.99800 1662.50700 1673.53400
[12/22 23:55:12    773s] <CMD> zoomBox 1043.88100 1414.99800 1559.40300 1673.53400
[12/22 23:55:13    773s] <CMD> zoomBox 940.77700 1414.99800 1456.29900 1673.53400
[12/22 23:55:13    773s] <CMD> zoomBox 889.22500 1414.99800 1404.74700 1673.53400
[12/22 23:55:14    773s] <CMD> zoomBox 837.67300 1414.99800 1353.19500 1673.53400
[12/22 23:55:14    773s] <CMD> zoomBox 734.56900 1414.99800 1250.09100 1673.53400
[12/22 23:55:15    773s] <CMD> zoomBox 683.01700 1414.99800 1198.53900 1673.53400
[12/22 23:55:15    773s] <CMD> zoomBox 631.46500 1414.99800 1146.98700 1673.53400
[12/22 23:55:15    773s] <CMD> zoomBox 579.91300 1414.99800 1095.43500 1673.53400
[12/22 23:55:16    773s] <CMD> zoomBox 528.36100 1414.99800 1043.88300 1673.53400
[12/22 23:55:17    774s] <CMD> zoomBox 476.80900 1414.99800 992.33100 1673.53400
[12/22 23:55:17    774s] <CMD> zoomBox 425.25700 1414.99800 940.77900 1673.53400
[12/22 23:55:18    774s] <CMD> zoomBox 322.15300 1414.99800 837.67500 1673.53400
[12/22 23:55:19    774s] <CMD> zoomBox 12.84100 1414.99800 528.36300 1673.53400
[12/22 23:55:19    774s] <CMD> zoomBox -38.71100 1414.99800 476.81100 1673.53400
[12/22 23:55:20    774s] <CMD> zoomBox -90.26300 1414.99800 425.25900 1673.53400
[12/22 23:55:24    775s] <CMD> setLayerPreference node_overlay -isVisible 1
[12/22 23:55:24    775s] 
[12/22 23:55:24    775s] 
[12/22 23:55:24    775s] 
[12/22 23:55:24    775s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[12/22 23:55:24    775s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[12/22 23:55:24    775s] <CMD> setLayerPreference node_overlay -isVisible 0
[12/22 23:55:25    775s] <CMD> fit
[12/22 23:55:27    775s] <CMD> setLayerPreference node_cell -isVisible 1
[12/22 23:55:31    776s] <CMD> setLayerPreference via -isVisible 1
[12/22 23:55:32    776s] <CMD> setLayerPreference via -isVisible 0
[12/22 23:55:33    776s] <CMD> setLayerPreference via -isVisible 1
[12/22 23:55:35    776s] <CMD> setLayerPreference via -isVisible 0
[12/22 23:55:37    777s] <CMD> setLayerPreference via -isVisible 1
[12/22 23:55:41    777s] <CMD> setLayerPreference via2 -isVisible 1
[12/22 23:55:44    778s] <CMD> zoomBox -816.51900 148.73500 4199.35900 2664.21400
[12/22 23:55:47    778s] <CMD> setLayerPreference metal1 -isVisible 0
[12/22 23:55:48    778s] <CMD> setLayerPreference metal2 -isVisible 0
[12/22 23:55:49    778s] <CMD> zoomBox 341.52300 469.96000 3421.90000 2014.77900
[12/22 23:55:49    778s] <CMD> zoomBox 1052.70500 667.23200 2944.44200 1615.94400
[12/22 23:55:50    778s] <CMD> zoomBox 1682.35000 841.88700 2521.72500 1262.83600
[12/22 23:55:51    779s] <CMD> zoomBox 1945.72100 913.76500 2318.15900 1100.54400
[12/22 23:55:51    779s] <CMD> zoomBox 2060.58700 943.41600 2225.84100 1026.29100
[12/22 23:55:52    779s] <CMD> zoomBox 2025.39800 934.63800 2254.12200 1049.34400
[12/22 23:55:53    779s] <CMD> zoomBox 2003.02000 929.05600 2272.10700 1064.00400
[12/22 23:55:54    779s] <CMD> zoomBox 1945.71900 914.76100 2318.15900 1101.54100
[12/22 23:55:55    779s] <CMD> zoomBox 1871.23100 914.76100 2243.67100 1101.54100
[12/22 23:55:57    780s] <CMD> zoomBox 1908.47500 914.76100 2280.91500 1101.54100
[12/22 23:55:58    780s] <CMD> zoomBox 1908.47500 896.08300 2280.91500 1082.86300
[12/22 23:56:01    780s] <CMD> setLayerPreference metal1 -isVisible 1
[12/22 23:56:03    780s] <CMD> zoomBox 1908.47500 877.40500 2280.91500 1064.18500
[12/22 23:56:03    780s] <CMD> zoomBox 1862.07600 865.23200 2300.24100 1084.97300
[12/22 23:56:04    781s] <CMD> zoomBox 1807.48900 850.91100 2322.97800 1109.43000
[12/22 23:56:04    781s] <CMD> zoomBox 1578.83000 790.92200 2418.21900 1211.87800
[12/22 23:56:05    781s] <CMD> zoomBox 1474.25900 763.48700 2461.77500 1258.73000
[12/22 23:56:07    781s] <CMD> setLayerPreference metal2 -isVisible 1
[12/22 23:56:08    781s] <CMD> setLayerPreference metal3 -isVisible 1
[12/22 23:56:08    781s] <CMD> setLayerPreference via3 -isVisible 1
[12/22 23:56:09    781s] <CMD> setLayerPreference metal4 -isVisible 1
[12/22 23:56:09    781s] <CMD> setLayerPreference via4 -isVisible 1
[12/22 23:56:10    781s] <CMD> setLayerPreference metal5 -isVisible 1
[12/22 23:56:10    781s] <CMD> setLayerPreference via5 -isVisible 1
[12/22 23:56:11    782s] <CMD> setLayerPreference metal6 -isVisible 1
[12/22 23:56:12    782s] <CMD> setLayerPreference node_gird -isVisible 1
[12/22 23:56:13    782s] <CMD> setLayerPreference node_gird -isVisible 0
[12/22 23:56:14    782s] <CMD> zoomBox 1134.19800 703.04600 2501.00400 1388.50400
[12/22 23:56:15    782s] <CMD> zoomBox 917.94300 664.61100 2525.95100 1471.03200
[12/22 23:56:15    782s] <CMD> zoomBox 364.21200 566.19400 2589.82900 1682.34800
[12/22 23:56:16    782s] <CMD> zoomBox 12.07700 503.60800 2630.45100 1816.73100
[12/22 23:56:16    782s] <CMD> zoomBox -402.75400 429.97700 2677.68600 1974.82800
[12/22 23:56:17    783s] <CMD> zoomBox -1201.00400 114.09100 3062.58300 2252.29400
[12/22 23:56:20    783s] <CMD> setLayerPreference io -isVisible 0
[12/22 23:56:20    783s] <CMD> setLayerPreference io -isVisible 1
[12/22 23:56:21    783s] <CMD> zoomBox -1801.38400 -142.89200 3214.60100 2372.64100
[12/22 23:56:21    783s] <CMD> zoomBox -2507.71400 -444.69200 3393.44500 2514.75900
[12/22 23:56:23    784s] <CMD> setLayerPreference block -isVisible 0
[12/22 23:56:27    784s] <CMD> setLayerPreference block -isVisible 1
[12/22 23:56:27    784s] <CMD> setLayerPreference block -isVisible 0
[12/22 23:56:29    785s] <CMD> setLayerPreference metal3 -isVisible 0
[12/22 23:56:30    785s] <CMD> setLayerPreference via3 -isVisible 0
[12/22 23:56:30    785s] <CMD> setLayerPreference metal4 -isVisible 0
[12/22 23:56:30    785s] <CMD> setLayerPreference via4 -isVisible 0
[12/22 23:56:31    785s] <CMD> setLayerPreference metal5 -isVisible 0
[12/22 23:56:32    785s] <CMD> setLayerPreference via5 -isVisible 0
[12/22 23:56:32    785s] <CMD> setLayerPreference metal6 -isVisible 0
[12/22 23:56:35    786s] <CMD> zoomBox -1646.49300 -345.15700 3369.49400 2170.37700
[12/22 23:56:35    786s] <CMD> zoomBox -292.22100 -187.80000 3331.82900 1629.67300
[12/22 23:56:39    787s] <CMD> setLayerPreference via -isVisible 0
[12/22 23:56:39    787s] <CMD> setLayerPreference via -isVisible 1
[12/22 23:56:41    787s] <CMD> setLayerPreference metal2 -isVisible 0
[12/22 23:56:41    787s] <CMD> setLayerPreference metal2 -isVisible 1
[12/22 23:56:43    788s] <CMD> setLayerPreference metal2 -isVisible 0
[12/22 23:56:43    788s] <CMD> setLayerPreference metal2 -isVisible 1
[12/22 23:56:45    788s] <CMD> zoomBox -46.65000 44.41800 2571.72600 1357.54200
[12/22 23:56:45    788s] <CMD> zoomBox -290.96400 -187.80000 3333.08600 1629.67300
[12/22 23:56:47    788s] <CMD> zoomBox -653.36900 -187.80000 2970.68100 1629.67300
[12/22 23:56:48    789s] <CMD> zoomBox -653.36900 -6.05300 2970.68100 1811.42000
[12/22 23:56:49    789s] <CMD> zoomBox -808.73500 -153.72700 3454.85300 1984.47600
[12/22 23:56:50    789s] <CMD> zoomBox -990.61400 -328.82000 4025.37200 2186.71400
[12/22 23:56:51    789s] <CMD> zoomBox -804.66500 -140.15500 3458.92400 1998.04900
[12/22 23:56:51    789s] <CMD> zoomBox -646.60800 20.21000 2977.44400 1837.68400
[12/22 23:56:52    789s] <CMD> zoomBox -990.61700 -328.82200 4025.37300 2186.71400
[12/22 23:56:53    790s] <CMD> zoomBox -990.61800 -77.26800 4025.37300 2438.26800
[12/22 23:56:54    790s] <CMD> zoomBox -990.61800 174.28600 4025.37300 2689.82200
[12/22 23:56:57    790s] <CMD> setLayerPreference block -isVisible 1
[12/22 23:57:03    791s] <CMD> zoomBox -990.61800 -77.26800 4025.37300 2438.26800
[12/22 23:57:11    793s] <CMD> zoomBox -1836.40400 -289.64600 4064.76100 2669.80800
[12/22 23:57:14    793s] <CMD> setLayerPreference metal3 -isVisible 1
[12/22 23:57:14    793s] <CMD> setLayerPreference via3 -isVisible 1
[12/22 23:57:15    794s] <CMD> setLayerPreference metal4 -isVisible 1
[12/22 23:57:16    794s] <CMD> setLayerPreference via4 -isVisible 1
[12/22 23:57:17    794s] <CMD> setLayerPreference metal5 -isVisible 1
[12/22 23:57:17    794s] <CMD> setLayerPreference via5 -isVisible 1
[12/22 23:57:18    794s] <CMD> setLayerPreference metal6 -isVisible 1
[12/22 23:57:26    796s] <CMD> zoomBox -2712.46800 -687.28800 4230.08000 2794.42300
[12/22 23:57:27    796s] <CMD> zoomBox -3743.13100 -1155.10100 4424.57200 2941.02900
[12/22 23:57:29    796s] <CMD> zoomBox -1581.54000 -231.04100 4319.62700 2728.41400
[12/22 23:57:30    797s] <CMD> zoomBox -3743.13300 -1155.10200 4424.57200 2941.02900
[12/22 23:57:30    797s] <CMD> zoomBox -4559.90400 -1155.10200 3607.80100 2941.02900
[12/22 23:57:31    797s] <CMD> zoomBox -5891.19000 -1732.34000 3717.87500 3086.63800
[12/22 23:57:32    797s] <CMD> zoomBox -5891.19000 -2214.23800 3717.87500 2604.74000
[12/22 23:57:33    797s] <CMD> zoomBox -5891.19000 -1732.34000 3717.87500 3086.63800
[12/22 23:57:33    797s] <CMD> zoomBox -5891.19000 -768.54400 3717.87500 4050.43400
[12/22 23:57:34    797s] <CMD> zoomBox -5891.19000 -286.64600 3717.87500 4532.33200
[12/22 23:57:35    798s] <CMD> zoomBox -5891.19000 -768.54400 3717.87500 4050.43400
[12/22 23:57:38    798s] <CMD> setLayerPreference metal6 -isVisible 0
[12/22 23:57:41    799s] <CMD> setLayerPreference metal6 -isVisible 1
[12/22 23:57:45    799s] <CMD> setLayerPreference node_layer -isVisible 0
[12/22 23:57:48    800s] <CMD> selectInst DM1/i_SRAM
[12/22 23:58:41    808s] <CMD> uiSetTool move
[12/22 23:58:43    808s] <CMD> deselectAll
[12/22 23:58:43    808s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/22 23:58:54    810s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 49.66 2960.565 441.5 3117.365
[12/22 23:58:56    810s] <CMD> deselectAll
[12/22 23:58:56    810s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/22 23:59:02    811s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 511.912 2959.024 903.752 3115.824
[12/22 23:59:03    811s] <CMD> deselectAll
[12/22 23:59:03    811s] <CMD> selectInst DM1/i_SRAM
[12/22 23:59:08    812s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 46.896 1524.625 1967.036 2916.225
[12/22 23:59:12    812s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 41.122 1489.951 1961.262 2881.551
[12/22 23:59:14    813s] <CMD> setObjFPlanBox Instance DM1/i_SRAM -91.777 91.637 1828.363 1483.237
[12/22 23:59:21    814s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 35.339 1507.287 1955.479 2898.887
[12/22 23:59:32    815s] <CMD> deselectAll
[12/22 23:59:32    815s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/22 23:59:35    816s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2961.948 41.058 3118.748 1928.958
[12/22 23:59:36    816s] <CMD> deselectAll
[12/22 23:59:36    816s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/22 23:59:40    816s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2727.614 64.171 2884.414 1952.071
[12/22 23:59:42    817s] <CMD> zoomBox -4630.10900 -600.40100 3537.59700 3495.73100
[12/22 23:59:42    817s] <CMD> zoomBox -3558.19100 -457.47800 3384.36000 3024.23400
[12/22 23:59:50    818s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2731.785 34.947 2888.585 1922.847
[12/22 23:59:58    820s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2727.606 55.823 2884.406 1943.723
[12/23 00:00:00    820s] <CMD> deselectAll
[12/23 00:00:00    820s] <CMD> selectInst DM1/i_SRAM
[12/23 00:00:06    821s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 35.34 1523.989 1955.48 2915.589
[12/23 00:00:07    821s] <CMD> zoomBox -4535.07400 -696.91000 3632.63300 3399.22200
[12/23 00:00:27    824s] <CMD> setDrawView place
[12/23 00:00:28    825s] <CMD> setDrawView fplan
[12/23 00:00:38    826s] <CMD> setDrawView place
[12/23 00:00:39    827s] <CMD> zoomBox -5295.19000 -1062.66700 4313.87700 3756.31200
[12/23 00:00:40    827s] <CMD> zoomBox -6462.71700 -1499.08700 4842.06800 4170.30000
[12/23 00:00:40    827s] <CMD> zoomBox -5266.64000 -1047.37100 4342.42800 3771.60800
[12/23 00:00:41    827s] <CMD> zoomBox -4249.97400 -663.41400 3917.73400 3432.71900
[12/23 00:00:42    827s] <CMD> zoomBox -4249.97500 -1482.64000 3917.73400 2613.49300
[12/23 00:00:43    827s] <CMD> zoomBox -4249.97500 -663.41400 3917.73400 3432.71900
[12/23 00:00:44    827s] <CMD> zoomBox -2616.43300 -663.41400 5551.27600 3432.71900
[12/23 00:00:45    828s] <CMD> zoomBox -1934.23500 -332.62900 5008.31700 3149.08400
[12/23 00:00:51    829s] <CMD> deselectAll
[12/23 00:00:51    829s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:00:53    829s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2113.927 -81.946 2270.727 1805.954
[12/23 00:00:53    829s] <CMD> deselectAll
[12/23 00:00:53    829s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:00:55    830s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2460.984 -150.976 2617.784 1736.924
[12/23 00:00:55    830s] <CMD> zoomBox -1304.89700 -3.87000 4596.27300 2955.58600
[12/23 00:00:56    830s] <CMD> zoomBox -1934.23500 -332.62900 5008.31800 3149.08400
[12/23 00:00:56    830s] <CMD> zoomBox -2674.63300 -719.40400 5493.07600 3376.72900
[12/23 00:00:57    830s] <CMD> deselectAll
[12/23 00:00:57    830s] <CMD> selectInst DM1/i_SRAM
[12/23 00:01:02    831s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1209.172 1745.004 3129.312 3136.604
[12/23 00:01:07    832s] <CMD> deselectAll
[12/23 00:01:07    832s] <CMD> selectInst IM1/i_SRAM
[12/23 00:01:12    832s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 939.043 30.368 2859.183 1421.968
[12/23 00:01:13    833s] <CMD> deselectAll
[12/23 00:01:13    833s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:01:18    833s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 46.217 40.836 203.017 1928.736
[12/23 00:01:19    833s] <CMD> deselectAll
[12/23 00:01:19    833s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:01:22    834s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 299.95 35.654 456.75 1923.554
[12/23 00:01:23    834s] <CMD> deselectAll
[12/23 00:01:23    834s] <CMD> selectInst IM1/i_SRAM
[12/23 00:01:26    835s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1199.345 40.193 3119.485 1431.793
[12/23 00:01:29    835s] <CMD> deselectAll
[12/23 00:01:29    835s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:01:34    836s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 50.235 2679.069 442.075 2835.869
[12/23 00:01:55    839s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 55.142 2679.07 446.982 2835.87
[12/23 00:02:14    842s] <CMD> deselectAll
[12/23 00:02:14    842s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:02:16    843s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 609.37 20.916 766.17 1908.816
[12/23 00:02:22    844s] <CMD> deselectAll
[12/23 00:02:22    844s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:02:25    844s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 610.132 2949.199 1001.972 3105.999
[12/23 00:02:34    846s] <CMD> deselectAll
[12/23 00:02:34    846s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:02:53    849s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 54.571 2950.737 446.411 3107.537
[12/23 00:02:55    849s] <CMD> uiSetTool select
[12/23 00:03:21    853s] <CMD> setLayerPreference allLayers -isVisible 0
[12/23 00:03:23    854s] <CMD> setLayerPreference allLayers -isVisible 1
[12/23 00:03:24    854s] <CMD> setLayerPreference allLayers -isSelectable 0
[12/23 00:03:26    854s] <CMD> setLayerPreference allLayers -isSelectable 1
[12/23 00:03:32    855s] <CMD> setDrawView fplan
[12/23 00:03:34    855s] <CMD> setDrawView fplan
[12/23 00:04:19    862s] <CMD> deselectAll
[12/23 00:04:19    862s] <CMD> selectInst DM1/i_SRAM
[12/23 00:04:23    863s] <CMD> redraw
[12/23 00:04:24    863s] <CMD> redraw
[12/23 00:04:25    863s] <CMD> redraw
[12/23 00:04:26    863s] <CMD> redraw
[12/23 00:04:27    864s] <CMD> redraw
[12/23 00:04:27    864s] <CMD> redraw
[12/23 00:04:27    864s] <CMD> redraw
[12/23 00:04:28    864s] <CMD> deselectAll
[12/23 00:04:28    864s] <CMD> selectInst IM1/i_SRAM
[12/23 00:04:33    865s] <CMD> redraw
[12/23 00:04:34    865s] <CMD> redraw
[12/23 00:04:34    865s] <CMD> redraw
[12/23 00:04:34    865s] <CMD> redraw
[12/23 00:04:35    865s] <CMD> deselectAll
[12/23 00:04:35    865s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:04:52    868s] <CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:52    868s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:52    868s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:53    868s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:53    868s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:53    868s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:53    868s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:53    868s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:55    869s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:04:55    869s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> setDrawView place
[12/23 00:05:31    875s] <CMD> uiSetTool move
[12/23 00:05:37    876s] <CMD> spaceObject -fixSide bottom -space 0
[12/23 00:05:37    876s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> uiSetTool select
[12/23 00:05:56    879s] <CMD> spaceObject -fixSide bottom -space 100
[12/23 00:05:56    879s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:15    882s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:15    882s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:16    882s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:25    883s] <CMD> deselectAll
[12/23 00:06:25    883s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:06:30    884s] <CMD> redraw
[12/23 00:06:30    884s] <CMD> redraw
[12/23 00:06:31    884s] <CMD> redraw
[12/23 00:06:33    885s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:33    885s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:34    885s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:34    885s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:06:41    886s] <CMD> alignObject -side top
[12/23 00:06:42    886s] <CMD> alignObject -side center
[12/23 00:06:56    888s] <CMD> spaceObject -fixSide top -space 0
[12/23 00:06:56    888s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 0
[12/23 00:06:57    888s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide left -space 0
[12/23 00:06:58    888s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide distHorizontal
[12/23 00:06:58    888s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> redraw
[12/23 00:07:43    895s] <CMD> redraw
[12/23 00:08:05    898s] <CMD> spaceObject -fixSide left -space 5
[12/23 00:08:05    898s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5
[12/23 00:08:08    899s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide top -space 5
[12/23 00:08:10    899s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:08:13    900s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:08:13    900s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:08:13    900s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:08:38    903s] <CMD> deselectAll
[12/23 00:08:42    904s] <CMD> gui_select -rect {670.05100 1058.53400 670.05100 1112.56000}
[12/23 00:08:44    904s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:08:49    905s] <CMD> uiSetTool move
[12/23 00:08:51    906s] <CMD> deselectAll
[12/23 00:08:51    906s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:08:52    906s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 638.839 50.389 795.639 1938.289
[12/23 00:08:55    906s] <CMD> zoomBox -3940.91500 -1155.36600 5668.15400 3663.61400
[12/23 00:08:56    906s] <CMD> zoomBox -5430.65900 -1668.26200 5874.12800 4001.12600
[12/23 00:08:57    907s] <CMD> setDrawView fplan
[12/23 00:09:19    910s] <CMD> zoomBox -2948.16100 -921.24900 5219.54800 3174.88400
[12/23 00:09:22    910s] <CMD> setLayerPreference node_layer -isVisible 1
[12/23 00:09:24    911s] <CMD> zoomBox -1215.33500 -375.45400 4685.83500 2584.00200
[12/23 00:09:25    911s] <CMD> zoomBox -21.78600 26.30700 4241.81100 2164.51500
[12/23 00:09:25    911s] <CMD> zoomBox 821.45900 321.88600 3901.90900 1866.74200
[12/23 00:09:26    911s] <CMD> zoomBox 1140.98800 445.25200 3759.37200 1758.38000
[12/23 00:09:26    911s] <CMD> zoomBox 1412.58800 550.11300 3638.21500 1666.27200
[12/23 00:09:27    911s] <CMD> zoomBox 1647.06200 640.45000 3538.84500 1589.18500
[12/23 00:09:34    912s] <CMD> setLayerPreference node_layer -isVisible 0
[12/23 00:09:34    912s] <CMD> zoomBox 1137.22100 460.20100 3755.60600 1773.33000
[12/23 00:09:35    913s] <CMD> zoomBox 490.15100 212.03000 4114.21500 2029.51000
[12/23 00:09:35    913s] <CMD> zoomBox -238.52100 -116.32600 4777.48600 2399.21800
[12/23 00:09:36    913s] <CMD> zoomBox -834.30900 -879.87600 7333.42000 3216.26700
[12/23 00:09:40    914s] <CMD> zoomBox -2467.85500 -879.87600 5699.87400 3216.26700
[12/23 00:09:41    914s] <CMD> zoomBox -3284.62800 -879.87600 4883.10100 3216.26700
[12/23 00:09:41    914s] <CMD> zoomBox -4101.40100 -879.87600 4066.32800 3216.26700
[12/23 00:09:42    914s] <CMD> zoomBox -3620.32600 -508.57100 3322.24400 2973.15100
[12/23 00:09:43    914s] <CMD> zoomBox -4094.03600 -887.98000 4073.69500 3208.16400
[12/23 00:09:43    914s] <CMD> zoomBox -5161.74000 -1859.47800 6143.07900 3809.92600
[12/23 00:09:44    915s] <CMD> zoomBox -4549.93400 -1296.61600 5059.16200 3522.37700
[12/23 00:09:45    915s] <CMD> deselectAll
[12/23 00:09:45    915s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:09:51    916s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 54.57 2944.962 446.41 3101.762
[12/23 00:09:53    916s] <CMD> uiSetTool select
[12/23 00:10:04    918s] <CMD> deselectAll
[12/23 00:10:04    918s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:10:04    918s] <CMD> deselectAll
[12/23 00:10:04    918s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:10:14    920s] <CMD> spaceObject -fixSide bottom -space 5
[12/23 00:10:14    920s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5
[12/23 00:10:14    920s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5
[12/23 00:10:15    920s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5
[12/23 00:10:15    920s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5
[12/23 00:10:15    920s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5
[12/23 00:10:15    920s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5
[12/23 00:10:15    921s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> spaceObject -fixSide bottom -space 5 -honorHalo
[12/23 00:10:19    921s] **ERROR: (IMPFP-117):	Need to have 2 objects selected.
<CMD> uiSetTool select
[12/23 00:10:42    924s] <CMD> uiSetTool select
[12/23 00:10:42    924s] <CMD> uiSetTool select
[12/23 00:11:12    929s] <CMD> deselectAll
[12/23 00:11:12    929s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:11:46    934s] <INFO> Nr. Left IO 1124 > Nr. Right IO 0 -> L 
[12/23 00:11:46    934s] <> ori_to_center(BL,L) -flip MY
[12/23 00:11:46    934s] <INFO> flipOrRotateObject -flip MY
[12/23 00:11:46    934s] <CMD> flipOrRotateObject -flip MY
[12/23 00:12:06    937s] <CMD> redraw
[12/23 00:12:07    937s] <CMD> redraw
[12/23 00:12:07    937s] <CMD> redraw
[12/23 00:12:07    937s] <CMD> redraw
[12/23 00:12:07    937s] <CMD> redraw
[12/23 00:12:19    939s] <CMD> deselectAll
[12/23 00:12:19    939s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:12:22    940s] <CMD> deselectAll
[12/23 00:12:22    940s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:12:49    944s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:12:49    944s] The ring targets are set to core/block ring wires.
[12/23 00:12:49    944s] addRing command will consider rows while creating rings.
[12/23 00:12:49    944s] addRing command will disallow rings to go over rows.
[12/23 00:12:49    944s] addRing command will ignore shorts while creating rings.
[12/23 00:12:49    944s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:12:49    944s] 
[12/23 00:12:49    944s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1597.2M)
[12/23 00:12:49    944s] Ring generation is complete.
[12/23 00:12:49    944s] vias are now being generated.
[12/23 00:12:49    944s] addRing created 4 wires.
[12/23 00:12:49    944s] ViaGen created 72 vias, deleted 21 vias to avoid violation.
[12/23 00:12:49    944s] +--------+----------------+----------------+
[12/23 00:12:49    944s] |  Layer |     Created    |     Deleted    |
[12/23 00:12:49    944s] +--------+----------------+----------------+
[12/23 00:12:49    944s] |   via  |        2       |        0       |
[12/23 00:12:49    944s] |  via2  |        4       |        0       |
[12/23 00:12:49    944s] |  via3  |        4       |        0       |
[12/23 00:12:49    944s] | metal4 |        2       |       NA       |
[12/23 00:12:49    944s] |  via4  |       62       |       21       |
[12/23 00:12:49    944s] | metal5 |        2       |       NA       |
[12/23 00:12:49    944s] +--------+----------------+----------------+
[12/23 00:12:57    945s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:12:57    945s] The ring targets are set to core/block ring wires.
[12/23 00:12:57    945s] addRing command will consider rows while creating rings.
[12/23 00:12:57    945s] addRing command will disallow rings to go over rows.
[12/23 00:12:57    945s] addRing command will ignore shorts while creating rings.
[12/23 00:12:57    945s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:12:57    945s] 
[12/23 00:12:57    945s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1597.2M)
[12/23 00:12:57    945s] Ring generation is complete.
[12/23 00:12:58    946s] <CMD> deselectAll
[12/23 00:12:58    946s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:13:08    947s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:13:08    947s] The ring targets are set to core/block ring wires.
[12/23 00:13:08    947s] addRing command will consider rows while creating rings.
[12/23 00:13:08    947s] addRing command will disallow rings to go over rows.
[12/23 00:13:08    947s] addRing command will ignore shorts while creating rings.
[12/23 00:13:08    947s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:13:08    947s] 
[12/23 00:13:08    947s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1597.2M)
[12/23 00:13:08    947s] Ring generation is complete.
[12/23 00:13:08    947s] vias are now being generated.
[12/23 00:13:08    947s] addRing created 4 wires.
[12/23 00:13:08    947s] ViaGen created 61 vias, deleted 11 vias to avoid violation.
[12/23 00:13:08    947s] +--------+----------------+----------------+
[12/23 00:13:08    947s] |  Layer |     Created    |     Deleted    |
[12/23 00:13:08    947s] +--------+----------------+----------------+
[12/23 00:13:08    947s] |   via  |        3       |        0       |
[12/23 00:13:08    947s] |  via2  |        3       |        0       |
[12/23 00:13:08    947s] |  via3  |        3       |        0       |
[12/23 00:13:08    947s] | metal4 |        3       |       NA       |
[12/23 00:13:08    947s] |  via4  |       52       |       11       |
[12/23 00:13:08    947s] | metal5 |        1       |       NA       |
[12/23 00:13:08    947s] +--------+----------------+----------------+
[12/23 00:13:09    947s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:13:09    947s] The ring targets are set to core/block ring wires.
[12/23 00:13:09    947s] addRing command will consider rows while creating rings.
[12/23 00:13:09    947s] addRing command will disallow rings to go over rows.
[12/23 00:13:09    947s] addRing command will ignore shorts while creating rings.
[12/23 00:13:09    947s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:13:09    947s] 
[12/23 00:13:09    947s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1597.2M)
[12/23 00:13:09    947s] Ring generation is complete.
[12/23 00:13:10    947s] <CMD> deselectAll
[12/23 00:13:10    947s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:13:26    950s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:13:26    950s] The ring targets are set to core/block ring wires.
[12/23 00:13:26    950s] addRing command will consider rows while creating rings.
[12/23 00:13:26    950s] addRing command will disallow rings to go over rows.
[12/23 00:13:26    950s] addRing command will ignore shorts while creating rings.
[12/23 00:13:26    950s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:13:26    950s] 
[12/23 00:13:26    950s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1592.2M)
[12/23 00:13:26    950s] Ring generation is complete.
[12/23 00:13:26    950s] vias are now being generated.
[12/23 00:13:26    950s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (204.82, 30.48) (207.30, 35.84)
[12/23 00:13:26    950s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (208.10, 27.20) (211.10, 35.84)
[12/23 00:13:26    950s] addRing created 7 wires.
[12/23 00:13:26    950s] ViaGen created 202 vias, deleted 8 vias to avoid violation.
[12/23 00:13:26    950s] +--------+----------------+----------------+
[12/23 00:13:26    950s] |  Layer |     Created    |     Deleted    |
[12/23 00:13:26    950s] +--------+----------------+----------------+
[12/23 00:13:26    950s] |   via  |        1       |        1       |
[12/23 00:13:26    950s] |  via2  |        3       |        1       |
[12/23 00:13:26    950s] |  via3  |        4       |        3       |
[12/23 00:13:26    950s] | metal4 |        5       |       NA       |
[12/23 00:13:26    950s] |  via4  |       194      |        3       |
[12/23 00:13:26    950s] | metal5 |        2       |       NA       |
[12/23 00:13:26    950s] +--------+----------------+----------------+
[12/23 00:13:28    950s] <CMD> deselectAll
[12/23 00:13:28    950s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:13:36    952s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:13:36    952s] The ring targets are set to core/block ring wires.
[12/23 00:13:36    952s] addRing command will consider rows while creating rings.
[12/23 00:13:36    952s] addRing command will disallow rings to go over rows.
[12/23 00:13:36    952s] addRing command will ignore shorts while creating rings.
[12/23 00:13:36    952s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:13:36    952s] 
[12/23 00:13:36    952s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1592.2M)
[12/23 00:13:36    952s] Ring generation is complete.
[12/23 00:13:36    952s] vias are now being generated.
[12/23 00:13:36    952s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (797.44, 30.48) (797.54, 35.84)
[12/23 00:13:36    952s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (797.44, 30.48) (797.54, 35.84)
[12/23 00:13:36    952s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (633.42, 27.20) (633.76, 35.84)
[12/23 00:13:36    952s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (800.72, 27.20) (801.88, 35.84)
[12/23 00:13:36    952s] addRing created 11 wires.
[12/23 00:13:36    952s] ViaGen created 401 vias, deleted 16 vias to avoid violation.
[12/23 00:13:36    952s] +--------+----------------+----------------+
[12/23 00:13:36    952s] |  Layer |     Created    |     Deleted    |
[12/23 00:13:36    952s] +--------+----------------+----------------+
[12/23 00:13:36    952s] |   via  |        3       |        3       |
[12/23 00:13:36    952s] |  via2  |        3       |        3       |
[12/23 00:13:36    952s] |  via3  |        3       |        3       |
[12/23 00:13:36    952s] | metal4 |        9       |       NA       |
[12/23 00:13:36    952s] |  via4  |       392      |        7       |
[12/23 00:13:36    952s] | metal5 |        2       |       NA       |
[12/23 00:13:36    952s] +--------+----------------+----------------+
[12/23 00:13:37    952s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:13:37    952s] The ring targets are set to core/block ring wires.
[12/23 00:13:37    952s] addRing command will consider rows while creating rings.
[12/23 00:13:37    952s] addRing command will disallow rings to go over rows.
[12/23 00:13:37    952s] addRing command will ignore shorts while creating rings.
[12/23 00:13:37    952s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:13:37    952s] 
[12/23 00:13:37    952s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1592.2M)
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (635.539978, 1479.280029) (635.539978, 1933.089966) because same wire already exists.
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (635.539978, 1435.280029) (635.539978, 1470.000000) because same wire already exists.
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (635.539978, 30.480000) (635.539978, 1426.000000) because same wire already exists.
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (798.940002, 1435.280029) (798.940002, 1933.089966) because same wire already exists.
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (798.940002, 30.480000) (798.940002, 1426.000000) because same wire already exists.
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (632.260010, 1479.280029) (632.260010, 1936.369995) because same wire already exists.
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (632.260010, 1432.000000) (632.260010, 1473.280029) because same wire already exists.
[12/23 00:13:37    952s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (632.260010, 27.200001) (632.260010, 1426.000000) because same wire already exists.
[12/23 00:13:37    952s] Ring generation is complete.
[12/23 00:13:38    952s] <CMD> deselectAll
[12/23 00:13:38    952s] <CMD> selectInst DM1/i_SRAM
[12/23 00:13:47    953s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:13:47    953s] The ring targets are set to core/block ring wires.
[12/23 00:13:47    953s] addRing command will consider rows while creating rings.
[12/23 00:13:47    953s] addRing command will disallow rings to go over rows.
[12/23 00:13:47    953s] addRing command will ignore shorts while creating rings.
[12/23 00:13:47    953s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:13:47    953s] 
[12/23 00:13:47    953s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1592.2M)
[12/23 00:13:47    953s] Ring generation is complete.
[12/23 00:13:47    953s] vias are now being generated.
[12/23 00:13:47    953s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (1954.92, 1741.50) (1960.28, 1743.20)
[12/23 00:13:47    953s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (1954.92, 1737.58) (1963.56, 1739.92)
[12/23 00:13:47    953s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2178.92, 1738.47) (2187.56, 1739.92)
[12/23 00:13:47    953s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2395.92, 1738.47) (2404.56, 1739.92)
[12/23 00:13:47    953s] addRing created 5 wires.
[12/23 00:13:47    953s] ViaGen created 231 vias, deleted 0 via to avoid violation.
[12/23 00:13:47    953s] +--------+----------------+----------------+
[12/23 00:13:47    953s] |  Layer |     Created    |     Deleted    |
[12/23 00:13:47    953s] +--------+----------------+----------------+
[12/23 00:13:47    953s] |   via  |        1       |        0       |
[12/23 00:13:47    953s] |  via2  |        3       |        0       |
[12/23 00:13:47    953s] |  via3  |        3       |        0       |
[12/23 00:13:47    953s] | metal4 |        3       |       NA       |
[12/23 00:13:47    953s] |  via4  |       224      |        0       |
[12/23 00:13:47    953s] | metal5 |        2       |       NA       |
[12/23 00:13:47    953s] +--------+----------------+----------------+
[12/23 00:13:48    954s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:13:48    954s] The ring targets are set to core/block ring wires.
[12/23 00:13:48    954s] addRing command will consider rows while creating rings.
[12/23 00:13:48    954s] addRing command will disallow rings to go over rows.
[12/23 00:13:48    954s] addRing command will ignore shorts while creating rings.
[12/23 00:13:48    954s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:13:48    954s] 
[12/23 00:13:48    954s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1592.2M)
[12/23 00:13:48    954s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1205.869995, 1740.199951) (1205.869995, 2869.120117) because same wire already exists.
[12/23 00:13:48    954s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1202.589966, 1736.920044) (1202.589966, 2869.120117) because same wire already exists.
[12/23 00:13:48    954s] Ring generation is complete.
[12/23 00:13:48    954s] vias are now being generated.
[12/23 00:13:48    954s] addRing created 1 wire.
[12/23 00:13:48    954s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[12/23 00:13:48    954s] +--------+----------------+----------------+
[12/23 00:13:48    954s] |  Layer |     Created    |     Deleted    |
[12/23 00:13:48    954s] +--------+----------------+----------------+
[12/23 00:13:48    954s] |   via  |        1       |        0       |
[12/23 00:13:48    954s] |  via2  |        1       |        0       |
[12/23 00:13:48    954s] |  via3  |        1       |        0       |
[12/23 00:13:48    954s] | metal4 |        1       |       NA       |
[12/23 00:13:48    954s] |  via4  |        1       |        0       |
[12/23 00:13:48    954s] +--------+----------------+----------------+
[12/23 00:13:49    954s] <CMD> deselectAll
[12/23 00:13:49    954s] <CMD> selectInst IM1/i_SRAM
[12/23 00:14:02    956s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:14:02    956s] The ring targets are set to core/block ring wires.
[12/23 00:14:02    956s] addRing command will consider rows while creating rings.
[12/23 00:14:02    956s] addRing command will disallow rings to go over rows.
[12/23 00:14:02    956s] addRing command will ignore shorts while creating rings.
[12/23 00:14:02    956s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:14:02    956s] 
[12/23 00:14:02    956s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1597.5M)
[12/23 00:14:02    956s] Ring generation is complete.
[12/23 00:14:02    956s] vias are now being generated.
[12/23 00:14:02    956s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2178.92, 1436.87) (2187.56, 1437.67)
[12/23 00:14:02    956s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2395.92, 1436.87) (2404.56, 1437.67)
[12/23 00:14:02    956s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2178.92, 1436.87) (2187.56, 1437.67)
[12/23 00:14:02    956s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2395.92, 1436.87) (2404.56, 1437.67)
[12/23 00:14:02    956s] addRing created 18 wires.
[12/23 00:14:02    956s] ViaGen created 237 vias, deleted 0 via to avoid violation.
[12/23 00:14:02    956s] +--------+----------------+----------------+
[12/23 00:14:02    956s] |  Layer |     Created    |     Deleted    |
[12/23 00:14:02    956s] +--------+----------------+----------------+
[12/23 00:14:02    956s] |   via  |        2       |        0       |
[12/23 00:14:02    956s] |  via2  |        3       |        0       |
[12/23 00:14:02    956s] |  via3  |        3       |        0       |
[12/23 00:14:02    956s] | metal4 |        4       |       NA       |
[12/23 00:14:02    956s] |  via4  |       229      |        0       |
[12/23 00:14:02    956s] | metal5 |       14       |       NA       |
[12/23 00:14:02    956s] +--------+----------------+----------------+
[12/23 00:14:03    956s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:14:03    956s] The ring targets are set to core/block ring wires.
[12/23 00:14:03    956s] addRing command will consider rows while creating rings.
[12/23 00:14:03    956s] addRing command will disallow rings to go over rows.
[12/23 00:14:03    956s] addRing command will ignore shorts while creating rings.
[12/23 00:14:03    956s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:14:03    956s] 
[12/23 00:14:03    956s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1597.5M)
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1196.040039, 1435.280029) (1196.040039, 1470.000000) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1196.040039, 30.480000) (1196.040039, 1426.000000) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1192.760010, 1432.000000) (1192.760010, 1439.869995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1192.760010, 27.200001) (1192.760010, 1426.000000) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1926.859985, 1438.369995) (3145.899902, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1906.859985, 1438.369995) (1923.349976, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1886.859985, 1438.369995) (1899.689941, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1686.859985, 1438.369995) (1882.329956, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1626.859985, 1438.369995) (1682.689941, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1586.859985, 1438.369995) (1621.930054, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1566.859985, 1438.369995) (1584.209961, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1506.859985, 1438.369995) (1560.550049, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1466.859985, 1438.369995) (1499.790039, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1406.859985, 1438.369995) (1460.729980, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1386.859985, 1438.369995) (1399.969971, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1286.859985, 1438.369995) (1382.609985, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1206.859985, 1438.369995) (1278.449951, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1191.260010, 1438.369995) (1199.709961, 1438.369995) because same wire already exists.
[12/23 00:14:03    956s] Ring generation is complete.
[12/23 00:14:14    958s] <CMD> setLayerPreference node_layer -isVisible 1
[12/23 00:14:27    960s] <CMD> setLayerPreference node_layer -isVisible 0
[12/23 00:15:23    969s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring blockpin }
[12/23 00:15:23    969s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/23 00:15:23    969s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/23 00:15:23    969s] *** Begin SPECIAL ROUTE on Fri Dec 23 00:15:23 2022 ***
[12/23 00:15:23    969s] SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd2298/Desktop/HW4_4/build
[12/23 00:15:23    969s] SPECIAL ROUTE ran on machine: vlsicad6 (Linux 3.10.0-693.el7.x86_64 Xeon 2.39Ghz)
[12/23 00:15:23    969s] 
[12/23 00:15:23    969s] Begin option processing ...
[12/23 00:15:23    969s] srouteConnectPowerBump set to false
[12/23 00:15:23    969s] routeSelectNet set to "GND VCC"
[12/23 00:15:23    969s] routeSpecial set to true
[12/23 00:15:23    969s] srouteBottomLayerLimit set to 1
[12/23 00:15:23    969s] srouteBottomTargetLayerLimit set to 1
[12/23 00:15:23    969s] srouteConnectBlockPin set to false
[12/23 00:15:23    969s] srouteConnectConverterPin set to false
[12/23 00:15:23    969s] srouteConnectPadPin set to false
[12/23 00:15:23    969s] srouteConnectStripe set to false
[12/23 00:15:23    969s] srouteCrossoverViaBottomLayer set to 1
[12/23 00:15:23    969s] srouteCrossoverViaTopLayer set to 6
[12/23 00:15:23    969s] srouteFollowCorePinEnd set to 3
[12/23 00:15:23    969s] srouteFollowPadPin set to false
[12/23 00:15:23    969s] srouteJogControl set to "preferWithChanges differentLayer"
[12/23 00:15:23    969s] srouteNoViaOnWireShape set to "padring coverpin noshape blockwire corewire followpin iowire"
[12/23 00:15:23    969s] sroutePadPinAllPorts set to true
[12/23 00:15:23    969s] sroutePreserveExistingRoutes set to true
[12/23 00:15:23    969s] srouteRoutePowerBarPortOnBothDir set to true
[12/23 00:15:23    969s] srouteStopBlockPin set to "nearestTarget"
[12/23 00:15:23    969s] srouteTopLayerLimit set to 6
[12/23 00:15:23    969s] srouteTopTargetLayerLimit set to 6
[12/23 00:15:23    969s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2741.00 megs.
[12/23 00:15:23    969s] 
[12/23 00:15:23    969s] Reading DB technology information...
[12/23 00:15:23    969s] Finished reading DB technology information.
[12/23 00:15:23    969s] Reading floorplan and netlist information...
[12/23 00:15:23    969s] Finished reading floorplan and netlist information.
[12/23 00:15:23    969s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/23 00:15:23    969s] Read in 398 macros, 176 used
[12/23 00:15:23    969s] Read in 178 components
[12/23 00:15:23    969s]   172 core components: 172 unplaced, 0 placed, 0 fixed
[12/23 00:15:23    969s]   6 block/ring components: 0 unplaced, 1 placed, 5 fixed
[12/23 00:15:23    969s] Read in 167 physical pins
[12/23 00:15:23    969s]   167 physical pins: 0 unplaced, 167 placed, 0 fixed
[12/23 00:15:23    969s] Read in 7 blockages
[12/23 00:15:23    969s] Read in 167 nets
[12/23 00:15:23    969s] Read in 2 special nets, 2 routed
[12/23 00:15:23    969s] Read in 523 terminals
[12/23 00:15:23    969s] 2 nets selected.
[12/23 00:15:23    969s] 
[12/23 00:15:23    969s] Begin power routing ...
[12/23 00:15:24    970s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (35.79, 2766.76) (36.99, 2767.50).
[12/23 00:15:24    970s] CPU time for FollowPin 0 seconds
[12/23 00:15:24    970s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2398.28, 1642.66) (2401.28, 1642.71).
[12/23 00:15:24    970s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2181.28, 1642.66) (2184.28, 1642.71).
[12/23 00:15:24    970s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2182.18, 1642.66) (2183.38, 1642.71).
[12/23 00:15:24    970s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via5 at (35.79, 2065.86) (36.99, 2066.48).
[12/23 00:15:25    970s] CPU time for FollowPin 0 seconds
[12/23 00:15:29    975s]   Number of Core ports routed: 2445  open: 131
[12/23 00:15:29    975s]   Number of Followpin connections: 1312
[12/23 00:15:29    975s] End power routing: cpu: 0:00:06, real: 0:00:06, peak: 2805.00 megs.
[12/23 00:15:29    975s] 
[12/23 00:15:29    975s] 
[12/23 00:15:29    975s] 
[12/23 00:15:29    975s]  Begin updating DB with routing results ...
[12/23 00:15:29    975s]  Updating DB with 167 io pins ...
[12/23 00:15:29    975s]  Updating DB with 16 via definition ...
[12/23 00:15:29    975s] 
sroute post-processing starts at Fri Dec 23 00:15:29 2022
The viaGen is rebuilding shadow vias for net GND.
[12/23 00:15:30    975s] sroute post-processing ends at Fri Dec 23 00:15:30 2022

sroute post-processing starts at Fri Dec 23 00:15:30 2022
The viaGen is rebuilding shadow vias for net VCC.
[12/23 00:15:30    975s] sroute post-processing ends at Fri Dec 23 00:15:30 2022
sroute created 3966 wires.
[12/23 00:15:30    975s] ViaGen created 23868 vias, deleted 54 vias to avoid violation.
[12/23 00:15:30    975s] +--------+----------------+----------------+
[12/23 00:15:30    975s] |  Layer |     Created    |     Deleted    |
[12/23 00:15:30    975s] +--------+----------------+----------------+
[12/23 00:15:30    975s] | metal1 |      3778      |       NA       |
[12/23 00:15:30    975s] |   via  |      8001      |        0       |
[12/23 00:15:30    975s] | metal2 |       145      |       NA       |
[12/23 00:15:30    975s] |  via2  |      7946      |        2       |
[12/23 00:15:30    975s] | metal3 |       34       |       NA       |
[12/23 00:15:30    975s] |  via3  |      7889      |       48       |
[12/23 00:15:30    975s] | metal4 |        4       |       NA       |
[12/23 00:15:30    975s] |  via4  |       28       |        2       |
[12/23 00:15:30    975s] | metal5 |        5       |       NA       |
[12/23 00:15:30    975s] |  via5  |        4       |        2       |
[12/23 00:15:30    975s] +--------+----------------+----------------+
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -quiet -area
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -check_only -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/23 00:15:42    977s] <CMD> get_verify_drc_mode -limit -quiet
[12/23 00:15:47    978s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[12/23 00:15:47    978s] <CMD> verify_drc
[12/23 00:15:47    978s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/23 00:15:47    978s] #-report top.drc.rpt                     # string, default="", user setting
[12/23 00:15:47    978s]  *** Starting Verify DRC (MEM: 1646.9) ***
[12/23 00:15:47    978s] 
[12/23 00:15:47    978s]   VERIFY DRC ...... Starting Verification
[12/23 00:15:47    978s]   VERIFY DRC ...... Initializing
[12/23 00:15:47    978s]   VERIFY DRC ...... Deleting Existing Violations
[12/23 00:15:47    978s]   VERIFY DRC ...... Creating Sub-Areas
[12/23 00:15:47    978s]   VERIFY DRC ...... Using new threading
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 264.960 264.960} 1 of 144
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area: {264.960 0.000 529.920 264.960} 2 of 144
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area: {529.920 0.000 794.880 264.960} 3 of 144
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area: {794.880 0.000 1059.840 264.960} 4 of 144
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area: {1059.840 0.000 1324.800 264.960} 5 of 144
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area: {1324.800 0.000 1589.760 264.960} 6 of 144
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/23 00:15:47    978s]   VERIFY DRC ...... Sub-Area: {1589.760 0.000 1854.720 264.960} 7 of 144
[12/23 00:15:47    979s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/23 00:15:47    979s]   VERIFY DRC ...... Sub-Area: {1854.720 0.000 2119.680 264.960} 8 of 144
[12/23 00:15:47    979s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/23 00:15:47    979s] 
[12/23 00:15:47    979s]   Verification Complete : 1000 Viols.
[12/23 00:15:47    979s] 
[12/23 00:15:47    979s]  Violation Summary By Layer and Type:
[12/23 00:15:47    979s] 
[12/23 00:15:47    979s] 	         CShort    Short outOfDie   Totals
[12/23 00:15:47    979s] 	metal2        0        0        1        1
[12/23 00:15:47    979s] 	metal3        0        0        1        1
[12/23 00:15:47    979s] 	via3        996        0        0      996
[12/23 00:15:47    979s] 	metal4        0        2        0        2
[12/23 00:15:47    979s] 	Totals      996        2        2     1000
[12/23 00:15:47    979s] 
[12/23 00:15:47    979s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[12/23 00:15:47    979s] 
[12/23 00:15:47    979s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/23 00:16:11    983s] <CMD> deselectAll
[12/23 00:16:12    983s] <CMD> zoomBox -4549.93400 -814.71700 5059.16200 4004.27600
[12/23 00:16:12    983s] <CMD> zoomBox -4549.93400 -332.81800 5059.16200 4486.17500
[12/23 00:16:13    983s] <CMD> zoomBox -4549.93400 -814.71700 5059.16200 4004.27600
[12/23 00:16:14    984s] <CMD> zoomBox -4549.93400 -1296.61600 5059.16200 3522.37700
[12/23 00:16:15    984s] <CMD> zoomBox -5510.84400 -1296.61600 4098.25200 3522.37700
[12/23 00:16:15    984s] <CMD> zoomBox -4549.93400 -1296.61600 5059.16200 3522.37700
[12/23 00:16:16    984s] <CMD> zoomBox -3589.02400 -1296.61600 6020.07200 3522.37700
[12/23 00:16:17    984s] <CMD> zoomBox -2413.70100 -708.15400 4528.87100 2773.56900
[12/23 00:16:17    984s] <CMD> zoomBox -2056.13600 -472.70000 3845.05100 2486.76500
[12/23 00:16:18    984s] <CMD> zoomBox -1752.73900 -272.56400 3263.27200 2242.98200
[12/23 00:16:18    984s] <CMD> zoomBox -1494.85000 -102.44800 2768.75900 2035.76600
[12/23 00:16:18    985s] <CMD> zoomBox -1275.64500 42.15100 2348.42300 1859.63300
[12/23 00:16:19    985s] <CMD> zoomBox -1497.15800 -100.52600 2766.45200 2037.68900
[12/23 00:16:20    985s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:16:25    986s] <CMD> uiSetTool move
[12/23 00:16:30    987s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 53.911 56.223 210.711 1944.123
[12/23 00:16:35    988s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 74.421 71.603 231.221 1959.503
[12/23 00:16:39    989s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 59.038 53.654 215.838 1941.554
[12/23 00:16:42    989s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 51.348 53.65 208.148 1941.55
[12/23 00:16:45    990s] <CMD> deselectAll
[12/23 00:16:45    990s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:16:47    990s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 641.404 53.209 798.204 1941.109
[12/23 00:16:51    990s] <CMD> zoomBox -1070.79800 -100.52600 3192.81300 2037.68900
[12/23 00:16:51    991s] <CMD> zoomBox -218.07600 -100.52600 4045.53500 2037.68900
[12/23 00:16:52    991s] <CMD> deselectAll
[12/23 00:16:52    991s] <CMD> selectInst IM1/i_SRAM
[12/23 00:16:57    991s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1176.266 68.392 3096.406 1459.992
[12/23 00:16:59    992s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1183.962 65.826 3104.102 1457.426
[12/23 00:17:01    992s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1191.651 65.83 3111.791 1457.43
[12/23 00:17:03    992s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1199.341 63.267 3119.481 1454.867
[12/23 00:17:06    993s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1204.468 47.887 3124.608 1439.487
[12/23 00:17:08    993s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1196.779 58.145 3116.919 1449.745
[12/23 00:17:10    993s] <CMD> zoomBox 663.41800 363.72800 3743.87800 1908.58900
[12/23 00:17:11    993s] <CMD> zoomBox -218.07700 -100.14200 4045.53500 2038.07400
[12/23 00:17:11    994s] <CMD> zoomBox -1070.80000 -100.14200 3192.81300 2038.07400
[12/23 00:17:12    994s] <CMD> zoomBox -1497.16100 -100.14200 2766.45200 2038.07400
[12/23 00:17:12    994s] <CMD> zoomBox -1070.80000 -100.14200 3192.81300 2038.07400
[12/23 00:17:12    994s] <CMD> zoomBox -644.43900 -100.14200 3619.17400 2038.07400
[12/23 00:17:13    994s] <CMD> zoomBox -218.07800 -100.14200 4045.53500 2038.07400
[12/23 00:17:13    994s] <CMD> zoomBox -218.07800 113.68000 4045.53500 2251.89600
[12/23 00:17:14    994s] <CMD> zoomBox -218.07800 968.96800 4045.53500 3107.18400
[12/23 00:17:14    994s] <CMD> zoomBox -218.07800 1396.61200 4045.53500 3534.82800
[12/23 00:17:15    994s] <CMD> zoomBox -218.07800 1610.43400 4045.53500 3748.65000
[12/23 00:17:16    994s] <CMD> deselectAll
[12/23 00:17:16    994s] <CMD> selectInst DM1/i_SRAM
[12/23 00:17:18    995s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1196.351 1732.181 3116.491 3123.781
[12/23 00:17:22    995s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1198.914 1721.925 3119.054 3113.525
[12/23 00:17:24    996s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1196.346 1719.356 3116.486 3110.956
[12/23 00:17:28    996s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1198.914 1714.232 3119.054 3105.832
[12/23 00:17:30    997s] <CMD> zoomBox 69.35000 1965.45100 3149.81100 3510.31200
[12/23 00:17:32    997s] <CMD> zoomBox -238.69600 1965.45100 2841.76500 3510.31200
[12/23 00:17:33    997s] <CMD> zoomBox -546.74200 1965.45100 2533.71900 3510.31200
[12/23 00:17:34    997s] <CMD> deselectAll
[12/23 00:17:34    997s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:17:36    998s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 51.979 2947.551 443.819 3104.351
[12/23 00:17:40    998s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 51.98 2951.255 443.82 3108.055
[12/23 00:17:42    999s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 61.242 2954.955 453.082 3111.755
[12/23 00:17:45    999s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 55.683 2956.803 447.523 3113.603
[12/23 00:17:46    999s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 51.975 2951.242 443.815 3108.042
[12/23 00:17:48   1000s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 55.675 2951.24 447.515 3108.04
[12/23 00:17:53   1000s] <CMD> zoomBox -546.74200 1810.96500 2533.71900 3355.82600
[12/23 00:17:53   1001s] <CMD> zoomBox -546.74200 1501.99300 2533.71900 3046.85400
[12/23 00:17:54   1001s] <CMD> zoomBox -546.74200 1038.53500 2533.71900 2583.39600
[12/23 00:17:54   1001s] <CMD> zoomBox -546.74200 884.04900 2533.71900 2428.91000
[12/23 00:17:55   1001s] <CMD> zoomBox -546.74200 266.10500 2533.71900 1810.96600
[12/23 00:17:56   1001s] <CMD> zoomBox -546.74200 -197.35300 2533.71900 1347.50800
[12/23 00:17:56   1001s] <CMD> zoomBox -546.74200 -351.83900 2533.71900 1193.02200
[12/23 00:17:56   1001s] <CMD> zoomBox -546.74200 -506.32500 2533.71900 1038.53600
[12/23 00:17:57   1001s] <CMD> deselectAll
[12/23 00:17:57   1001s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:17:59   1001s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 641.4 60.619 798.2 1948.519
[12/23 00:18:00   1002s] <CMD> deselectAll
[12/23 00:18:00   1002s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:18:03   1002s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 58.759 61.059 215.559 1948.959
[12/23 00:18:07   1003s] <CMD> zoomBox -546.74200 -197.35300 2533.71900 1347.50800
[12/23 00:18:08   1003s] <CMD> zoomBox -546.74200 -506.32500 2533.71900 1038.53600
[12/23 00:18:09   1003s] <CMD> zoomBox -1162.83400 -506.32500 1917.62700 1038.53600
[12/23 00:18:09   1003s] <CMD> zoomBox -546.74200 -506.32500 2533.71900 1038.53600
[12/23 00:18:10   1003s] <CMD> zoomBox -415.31800 -423.52500 2203.07400 889.60700
[12/23 00:18:10   1003s] <CMD> zoomBox -303.60700 -353.14500 1922.02600 763.01700
[12/23 00:18:11   1003s] <CMD> zoomBox -127.94200 -242.47200 1480.07800 563.95500
[12/23 00:18:11   1004s] <CMD> zoomBox -59.33800 -199.25000 1307.47900 486.21300
[12/23 00:18:17   1005s] <CMD> zoomBox 149.60900 -47.91200 756.07500 256.23300
[12/23 00:18:18   1005s] <CMD> zoomBox 85.59600 -94.27500 924.99700 326.68700
[12/23 00:18:18   1005s] <CMD> zoomBox 44.88900 -123.75900 1032.42000 371.49100
[12/23 00:18:19   1005s] <CMD> zoomBox -3.00100 -158.44500 1158.80000 424.20200
[12/23 00:18:20   1005s] <CMD> zoomBox 113.17900 -158.44500 1274.98000 424.20200
[12/23 00:18:20   1005s] <CMD> zoomBox 229.35900 -158.44500 1391.16000 424.20200
[12/23 00:18:20   1005s] <CMD> zoomBox 461.71900 -158.44500 1623.52000 424.20200
[12/23 00:18:22   1006s] <CMD> deselectAll
[12/23 00:18:22   1006s] <CMD> selectInst IM1/i_SRAM
[12/23 00:18:28   1007s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1196.78 62.332 3116.92 1453.932
[12/23 00:18:31   1007s] <CMD> zoomBox 577.89900 -158.44500 1739.70000 424.20200
[12/23 00:18:31   1007s] <CMD> zoomBox 1042.61900 -158.44500 2204.42000 424.20200
[12/23 00:18:32   1007s] <CMD> zoomBox 1623.51900 -158.44500 2785.32000 424.20200
[12/23 00:18:33   1007s] <CMD> zoomBox 2204.41900 -158.44500 3366.22000 424.20200
[12/23 00:18:35   1008s] <CMD> zoomBox 2436.67000 -69.26700 3276.07200 351.69600
[12/23 00:18:35   1008s] <CMD> zoomBox 2436.67000 14.92500 3276.07200 435.88800
[12/23 00:18:36   1008s] <CMD> zoomBox 2436.67000 141.21300 3276.07200 562.17600
[12/23 00:18:36   1008s] <CMD> zoomBox 2436.67000 393.78900 3276.07200 814.75200
[12/23 00:18:37   1008s] <CMD> zoomBox 2436.67000 688.46100 3276.07200 1109.42400
[12/23 00:18:37   1008s] <CMD> zoomBox 2520.61000 688.46100 3360.01200 1109.42400
[12/23 00:18:38   1008s] <CMD> zoomBox 2604.55000 688.46100 3443.95200 1109.42400
[12/23 00:18:39   1008s] <CMD> zoomBox 2517.34700 644.63700 3504.87800 1139.88700
[12/23 00:18:40   1008s] <CMD> zoomBox 2298.09600 532.87900 3664.92100 1218.34600
[12/23 00:18:40   1009s] <CMD> zoomBox 2168.42900 462.53400 3776.45800 1268.96600
[12/23 00:18:40   1009s] <CMD> zoomBox 2017.24300 379.60400 3909.04300 1328.34800
[12/23 00:18:41   1009s] <CMD> zoomBox 1828.06300 379.60400 3719.86300 1328.34800
[12/23 00:18:42   1009s] <CMD> zoomBox 1828.06300 948.84800 3719.86300 1897.59200
[12/23 00:18:43   1009s] <CMD> zoomBox 1828.06300 1328.34400 3719.86300 2277.08800
[12/23 00:18:43   1009s] <CMD> zoomBox 1828.06300 1423.21800 3719.86300 2371.96200
[12/23 00:18:44   1009s] <CMD> zoomBox 1828.06300 1897.58800 3719.86300 2846.33200
[12/23 00:18:45   1009s] <CMD> zoomBox 1828.06300 2371.95800 3719.86300 3320.70200
[12/23 00:18:46   1010s] <CMD> deselectAll
[12/23 00:18:46   1010s] <CMD> selectInst DM1/i_SRAM
[12/23 00:18:49   1010s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1190.947 1706.267 3111.087 3097.867
[12/23 00:18:52   1011s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1189.812 1713.096 3109.952 3104.696
[12/23 00:18:56   1011s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1195.498 1713.1 3115.638 3104.7
[12/23 00:18:59   1012s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1190.95 1714.237 3111.09 3105.837
[12/23 00:19:01   1012s] <CMD> zoomBox 2017.24300 2371.95800 3909.04300 3320.70200
[12/23 00:19:02   1012s] <CMD> zoomBox 1449.70300 2371.95800 3341.50300 3320.70200
[12/23 00:19:02   1012s] <CMD> zoomBox 1260.52300 2371.95800 3152.32300 3320.70200
[12/23 00:19:02   1012s] <CMD> zoomBox 882.16300 2371.95800 2773.96300 3320.70200
[12/23 00:19:03   1012s] <CMD> zoomBox 692.98300 2371.95800 2584.78300 3320.70200
[12/23 00:19:03   1012s] <CMD> zoomBox 314.62300 2371.95800 2206.42300 3320.70200
[12/23 00:19:04   1013s] <CMD> zoomBox -63.73700 2371.95800 1828.06300 3320.70200
[12/23 00:19:04   1013s] <CMD> zoomBox -252.91700 2371.95800 1638.88300 3320.70200
[12/23 00:19:15   1014s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1192.088 1713.102 3112.228 3104.702
[12/23 00:19:18   1015s] <CMD> deselectAll
[12/23 00:19:18   1015s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:19:21   1016s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 59.083 2947.827 450.923 3104.627
[12/23 00:19:24   1016s] <CMD> uiSetTool select
[12/23 00:19:45   1019s] <CMD> saveDesign ../pr/top_powerplan_stripe_vol1
[12/23 00:19:45   1019s] #% Begin save design ... (date=12/23 00:19:45, mem=1256.8M)
[12/23 00:19:45   1019s] % Begin Save ccopt configuration ... (date=12/23 00:19:45, mem=1256.8M)
[12/23 00:19:45   1019s] % End Save ccopt configuration ... (date=12/23 00:19:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.0M, current mem=1257.0M)
[12/23 00:19:45   1019s] % Begin Save netlist data ... (date=12/23 00:19:45, mem=1257.0M)
[12/23 00:19:45   1019s] Writing Binary DB to ../pr/top_powerplan_stripe_vol1.dat/top.v.bin in single-threaded mode...
[12/23 00:19:45   1019s] % End Save netlist data ... (date=12/23 00:19:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1257.0M, current mem=1257.0M)
[12/23 00:19:45   1019s] Saving symbol-table file ...
[12/23 00:19:45   1019s] Saving congestion map file ../pr/top_powerplan_stripe_vol1.dat/top.route.congmap.gz ...
[12/23 00:19:45   1019s] % Begin Save AAE data ... (date=12/23 00:19:45, mem=1257.0M)
[12/23 00:19:45   1019s] Saving AAE Data ...
[12/23 00:19:45   1020s] % End Save AAE data ... (date=12/23 00:19:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.0M, current mem=1257.0M)
[12/23 00:19:46   1020s] Saving preference file ../pr/top_powerplan_stripe_vol1.dat/gui.pref.tcl ...
[12/23 00:19:46   1020s] Saving mode setting ...
[12/23 00:19:46   1020s] Saving global file ...
[12/23 00:19:46   1020s] % Begin Save floorplan data ... (date=12/23 00:19:46, mem=1257.5M)
[12/23 00:19:46   1020s] Saving floorplan file ...
[12/23 00:19:46   1020s] % End Save floorplan data ... (date=12/23 00:19:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1257.5M, current mem=1257.5M)
[12/23 00:19:46   1020s] Saving PG file ../pr/top_powerplan_stripe_vol1.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 00:19:46 2022)
[12/23 00:19:46   1020s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1615.3M) ***
[12/23 00:19:46   1020s] Saving Drc markers ...
[12/23 00:19:46   1020s] ... 1131 markers are saved ...
[12/23 00:19:46   1020s] ... 1000 geometry drc markers are saved ...
[12/23 00:19:46   1020s] ... 0 antenna drc markers are saved ...
[12/23 00:19:46   1020s] % Begin Save placement data ... (date=12/23 00:19:46, mem=1257.6M)
[12/23 00:19:46   1020s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/23 00:19:46   1020s] Save Adaptive View Pruning View Names to Binary file
[12/23 00:19:46   1020s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1618.3M) ***
[12/23 00:19:46   1020s] % End Save placement data ... (date=12/23 00:19:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.6M, current mem=1257.6M)
[12/23 00:19:47   1020s] % Begin Save routing data ... (date=12/23 00:19:46, mem=1257.6M)
[12/23 00:19:47   1020s] Saving route file ...
[12/23 00:19:47   1020s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1615.3M) ***
[12/23 00:19:47   1020s] % End Save routing data ... (date=12/23 00:19:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1257.8M, current mem=1257.8M)
[12/23 00:19:47   1020s] Saving property file ../pr/top_powerplan_stripe_vol1.dat/top.prop
[12/23 00:19:47   1020s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1618.3M) ***
[12/23 00:19:47   1020s] % Begin Save power constraints data ... (date=12/23 00:19:47, mem=1257.8M)
[12/23 00:19:47   1020s] % End Save power constraints data ... (date=12/23 00:19:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.8M, current mem=1257.8M)
[12/23 00:19:56   1028s] Generated self-contained design top_powerplan_stripe_vol1.dat
[12/23 00:19:56   1028s] #% End save design ... (date=12/23 00:19:56, total cpu=0:00:08.8, real=0:00:11.0, peak res=1259.2M, current mem=1259.2M)
[12/23 00:19:56   1028s] *** Message Summary: 0 warning(s), 0 error(s)
[12/23 00:19:56   1028s] 
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -quiet -area
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -check_only -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/23 00:20:29   1033s] <CMD> get_verify_drc_mode -limit -quiet
[12/23 00:20:31   1033s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[12/23 00:20:31   1033s] <CMD> verify_drc
[12/23 00:20:31   1033s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/23 00:20:31   1033s] #-report top.drc.rpt                     # string, default="", user setting
[12/23 00:20:31   1033s]  *** Starting Verify DRC (MEM: 1626.9) ***
[12/23 00:20:31   1033s] 
[12/23 00:20:31   1033s]   VERIFY DRC ...... Starting Verification
[12/23 00:20:31   1033s]   VERIFY DRC ...... Initializing
[12/23 00:20:31   1033s]   VERIFY DRC ...... Deleting Existing Violations
[12/23 00:20:31   1033s]   VERIFY DRC ...... Creating Sub-Areas
[12/23 00:20:31   1033s]   VERIFY DRC ...... Using new threading
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 264.960 264.960} 1 of 144
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area : 1 complete 730 Viols.
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area: {264.960 0.000 529.920 264.960} 2 of 144
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area: {529.920 0.000 794.880 264.960} 3 of 144
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area: {794.880 0.000 1059.840 264.960} 4 of 144
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area : 4 complete 241 Viols.
[12/23 00:20:31   1033s]   VERIFY DRC ...... Sub-Area: {1059.840 0.000 1324.800 264.960} 5 of 144
[12/23 00:20:31   1033s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/23 00:20:31   1033s] 
[12/23 00:20:31   1033s]   Verification Complete : 1000 Viols.
[12/23 00:20:31   1033s] 
[12/23 00:20:31   1033s]  Violation Summary By Layer and Type:
[12/23 00:20:31   1033s] 
[12/23 00:20:31   1033s] 	         CShort    Short   CutSpc   MetSpc outOfDie   Totals
[12/23 00:20:31   1033s] 	metal1        0       61        0        9        0       70
[12/23 00:20:31   1033s] 	via         241        0       21        0        0      262
[12/23 00:20:31   1033s] 	metal2        0       61        0        6        1       68
[12/23 00:20:31   1033s] 	via2        229        0       21        0        0      250
[12/23 00:20:31   1033s] 	metal3        0       61        0        6        1       68
[12/23 00:20:31   1033s] 	via3        221        0       21        0        0      242
[12/23 00:20:31   1033s] 	metal4        0       40        0        0        0       40
[12/23 00:20:31   1033s] 	Totals      691      223       63       21        2     1000
[12/23 00:20:31   1033s] 
[12/23 00:20:31   1033s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[12/23 00:20:31   1033s] 
[12/23 00:20:31   1033s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -quiet -area
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -check_only -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/23 00:20:52   1036s] <CMD> get_verify_drc_mode -limit -quiet
[12/23 00:20:54   1036s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[12/23 00:20:54   1036s] <CMD> verify_drc
[12/23 00:20:54   1036s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/23 00:20:54   1036s] #-report top.drc.rpt                     # string, default="", user setting
[12/23 00:20:54   1036s]  *** Starting Verify DRC (MEM: 1626.9) ***
[12/23 00:20:54   1036s] 
[12/23 00:20:54   1036s]   VERIFY DRC ...... Starting Verification
[12/23 00:20:54   1036s]   VERIFY DRC ...... Initializing
[12/23 00:20:54   1036s]   VERIFY DRC ...... Deleting Existing Violations
[12/23 00:20:54   1036s]   VERIFY DRC ...... Creating Sub-Areas
[12/23 00:20:54   1036s]   VERIFY DRC ...... Using new threading
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 264.960 264.960} 1 of 144
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area : 1 complete 730 Viols.
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area: {264.960 0.000 529.920 264.960} 2 of 144
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area: {529.920 0.000 794.880 264.960} 3 of 144
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area: {794.880 0.000 1059.840 264.960} 4 of 144
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area : 4 complete 241 Viols.
[12/23 00:20:54   1036s]   VERIFY DRC ...... Sub-Area: {1059.840 0.000 1324.800 264.960} 5 of 144
[12/23 00:20:54   1036s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/23 00:20:54   1036s] 
[12/23 00:20:54   1036s]   Verification Complete : 1000 Viols.
[12/23 00:20:54   1036s] 
[12/23 00:20:54   1036s]  Violation Summary By Layer and Type:
[12/23 00:20:54   1036s] 
[12/23 00:20:54   1036s] 	         CShort    Short   CutSpc   MetSpc outOfDie   Totals
[12/23 00:20:54   1036s] 	metal1        0       61        0        9        0       70
[12/23 00:20:54   1036s] 	via         241        0       21        0        0      262
[12/23 00:20:54   1036s] 	metal2        0       61        0        6        1       68
[12/23 00:20:54   1036s] 	via2        229        0       21        0        0      250
[12/23 00:20:54   1036s] 	metal3        0       61        0        6        1       68
[12/23 00:20:54   1036s] 	via3        221        0       21        0        0      242
[12/23 00:20:54   1036s] 	metal4        0       40        0        0        0       40
[12/23 00:20:54   1036s] 	Totals      691      223       63       21        2     1000
[12/23 00:20:54   1036s] 
[12/23 00:20:54   1036s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[12/23 00:20:54   1036s] 
[12/23 00:20:54   1036s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/23 00:21:32   1042s] <CMD> deselectAll
[12/23 00:22:35   1052s] <CMD> ::mp::clearAllSeed
[12/23 00:22:35   1052s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/23 00:22:35   1052s] <CMD> planDesign
[12/23 00:22:35   1052s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/23 00:22:35   1052s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1584.9M
[12/23 00:22:35   1052s] Deleted 0 physical inst  (cell - / prefix -).
[12/23 00:22:35   1052s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1584.9M
[12/23 00:22:35   1052s] ***** New seed flow = 1. *****  
[12/23 00:22:35   1052s] Ignore PD Guides: numIgnoredGuide = 0 
[12/23 00:22:35   1052s] INFO: #ExclusiveGroups=0
[12/23 00:22:35   1052s] INFO: There are no Exclusive Groups.
[12/23 00:22:35   1052s] *** Starting "NanoPlace(TM) placement v#2 (mem=1584.9M)" ...
[12/23 00:22:51   1068s] *** Build Buffered Sizing Timing Model
[12/23 00:22:51   1068s] (cpu=0:00:15.6 mem=1625.1M) ***
[12/23 00:22:51   1068s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:22:51   1068s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:22:51   1068s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:22:51   1068s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:22:52   1068s] *** Build Virtual Sizing Timing Model
[12/23 00:22:52   1068s] (cpu=0:00:16.4 mem=1639.1M) ***
[12/23 00:22:52   1068s] No user-set net weight.
[12/23 00:22:52   1068s] Net fanout histogram:
[12/23 00:22:52   1068s] 2		: 14078 (57.3%) nets
[12/23 00:22:52   1068s] 3		: 5731 (23.3%) nets
[12/23 00:22:52   1068s] 4     -	14	: 4555 (18.5%) nets
[12/23 00:22:52   1068s] 15    -	39	: 181 (0.7%) nets
[12/23 00:22:52   1068s] 40    -	79	: 14 (0.1%) nets
[12/23 00:22:52   1068s] 80    -	159	: 5 (0.0%) nets
[12/23 00:22:52   1068s] 160   -	319	: 0 (0.0%) nets
[12/23 00:22:52   1068s] 320   -	639	: 0 (0.0%) nets
[12/23 00:22:52   1068s] 640   -	1279	: 0 (0.0%) nets
[12/23 00:22:52   1068s] 1280  -	2559	: 0 (0.0%) nets
[12/23 00:22:52   1068s] 2560  -	5119	: 1 (0.0%) nets
[12/23 00:22:52   1068s] 5120+		: 0 (0.0%) nets
[12/23 00:22:52   1068s] no activity file in design. spp won't run.
[12/23 00:22:52   1068s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/23 00:22:52   1068s] #spOpts: N=180 
[12/23 00:22:52   1068s] All LLGs are deleted
[12/23 00:22:52   1068s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1647.1M
[12/23 00:22:52   1068s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1647.1M
[12/23 00:22:52   1068s] #std cell=24662 (0 fixed + 24662 movable) #buf cell=3707 #inv cell=2678 #block=6 (0 floating + 6 preplaced)
[12/23 00:22:52   1068s] #ioInst=0 #net=24565 #term=88439 #term/net=3.60, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/23 00:22:52   1068s] stdCell: 24662 single + 0 double + 0 multi
[12/23 00:22:52   1068s] Total standard cell length = 116.1564 (mm), area = 0.5854 (mm^2)
[12/23 00:22:52   1068s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1648.1M
[12/23 00:22:52   1068s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1648.1M
[12/23 00:22:52   1068s] Core basic site is core_5040
[12/23 00:22:52   1069s] SiteArray: non-trimmed site array dimensions = 614 x 5004
[12/23 00:22:52   1069s] SiteArray: use 12,574,720 bytes
[12/23 00:22:52   1069s] SiteArray: current memory after site array memory allocation 1681.1M
[12/23 00:22:52   1069s] SiteArray: FP blocked sites are writable
[12/23 00:22:52   1069s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:22:52   1069s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1681.1M
[12/23 00:22:52   1069s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.106, MEM:1681.1M
[12/23 00:22:52   1069s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.330, REAL:0.213, MEM:1681.1M
[12/23 00:22:53   1069s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.010, REAL:0.887, MEM:1681.1M
[12/23 00:22:53   1069s] OPERPROF: Starting pre-place ADS at level 1, MEM:1681.1M
[12/23 00:22:53   1070s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1682.1M
[12/23 00:22:53   1070s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1682.1M
[12/23 00:22:53   1070s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1683.1M
[12/23 00:22:53   1070s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1683.1M
[12/23 00:22:53   1070s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1683.1M
[12/23 00:22:53   1070s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.040, REAL:0.042, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.020, REAL:0.015, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.060, REAL:0.057, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.060, REAL:0.060, MEM:1687.1M
[12/23 00:22:53   1070s] ADSU 0.190 -> 0.195. GS 40.320
[12/23 00:22:53   1070s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.330, REAL:0.297, MEM:1687.1M
[12/23 00:22:53   1070s] Average module density = 0.195.
[12/23 00:22:53   1070s] Density for the design = 0.195.
[12/23 00:22:53   1070s]        = stdcell_area 187349 sites (585428 um^2) / alloc_area 958724 sites (2995820 um^2).
[12/23 00:22:53   1070s] Pin Density = 0.02878.
[12/23 00:22:53   1070s]             = total # of pins 88439 / total area 3072456.
[12/23 00:22:53   1070s] OPERPROF: Starting spMPad at level 1, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF:   Starting spContextMPad at level 2, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1687.1M
[12/23 00:22:53   1070s] Initial padding reaches pin density 0.376 for top
[12/23 00:22:53   1070s] InitPadU 0.195 -> 0.348 for top
[12/23 00:22:53   1070s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/23 00:22:53   1070s] Identified 6 spare or floating instances, with no clusters.
[12/23 00:22:53   1070s] === lastAutoLevel = 10 
[12/23 00:22:53   1070s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1687.1M
[12/23 00:22:53   1070s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.082, MEM:1694.1M
[12/23 00:22:53   1070s] OPERPROF: Starting spInitNetWt at level 1, MEM:1694.1M
[12/23 00:22:53   1070s] 0 delay mode for cte enabled initNetWt.
[12/23 00:22:53   1070s] no activity file in design. spp won't run.
[12/23 00:22:53   1070s] [spp] 0
[12/23 00:22:53   1070s] [adp] 0:1:1:3
[12/23 00:22:54   1070s] 0 delay mode for cte disabled initNetWt.
[12/23 00:22:54   1070s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.176, MEM:1694.1M
[12/23 00:22:54   1070s] OPERPROF: Starting npMain at level 1, MEM:1694.1M
[12/23 00:22:55   1072s] Iteration  1: Total net bbox = 2.144e+06 (9.69e+05 1.17e+06)
[12/23 00:22:55   1072s]               Est.  stn bbox = 2.263e+06 (1.02e+06 1.24e+06)
[12/23 00:22:55   1072s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1776.8M
[12/23 00:22:55   1072s] OPERPROF: Finished npMain at level 1, CPU:1.270, REAL:1.268, MEM:1776.8M
[12/23 00:22:55   1072s] User specified -module_cluster_mode =  0 
[12/23 00:22:55   1072s] OPERPROF: Starting npMain at level 1, MEM:1776.8M
[12/23 00:22:55   1072s] Iteration  2: Total net bbox = 2.144e+06 (9.69e+05 1.17e+06)
[12/23 00:22:55   1072s]               Est.  stn bbox = 2.263e+06 (1.02e+06 1.24e+06)
[12/23 00:22:55   1072s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.8M
[12/23 00:22:55   1072s] Iteration  3: Total net bbox = 2.155e+06 (9.73e+05 1.18e+06)
[12/23 00:22:55   1072s]               Est.  stn bbox = 2.277e+06 (1.03e+06 1.25e+06)
[12/23 00:22:55   1072s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1812.9M
[12/23 00:22:55   1072s] OPERPROF: Finished npMain at level 1, CPU:0.530, REAL:0.532, MEM:1812.9M
[12/23 00:22:56   1072s] OPERPROF: Starting npMain at level 1, MEM:1812.9M
[12/23 00:22:56   1073s] Iteration  4: Total net bbox = 2.155e+06 (9.73e+05 1.18e+06)
[12/23 00:22:56   1073s]               Est.  stn bbox = 2.277e+06 (1.03e+06 1.25e+06)
[12/23 00:22:56   1073s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1812.9M
[12/23 00:22:56   1073s] OPERPROF: Finished npMain at level 1, CPU:0.520, REAL:0.516, MEM:1812.9M
[12/23 00:22:56   1073s] OPERPROF: Starting npMain at level 1, MEM:1812.9M
[12/23 00:23:05   1082s] Iteration  5: Total net bbox = 1.872e+06 (7.90e+05 1.08e+06)
[12/23 00:23:05   1082s]               Est.  stn bbox = 2.060e+06 (8.71e+05 1.19e+06)
[12/23 00:23:05   1082s]               cpu = 0:00:09.0 real = 0:00:09.0 mem = 1813.0M
[12/23 00:23:05   1082s] OPERPROF: Finished npMain at level 1, CPU:9.420, REAL:9.408, MEM:1813.0M
[12/23 00:23:21   1097s] nrCritNet: 0.00% ( 0 / 24565 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/23 00:23:21   1097s] Iteration  6: Total net bbox = 1.919e+06 (8.32e+05 1.09e+06)
[12/23 00:23:21   1097s]               Est.  stn bbox = 2.107e+06 (9.13e+05 1.19e+06)
[12/23 00:23:21   1097s]               cpu = 0:00:27.1 real = 0:00:27.0 mem = 1827.7M
[12/23 00:23:21   1098s] OPERPROF: Starting npMain at level 1, MEM:1827.7M
[12/23 00:23:31   1108s] OPERPROF: Finished npMain at level 1, CPU:10.580, REAL:10.536, MEM:1880.8M
[12/23 00:23:31   1108s] Iteration  7: Total net bbox = 2.356e+06 (1.01e+06 1.34e+06)
[12/23 00:23:31   1108s]               Est.  stn bbox = 2.668e+06 (1.14e+06 1.53e+06)
[12/23 00:23:31   1108s]               cpu = 0:00:10.6 real = 0:00:10.0 mem = 1880.8M
[12/23 00:23:47   1124s] nrCritNet: 0.00% ( 0 / 24565 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/23 00:23:47   1124s] Iteration  8: Total net bbox = 2.356e+06 (1.01e+06 1.34e+06)
[12/23 00:23:47   1124s]               Est.  stn bbox = 2.668e+06 (1.14e+06 1.53e+06)
[12/23 00:23:47   1124s]               cpu = 0:00:15.6 real = 0:00:16.0 mem = 1880.8M
[12/23 00:23:47   1124s] OPERPROF: Starting npMain at level 1, MEM:1880.8M
[12/23 00:23:58   1135s] OPERPROF: Finished npMain at level 1, CPU:10.830, REAL:10.774, MEM:1880.8M
[12/23 00:23:58   1135s] Iteration  9: Total net bbox = 2.425e+06 (1.09e+06 1.33e+06)
[12/23 00:23:58   1135s]               Est.  stn bbox = 2.774e+06 (1.24e+06 1.53e+06)
[12/23 00:23:58   1135s]               cpu = 0:00:10.9 real = 0:00:11.0 mem = 1880.8M
[12/23 00:23:58   1135s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/23 00:23:58   1135s] User specified -fenceSpacing =  -1.0000 
[12/23 00:23:58   1135s] User specified fence spacing: -1.0000 um
[12/23 00:23:58   1135s] *** The nonConstraint instance area ratio is 0.697390 
[12/23 00:23:58   1135s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/23 00:23:58   1135s] Start Auto fence creation, hasNoConInst = 1  .
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] ================== Start Auto-Fence Creation ==================
[12/23 00:23:58   1135s] User define fence spacing: -1.0000 um
[12/23 00:23:58   1135s] Number of Movable Guide      : 0
[12/23 00:23:58   1135s] Number of Movable Region     : 0
[12/23 00:23:58   1135s] Number of Movable Fence      : 0
[12/23 00:23:58   1135s] Number of Movable Soft Guide : 0
[12/23 00:23:58   1135s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/23 00:23:58   1135s] Total Prefixed Objects       : 0
[12/23 00:23:58   1135s] Total Partition Cut Objects  : 0
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] Number of Nested Objects    : 0
[12/23 00:23:58   1135s] Number of Non-Nested Objects: 0
[12/23 00:23:58   1135s] Number of Nested Sets       : 0
[12/23 00:23:58   1135s] Number of Master&Clone Pairs: 0
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] Fence Spacing: 2.0000 um
[12/23 00:23:58   1135s] Snap Spacing: X(0.6200 um), Y(5.0400 um)
[12/23 00:23:58   1135s] Fence2Core Spaceing: 0.0000 um
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] ==== Design Information ====
[12/23 00:23:58   1135s] Core site: (35340, 35280) - (3137820, 3129840)
[12/23 00:23:58   1135s] Design Whitespace% : 100.00%
[12/23 00:23:58   1135s] Maximum Logical Level: 0
[12/23 00:23:58   1135s] Has Non-constraint Instance: 1
[12/23 00:23:58   1135s] Allow Disjoint Whitespace: 0
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] ==To Place Non-Nested Objects==
[12/23 00:23:58   1135s] Targets: 
[12/23 00:23:58   1135s] Number of Total Targets: 0
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] ================== Finished Auto-Fence Creation ===============
[12/23 00:23:58   1135s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1880.8M, mem_delta = 0.0M) ***
[12/23 00:23:58   1135s] End Auto fence creation 1.
[12/23 00:23:58   1135s] Iteration 10: Total net bbox = 2.425e+06 (1.09e+06 1.33e+06)
[12/23 00:23:58   1135s]               Est.  stn bbox = 2.774e+06 (1.24e+06 1.53e+06)
[12/23 00:23:58   1135s]               cpu = 0:01:05 real = 0:01:05 mem = 1880.8M
[12/23 00:23:58   1135s] *** cost = 2.425e+06 (1.09e+06 1.33e+06) (cpu for global=0:01:05) real=464368:23:58***
[12/23 00:23:58   1135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1880.8M
[12/23 00:23:58   1135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1880.8M
[12/23 00:23:58   1135s] Solver runtime cpu: 0:00:29.2 real: 0:00:29.1
[12/23 00:23:58   1135s] Core Placement runtime cpu: 0:00:33.1 real: 0:00:31.0
[12/23 00:23:58   1135s] *** Free Virtual Timing Model ...(mem=1880.8M)
[12/23 00:23:58   1135s] checkFence: found no fence violation.
[12/23 00:23:58   1135s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:23:58   1135s] Checking routing tracks.....
[12/23 00:23:58   1135s] Checking other grids.....
[12/23 00:23:58   1135s] Checking FINFET Grid is on Manufacture Grid.....
[12/23 00:23:58   1135s] Checking core/die box is on Grid.....
[12/23 00:23:58   1135s] Checking snap rule ......
[12/23 00:23:58   1135s] Checking Row is on grid......
[12/23 00:23:58   1135s] Checking AreaIO row.....
[12/23 00:23:58   1135s] Checking row out of die ...
[12/23 00:23:58   1135s] Checking routing blockage.....
[12/23 00:23:58   1135s] Checking components.....
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:23:58   1135s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:23:58   1135s] Checking IO Pads out of die...
[12/23 00:23:58   1135s] Checking constraints (guide/region/fence).....
[12/23 00:23:58   1135s] Checking groups.....
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] Checking Preroutes.....
[12/23 00:23:58   1135s] No. of regular pre-routes not on tracks : 0 
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] Reporting Utilizations.....
[12/23 00:23:58   1135s] 
[12/23 00:23:58   1135s] Core utilization  = 72.954185
[12/23 00:23:58   1135s] Effective Utilizations
[12/23 00:23:58   1135s] #spOpts: N=180 
[12/23 00:23:58   1135s] All LLGs are deleted
[12/23 00:23:58   1135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1866.2M
[12/23 00:23:58   1135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1866.2M
[12/23 00:23:58   1135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1866.2M
[12/23 00:23:58   1135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1866.2M
[12/23 00:23:58   1135s] Core basic site is core_5040
[12/23 00:23:58   1135s] Fast DP-INIT is on for default
[12/23 00:23:58   1135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:23:58   1135s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.180, REAL:0.091, MEM:1866.2M
[12/23 00:23:58   1135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.127, MEM:1866.2M
[12/23 00:23:59   1136s] Average module density = 0.186.
[12/23 00:23:59   1136s] Density for the design = 0.186.
[12/23 00:23:59   1136s]        = stdcell_area 187349 sites (585428 um^2) / alloc_area 1009902 sites (3155742 um^2).
[12/23 00:23:59   1136s] Pin Density = 0.02907.
[12/23 00:23:59   1136s]             = total # of pins 89321 / total area 3072456.
[12/23 00:23:59   1136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1866.2M
[12/23 00:23:59   1136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1866.2M
[12/23 00:23:59   1136s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:23:59   1136s] 
[12/23 00:23:59   1136s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:23:59   1136s] Severity  ID               Count  Summary                                  
[12/23 00:23:59   1136s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/23 00:23:59   1136s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/23 00:23:59   1136s] *** Message Summary: 12 warning(s), 0 error(s)
[12/23 00:23:59   1136s] 
[12/23 00:25:22   1148s] <CMD> redraw
[12/23 00:25:36   1151s] <CMD> zoomBox -569.25400 2070.91500 2049.15700 3384.05700
[12/23 00:25:37   1151s] <CMD> zoomBox -1613.08800 1077.54400 3402.96700 3593.11200
[12/23 00:25:38   1151s] <CMD> zoomBox -1998.46100 710.80100 3902.78000 3670.29300
[12/23 00:25:38   1151s] <CMD> zoomBox -2451.84100 279.33900 4490.79600 3761.09400
[12/23 00:25:39   1151s] <CMD> zoomBox -2985.22900 -228.26400 5182.57900 3867.91900
[12/23 00:27:13   1165s] <CMD> ::mp::clearAllSeed
[12/23 00:27:13   1165s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/23 00:27:13   1165s] <CMD> planDesign
[12/23 00:27:13   1165s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/23 00:27:13   1165s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1676.2M
[12/23 00:27:13   1165s] Deleted 0 physical inst  (cell - / prefix -).
[12/23 00:27:13   1165s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1676.2M
[12/23 00:27:13   1165s] ***** New seed flow = 1. *****  
[12/23 00:27:13   1165s] Ignore PD Guides: numIgnoredGuide = 0 
[12/23 00:27:13   1165s] INFO: #ExclusiveGroups=0
[12/23 00:27:13   1165s] INFO: There are no Exclusive Groups.
[12/23 00:27:13   1165s] *** Starting "NanoPlace(TM) placement v#2 (mem=1676.2M)" ...
[12/23 00:27:29   1180s] *** Build Buffered Sizing Timing Model
[12/23 00:27:29   1180s] (cpu=0:00:15.5 mem=1691.5M) ***
[12/23 00:27:29   1181s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:27:29   1181s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:27:29   1181s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:27:29   1181s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:27:30   1181s] *** Build Virtual Sizing Timing Model
[12/23 00:27:30   1181s] (cpu=0:00:16.3 mem=1691.5M) ***
[12/23 00:27:30   1181s] No user-set net weight.
[12/23 00:27:30   1181s] Net fanout histogram:
[12/23 00:27:30   1181s] 2		: 14078 (57.3%) nets
[12/23 00:27:30   1181s] 3		: 5731 (23.3%) nets
[12/23 00:27:30   1181s] 4     -	14	: 4555 (18.5%) nets
[12/23 00:27:30   1181s] 15    -	39	: 181 (0.7%) nets
[12/23 00:27:30   1181s] 40    -	79	: 14 (0.1%) nets
[12/23 00:27:30   1181s] 80    -	159	: 5 (0.0%) nets
[12/23 00:27:30   1181s] 160   -	319	: 0 (0.0%) nets
[12/23 00:27:30   1181s] 320   -	639	: 0 (0.0%) nets
[12/23 00:27:30   1181s] 640   -	1279	: 0 (0.0%) nets
[12/23 00:27:30   1181s] 1280  -	2559	: 0 (0.0%) nets
[12/23 00:27:30   1181s] 2560  -	5119	: 1 (0.0%) nets
[12/23 00:27:30   1181s] 5120+		: 0 (0.0%) nets
[12/23 00:27:30   1181s] no activity file in design. spp won't run.
[12/23 00:27:30   1181s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/23 00:27:30   1181s] #spOpts: N=180 
[12/23 00:27:30   1181s] All LLGs are deleted
[12/23 00:27:30   1181s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1691.5M
[12/23 00:27:30   1181s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1691.5M
[12/23 00:27:30   1181s] #std cell=24662 (0 fixed + 24662 movable) #buf cell=3707 #inv cell=2678 #block=6 (0 floating + 6 preplaced)
[12/23 00:27:30   1181s] #ioInst=0 #net=24565 #term=88439 #term/net=3.60, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/23 00:27:30   1181s] stdCell: 24662 single + 0 double + 0 multi
[12/23 00:27:30   1181s] Total standard cell length = 116.1564 (mm), area = 0.5854 (mm^2)
[12/23 00:27:30   1181s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1691.5M
[12/23 00:27:30   1181s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1691.5M
[12/23 00:27:30   1181s] Core basic site is core_5040
[12/23 00:27:30   1182s] SiteArray: non-trimmed site array dimensions = 614 x 5004
[12/23 00:27:30   1182s] SiteArray: use 12,574,720 bytes
[12/23 00:27:30   1182s] SiteArray: current memory after site array memory allocation 1691.5M
[12/23 00:27:30   1182s] SiteArray: FP blocked sites are writable
[12/23 00:27:30   1182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:27:30   1182s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1691.5M
[12/23 00:27:30   1182s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.120, REAL:0.121, MEM:1691.5M
[12/23 00:27:30   1182s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.330, REAL:0.240, MEM:1691.5M
[12/23 00:27:31   1182s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.030, REAL:0.940, MEM:1691.5M
[12/23 00:27:31   1182s] OPERPROF: Starting pre-place ADS at level 1, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.040, REAL:0.039, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.014, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.050, REAL:0.054, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.050, REAL:0.057, MEM:1691.5M
[12/23 00:27:31   1183s] ADSU 0.190 -> 0.195. GS 40.320
[12/23 00:27:31   1183s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.300, REAL:0.301, MEM:1691.5M
[12/23 00:27:31   1183s] Average module density = 0.195.
[12/23 00:27:31   1183s] Density for the design = 0.195.
[12/23 00:27:31   1183s]        = stdcell_area 187349 sites (585428 um^2) / alloc_area 958724 sites (2995820 um^2).
[12/23 00:27:31   1183s] Pin Density = 0.02878.
[12/23 00:27:31   1183s]             = total # of pins 88439 / total area 3072456.
[12/23 00:27:31   1183s] OPERPROF: Starting spMPad at level 1, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:   Starting spContextMPad at level 2, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1691.5M
[12/23 00:27:31   1183s] Initial padding reaches pin density 0.376 for top
[12/23 00:27:31   1183s] InitPadU 0.195 -> 0.348 for top
[12/23 00:27:31   1183s] Identified 6 spare or floating instances, with no clusters.
[12/23 00:27:31   1183s] === lastAutoLevel = 10 
[12/23 00:27:31   1183s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.080, MEM:1691.5M
[12/23 00:27:31   1183s] OPERPROF: Starting spInitNetWt at level 1, MEM:1691.5M
[12/23 00:27:31   1183s] 0 delay mode for cte enabled initNetWt.
[12/23 00:27:31   1183s] no activity file in design. spp won't run.
[12/23 00:27:31   1183s] [spp] 0
[12/23 00:27:31   1183s] [adp] 0:1:1:3
[12/23 00:27:32   1183s] 0 delay mode for cte disabled initNetWt.
[12/23 00:27:32   1183s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.170, REAL:0.170, MEM:1691.5M
[12/23 00:27:32   1183s] User specified -module_cluster_mode =  0 
[12/23 00:27:32   1183s] OPERPROF: Starting npMain at level 1, MEM:1691.5M
[12/23 00:27:32   1184s] OPERPROF: Finished npMain at level 1, CPU:0.440, REAL:0.444, MEM:1772.2M
[12/23 00:27:32   1184s] Iteration  7: Total net bbox = 6.804e+07 (3.44e+07 3.37e+07)
[12/23 00:27:32   1184s]               Est.  stn bbox = 7.385e+07 (3.73e+07 3.66e+07)
[12/23 00:27:32   1184s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1772.2M
[12/23 00:27:50   1202s] nrCritNet: 1.99% ( 490 / 24565 ) cutoffSlk: -14493.9ps stdDelay: 53.6ps
[12/23 00:27:50   1202s] Iteration  8: Total net bbox = 6.804e+07 (3.44e+07 3.37e+07)
[12/23 00:27:50   1202s]               Est.  stn bbox = 7.385e+07 (3.73e+07 3.66e+07)
[12/23 00:27:50   1202s]               cpu = 0:00:17.9 real = 0:00:18.0 mem = 1786.8M
[12/23 00:27:50   1202s] OPERPROF: Starting npMain at level 1, MEM:1786.8M
[12/23 00:27:50   1202s] OPERPROF: Finished npMain at level 1, CPU:0.430, REAL:0.431, MEM:1827.8M
[12/23 00:27:50   1202s] Iteration  9: Total net bbox = 6.804e+07 (3.44e+07 3.37e+07)
[12/23 00:27:50   1202s]               Est.  stn bbox = 7.385e+07 (3.73e+07 3.66e+07)
[12/23 00:27:50   1202s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1827.8M
[12/23 00:27:50   1202s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/23 00:27:51   1202s] Iteration 10: Total net bbox = 6.804e+07 (3.44e+07 3.37e+07)
[12/23 00:27:51   1202s]               Est.  stn bbox = 7.385e+07 (3.73e+07 3.66e+07)
[12/23 00:27:51   1202s]               cpu = 0:00:19.3 real = 0:00:20.0 mem = 1827.8M
[12/23 00:27:51   1202s] *** cost = 6.804e+07 (3.44e+07 3.37e+07) (cpu for global=0:00:19.3) real=464368:27:51***
[12/23 00:27:51   1202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1827.8M
[12/23 00:27:51   1202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1827.8M
[12/23 00:27:51   1202s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/23 00:27:51   1202s] Core Placement runtime cpu: 0:00:00.9 real: 0:00:00.0
[12/23 00:27:51   1202s] *** Free Virtual Timing Model ...(mem=1827.8M)
[12/23 00:27:51   1203s] checkFence: found no fence violation.
[12/23 00:27:51   1203s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:27:51   1203s] Checking routing tracks.....
[12/23 00:27:51   1203s] Checking other grids.....
[12/23 00:27:51   1203s] Checking FINFET Grid is on Manufacture Grid.....
[12/23 00:27:51   1203s] Checking core/die box is on Grid.....
[12/23 00:27:51   1203s] Checking snap rule ......
[12/23 00:27:51   1203s] Checking Row is on grid......
[12/23 00:27:51   1203s] Checking AreaIO row.....
[12/23 00:27:51   1203s] Checking row out of die ...
[12/23 00:27:51   1203s] Checking routing blockage.....
[12/23 00:27:51   1203s] Checking components.....
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:27:51   1203s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:27:51   1203s] Checking IO Pads out of die...
[12/23 00:27:51   1203s] Checking constraints (guide/region/fence).....
[12/23 00:27:51   1203s] Checking groups.....
[12/23 00:27:51   1203s] 
[12/23 00:27:51   1203s] Checking Preroutes.....
[12/23 00:27:51   1203s] No. of regular pre-routes not on tracks : 0 
[12/23 00:27:51   1203s] 
[12/23 00:27:51   1203s] Reporting Utilizations.....
[12/23 00:27:51   1203s] 
[12/23 00:27:51   1203s] Core utilization  = 72.954185
[12/23 00:27:51   1203s] Effective Utilizations
[12/23 00:27:51   1203s] #spOpts: N=180 
[12/23 00:27:51   1203s] All LLGs are deleted
[12/23 00:27:51   1203s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1813.2M
[12/23 00:27:51   1203s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1813.2M
[12/23 00:27:51   1203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1813.2M
[12/23 00:27:51   1203s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1813.2M
[12/23 00:27:51   1203s] Core basic site is core_5040
[12/23 00:27:51   1203s] Fast DP-INIT is on for default
[12/23 00:27:51   1203s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:27:51   1203s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.180, REAL:0.095, MEM:1813.2M
[12/23 00:27:51   1203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.133, MEM:1813.2M
[12/23 00:27:51   1203s] Average module density = 0.186.
[12/23 00:27:51   1203s] Density for the design = 0.186.
[12/23 00:27:51   1203s]        = stdcell_area 187349 sites (585428 um^2) / alloc_area 1009902 sites (3155742 um^2).
[12/23 00:27:51   1203s] Pin Density = 0.02907.
[12/23 00:27:51   1203s]             = total # of pins 89321 / total area 3072456.
[12/23 00:27:51   1203s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1813.2M
[12/23 00:27:51   1203s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1813.2M
[12/23 00:27:51   1203s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:27:51   1203s] 
[12/23 00:27:51   1203s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:27:51   1203s] Severity  ID               Count  Summary                                  
[12/23 00:27:51   1203s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/23 00:27:51   1203s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/23 00:27:51   1203s] *** Message Summary: 12 warning(s), 0 error(s)
[12/23 00:27:51   1203s] 
[12/23 00:28:15   1207s] <CMD> setDrawView place
[12/23 00:28:16   1207s] <CMD> setDrawView place
[12/23 00:28:17   1207s] <CMD> setDrawView fplan
[12/23 00:28:18   1207s] <CMD> redraw
[12/23 00:28:18   1207s] <CMD> redraw
[12/23 00:28:19   1207s] <CMD> redraw
[12/23 00:29:34   1220s] **ERROR: (IMPSYT-16325):	Floorplan has no partitions.
[12/23 00:29:51   1222s] <CMD> zoomIn
[12/23 00:29:53   1222s] <CMD> zoomOut
[12/23 00:30:02   1224s] <CMD> redraw
[12/23 00:30:02   1224s] <CMD> redraw
[12/23 00:30:17   1226s] <CMD> redraw
[12/23 00:30:58   1233s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:31:05   1234s] <CMD> zoomBox -3589.34300 -586.22600 6019.84400 4232.81300
[12/23 00:31:06   1235s] <CMD> zoomBox -4299.04500 -1006.33700 7005.88100 4663.12100
[12/23 00:31:07   1235s] <CMD> zoomBox -3638.28800 -580.10800 5970.89900 4238.93100
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -quiet -area
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -check_only -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/23 00:31:11   1235s] <CMD> get_verify_drc_mode -limit -quiet
[12/23 00:31:13   1236s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[12/23 00:31:13   1236s] <CMD> verify_drc
[12/23 00:31:13   1236s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/23 00:31:13   1236s] #-report top.drc.rpt                     # string, default="", user setting
[12/23 00:31:13   1236s]  *** Starting Verify DRC (MEM: 1813.2) ***
[12/23 00:31:13   1236s] 
[12/23 00:31:13   1236s]   VERIFY DRC ...... Starting Verification
[12/23 00:31:13   1236s]   VERIFY DRC ...... Initializing
[12/23 00:31:13   1236s]   VERIFY DRC ...... Deleting Existing Violations
[12/23 00:31:13   1236s]   VERIFY DRC ...... Creating Sub-Areas
[12/23 00:31:13   1236s]   VERIFY DRC ...... Using new threading
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 264.960 264.960} 1 of 144
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area : 1 complete 730 Viols.
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area: {264.960 0.000 529.920 264.960} 2 of 144
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area: {529.920 0.000 794.880 264.960} 3 of 144
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area: {794.880 0.000 1059.840 264.960} 4 of 144
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area : 4 complete 241 Viols.
[12/23 00:31:13   1236s]   VERIFY DRC ...... Sub-Area: {1059.840 0.000 1324.800 264.960} 5 of 144
[12/23 00:31:13   1236s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/23 00:31:13   1236s] 
[12/23 00:31:13   1236s]   Verification Complete : 1000 Viols.
[12/23 00:31:13   1236s] 
[12/23 00:31:13   1236s]  Violation Summary By Layer and Type:
[12/23 00:31:13   1236s] 
[12/23 00:31:13   1236s] 	         CShort    Short   CutSpc   MetSpc outOfDie   Totals
[12/23 00:31:13   1236s] 	metal1        0       61        0        9        0       70
[12/23 00:31:13   1236s] 	via         241        0       21        0        0      262
[12/23 00:31:13   1236s] 	metal2        0       61        0        6        1       68
[12/23 00:31:13   1236s] 	via2        229        0       21        0        0      250
[12/23 00:31:13   1236s] 	metal3        0       61        0        6        1       68
[12/23 00:31:13   1236s] 	via3        221        0       21        0        0      242
[12/23 00:31:13   1236s] 	metal4        0       40        0        0        0       40
[12/23 00:31:13   1236s] 	Totals      691      223       63       21        2     1000
[12/23 00:31:13   1236s] 
[12/23 00:31:13   1236s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[12/23 00:31:13   1236s] 
[12/23 00:31:13   1236s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/23 00:31:22   1238s] <CMD> deselectAll
[12/23 00:31:22   1238s] <CMD> selectInst DM1/i_SRAM
[12/23 00:33:14   1259s] <CMD> encMessage warning 0
[12/23 00:33:14   1259s] Suppress "**WARN ..." messages.
[12/23 00:33:14   1259s] <CMD> encMessage debug 0
[12/23 00:33:14   1259s] <CMD> encMessage info 0
[12/23 00:33:14   1259s] 
[12/23 00:33:14   1259s] 
[12/23 00:33:14   1259s] ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/23 00:33:14   1259s] 
[12/23 00:33:14   1259s] 
[12/23 00:33:14   1259s] **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/23 00:33:14   1259s] 
[12/23 00:33:14   1259s]     while executing
[12/23 00:33:14   1259s] "error $catchMsg"
[12/23 00:33:14   1259s]     (procedure "restoreDesign" line 31)
[12/23 00:33:14   1259s] 
[12/23 00:33:14   1259s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/23 00:33:14   1259s] 
[12/23 00:34:14   1270s] <CMD> zoomBox -3354.86600 -73.06900 4812.94300 4023.11400
[12/23 00:34:14   1270s] <CMD> zoomBox -3113.95800 357.91400 3828.68000 3839.67000
[12/23 00:34:15   1270s] <CMD> zoomBox -2909.18600 724.24900 2992.05700 3683.74200
[12/23 00:34:15   1270s] <CMD> zoomBox -2735.13100 1035.63400 2280.92800 3551.20400
[12/23 00:38:10   1305s] <CMD> zoomBox -2735.13100 1287.19100 2280.92800 3802.76100
[12/23 00:38:12   1305s] <CMD> zoomBox -2735.13100 1790.30500 2280.92800 4305.87500
[12/23 00:38:13   1306s] <CMD> zoomBox -886.04700 2454.76500 1339.60700 3570.93800
[12/23 00:38:13   1306s] <CMD> zoomBox -68.57700 2735.44400 918.96000 3230.69700
[12/23 00:38:15   1306s] <CMD> zoomBox -48.09000 2792.80800 791.31700 3213.77300
[12/23 00:38:15   1306s] <CMD> zoomBox -30.82800 2841.56700 682.66900 3199.38800
[12/23 00:38:15   1306s] <CMD> zoomBox 6.91800 2948.28600 445.09500 3168.03300
[12/23 00:38:16   1306s] <CMD> zoomBox 30.09800 3013.86400 299.19500 3148.81700
[12/23 00:38:16   1306s] <CMD> zoomBox 44.33100 3054.13700 209.59400 3137.01700
[12/23 00:38:17   1307s] <CMD> zoomBox 50.61800 3072.00600 170.02100 3131.88700
[12/23 00:38:18   1307s] <CMD> zoomBox 55.16000 3084.91700 141.42900 3128.18100
[12/23 00:38:20   1307s] <CMD> zoomBox 46.53300 3084.91700 132.80200 3128.18100
[12/23 00:38:21   1307s] <CMD> zoomBox 46.53300 3089.24300 132.80200 3132.50700
[12/23 00:38:21   1307s] <CMD> zoomBox 46.53300 3093.56900 132.80200 3136.83300
[12/23 00:39:26   1318s] <CMD> zoomBox 46.53300 3084.91700 132.80200 3128.18100
[12/23 00:39:27   1318s] <CMD> zoomBox 63.78700 3084.91700 150.05600 3128.18100
[12/23 00:39:28   1318s] <CMD> zoomBox 51.69200 3066.56500 192.17000 3137.01500
[12/23 00:39:30   1318s] <CMD> zoomBox 23.59600 3066.56500 164.07400 3137.01500
[12/23 00:39:31   1318s] <CMD> zoomBox 9.54800 3066.56500 150.02600 3137.01500
[12/23 00:39:33   1319s] <CMD> uiSetTool move
[12/23 00:39:38   1320s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1198.51 1700.682 3118.65 3092.282
[12/23 00:39:39   1320s] <CMD> uiSetTool move
[12/23 00:39:40   1320s] <CMD> deselectAll
[12/23 00:39:40   1320s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:39:47   1321s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 35.428 2972.918 427.268 3129.718
[12/23 00:39:49   1322s] <CMD> zoomBox 9.54800 3073.61000 150.02600 3144.06000
[12/23 00:39:49   1322s] <CMD> zoomBox 9.54800 3080.65500 150.02600 3151.10500
[12/23 00:39:50   1322s] <CMD> zoomBox 22.93400 3098.13800 109.20700 3141.40400
[12/23 00:39:50   1322s] <CMD> zoomBox 33.07400 3111.37900 78.11100 3133.96500
[12/23 00:39:52   1322s] <CMD> zoomBox 34.03300 3113.79600 72.31400 3132.99400
[12/23 00:39:52   1322s] <CMD> zoomBox 34.84700 3115.85000 67.38700 3132.16900
[12/23 00:39:52   1322s] <CMD> zoomBox 35.54000 3117.59600 63.19900 3131.46700
[12/23 00:39:54   1323s] <CMD> zoomBox 32.77400 3117.59600 60.43300 3131.46700
[12/23 00:39:54   1323s] <CMD> zoomBox 30.00800 3117.59600 57.66700 3131.46700
[12/23 00:39:55   1323s] <CMD> zoomBox 30.84600 3119.15300 54.35600 3130.94300
[12/23 00:39:55   1323s] <CMD> zoomBox 31.55800 3120.47600 51.54200 3130.49800
[12/23 00:39:56   1323s] <CMD> zoomBox 32.67800 3122.55600 47.11700 3129.79700
[12/23 00:39:56   1323s] <CMD> zoomBox 33.49600 3124.06700 43.92900 3129.29900
[12/23 00:39:57   1323s] <CMD> zoomBox 33.49600 3124.59000 43.92900 3129.82200
[12/23 00:39:57   1323s] <CMD> zoomBox 33.49600 3125.11300 43.92900 3130.34500
[12/23 00:39:58   1323s] <CMD> zoomBox 33.49600 3126.15900 43.92900 3131.39100
[12/23 00:40:05   1325s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 35.342 2973.039 427.182 3129.839
[12/23 00:40:06   1325s] <CMD> zoomBox 33.49600 3126.68200 43.92900 3131.91400
[12/23 00:40:06   1325s] <CMD> zoomBox 33.49600 3127.72800 43.92900 3132.96000
[12/23 00:40:07   1325s] <CMD> zoomBox 32.77300 3127.32500 47.21300 3134.56700
[12/23 00:40:09   1325s] <CMD> zoomBox 32.23600 3126.95000 49.22500 3135.47000
[12/23 00:40:09   1325s] <CMD> zoomBox 30.86200 3125.98800 54.37700 3137.78100
[12/23 00:40:10   1325s] <CMD> zoomBox 33.67400 3127.85100 44.11100 3133.08500
[12/23 00:40:11   1326s] <CMD> zoomBox 33.67400 3127.32800 44.11100 3132.56200
[12/23 00:40:12   1326s] <CMD> zoomBox 34.54400 3127.93300 40.95500 3131.14800
[12/23 00:40:12   1326s] <CMD> zoomBox 34.75200 3128.07700 40.20200 3130.81000
[12/23 00:40:13   1326s] <CMD> zoomBox 35.07900 3128.30400 39.01800 3130.27900
[12/23 00:40:14   1326s] <CMD> zoomBox 35.07900 3127.51200 39.01800 3129.48700
[12/23 00:40:15   1327s] <CMD> zoomBox 36.65500 3127.51200 40.59400 3129.48700
[12/23 00:40:16   1327s] <CMD> zoomBox 36.65500 3126.52200 40.59400 3128.49700
[12/23 00:40:17   1327s] <CMD> zoomBox 36.65500 3125.13600 40.59400 3127.11100
[12/23 00:40:17   1327s] <CMD> zoomBox 36.65500 3123.75000 40.59400 3125.72500
[12/23 00:40:17   1327s] <CMD> zoomBox 36.65500 3122.36400 40.59400 3124.33900
[12/23 00:40:18   1327s] <CMD> zoomBox 36.65500 3120.97800 40.59400 3122.95300
[12/23 00:40:19   1327s] <CMD> zoomBox 34.72400 3118.49400 47.01900 3124.66000
[12/23 00:40:19   1327s] <CMD> zoomBox 28.70600 3110.75300 67.06100 3129.98800
[12/23 00:40:19   1327s] <CMD> zoomBox 14.07800 3091.93500 115.77800 3142.93800
[12/23 00:40:20   1327s] <CMD> zoomBox -32.72600 3043.23300 236.92900 3178.46600
[12/23 00:40:20   1327s] <CMD> zoomBox -115.93400 2971.83200 400.64500 3230.89800
[12/23 00:40:21   1328s] <CMD> zoomBox 245.67200 2971.83200 762.25100 3230.89800
[12/23 00:40:22   1328s] <CMD> zoomBox 607.27800 2971.83200 1123.85700 3230.89800
[12/23 00:40:22   1328s] <CMD> zoomBox 503.96200 2971.83200 1020.54100 3230.89800
[12/23 00:40:24   1328s] <CMD> zoomBox 503.96200 3101.36700 1020.54100 3360.43300
[12/23 00:40:24   1328s] <CMD> zoomBox 503.96200 3127.27400 1020.54100 3386.34000
[12/23 00:40:25   1328s] <CMD> zoomBox 264.94200 2974.65700 1429.18100 3558.52700
[12/23 00:40:25   1328s] <CMD> zoomBox 100.11000 2872.74700 1711.51700 3680.87300
[12/23 00:40:26   1329s] <CMD> zoomBox 384.02900 3048.28500 1225.19400 3470.13200
[12/23 00:40:26   1329s] <CMD> zoomBox 532.23500 3139.91600 971.33100 3360.12400
[12/23 00:40:27   1329s] <CMD> zoomBox 556.51300 3154.92600 929.74500 3342.10300
[12/23 00:40:27   1329s] <CMD> zoomBox 556.51300 3061.33600 929.74500 3248.51300
[12/23 00:40:27   1329s] <CMD> zoomBox 556.51300 3042.61800 929.74500 3229.79500
[12/23 00:40:28   1329s] <CMD> zoomBox 633.04600 3089.93500 798.65200 3172.98700
[12/23 00:40:29   1329s] <CMD> zoomBox 633.04600 3065.02000 798.65200 3148.07200
[12/23 00:40:29   1329s] <CMD> zoomBox 656.60100 3079.58300 758.30500 3130.58800
[12/23 00:40:30   1329s] <CMD> zoomBox 662.22400 3083.06000 748.67300 3126.41400
[12/23 00:40:30   1329s] <CMD> deselectAll
[12/23 00:40:30   1329s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:40:34   1330s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 610.858 2966.303 1002.698 3123.103
[12/23 00:40:35   1330s] <CMD> zoomBox 671.26900 3093.27400 733.72800 3124.59700
[12/23 00:40:35   1330s] <CMD> zoomBox 674.80100 3097.26200 727.89200 3123.88700
[12/23 00:40:36   1330s] <CMD> zoomBox 677.80300 3100.65200 722.93100 3123.28400
[12/23 00:40:36   1330s] <CMD> zoomBox 667.11100 3088.57900 740.59600 3125.43200
[12/23 00:40:37   1331s] <CMD> zoomBox 662.22100 3083.05800 748.67500 3126.41500
[12/23 00:40:37   1331s] <CMD> zoomBox 649.70100 3068.92100 769.36100 3128.93100
[12/23 00:40:38   1331s] <CMD> zoomBox 649.70100 3074.92200 769.36100 3134.93200
[12/23 00:40:39   1331s] <CMD> zoomBox 649.70100 3086.92400 769.36100 3146.93400
[12/23 00:40:43   1332s] <CMD> setLayerPreference node_net -isVisible 0
[12/23 00:40:44   1332s] <CMD> setLayerPreference node_net -isVisible 1
[12/23 00:40:44   1332s] <CMD> setLayerPreference node_route -isVisible 1
[12/23 00:40:46   1332s] <CMD> setLayerPreference node_route -isVisible 0
[12/23 00:40:48   1332s] <CMD> setLayerPreference node_bump -isVisible 0
[12/23 00:40:49   1333s] <CMD> setLayerPreference node_bump -isVisible 1
[12/23 00:40:51   1333s] <CMD> setLayerPreference node_cell -isVisible 0
[12/23 00:40:53   1333s] <CMD> setLayerPreference node_cell -isVisible 1
[12/23 00:40:56   1334s] <CMD> setLayerPreference node_module -isVisible 0
[12/23 00:40:56   1334s] <CMD> setLayerPreference node_module -isVisible 1
[12/23 00:40:59   1334s] <CMD> setLayerPreference block -isVisible 0
[12/23 00:40:59   1334s] <CMD> setLayerPreference block -isVisible 1
[12/23 00:41:01   1334s] <CMD> setLayerPreference stdCell -isVisible 0
[12/23 00:41:01   1335s] <CMD> setLayerPreference stdCell -isVisible 1
[12/23 00:41:02   1335s] <CMD> setLayerPreference coverCell -isVisible 0
[12/23 00:41:03   1335s] <CMD> setLayerPreference coverCell -isVisible 1
[12/23 00:41:03   1335s] <CMD> setLayerPreference phyCell -isVisible 0
[12/23 00:41:04   1335s] <CMD> setLayerPreference phyCell -isVisible 1
[12/23 00:41:05   1335s] <CMD> setLayerPreference blackBox -isVisible 0
[12/23 00:41:05   1335s] <CMD> setLayerPreference blackBox -isVisible 1
[12/23 00:41:07   1335s] <CMD> setLayerPreference node_blockage -isVisible 0
[12/23 00:41:13   1336s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 611.292 2972.344 1003.132 3129.144
[12/23 00:41:14   1336s] <CMD> zoomBox 649.70100 3092.92500 769.36100 3152.93500
[12/23 00:41:14   1336s] <CMD> zoomBox 649.70100 3104.92700 769.36100 3164.93700
[12/23 00:41:15   1336s] <CMD> zoomBox 649.70100 3110.92800 769.36100 3170.93800
[12/23 00:41:17   1337s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 611.29 2973.132 1003.13 3129.932
[12/23 00:41:18   1337s] <CMD> zoomBox 649.70100 3080.92300 769.36100 3140.93300
[12/23 00:41:19   1337s] <CMD> zoomBox 649.70100 3050.91800 769.36100 3110.92800
[12/23 00:41:20   1337s] <CMD> zoomBox 649.70100 3032.91500 769.36100 3092.92500
[12/23 00:41:20   1337s] <CMD> zoomBox 649.70100 3020.91300 769.36100 3080.92300
[12/23 00:41:20   1337s] <CMD> zoomBox 616.47000 3004.77300 811.31700 3102.48900
[12/23 00:41:21   1337s] <CMD> zoomBox 601.27300 2997.39100 830.50500 3112.35200
[12/23 00:41:21   1337s] <CMD> zoomBox 386.54400 2893.09400 1101.61600 3251.70500
[12/23 00:41:23   1338s] <CMD> zoomBox 330.77200 2866.00500 1172.03300 3287.90000
[12/23 00:41:24   1338s] <CMD> zoomBox 265.15800 2834.13500 1254.87700 3330.48200
[12/23 00:41:25   1338s] <CMD> zoomBox 364.13000 2834.13500 1353.84900 3330.48200
[12/23 00:41:25   1338s] <CMD> zoomBox 858.99000 2834.13500 1848.70900 3330.48200
[12/23 00:41:26   1338s] <CMD> zoomBox 1155.90600 2834.13500 2145.62500 3330.48200
[12/23 00:41:26   1338s] <CMD> zoomBox 1254.87800 2834.13500 2244.59700 3330.48200
[12/23 00:41:26   1338s] <CMD> zoomBox 1452.82200 2834.13500 2442.54100 3330.48200
[12/23 00:41:27   1338s] <CMD> zoomBox 2046.65400 2834.13500 3036.37300 3330.48200
[12/23 00:41:27   1338s] <CMD> zoomBox 2640.48600 2834.13500 3630.20500 3330.48200
[12/23 00:41:29   1339s] <CMD> zoomBox 2701.28000 2870.29000 3542.54100 3292.18500
[12/23 00:41:29   1339s] <CMD> zoomBox 2799.54500 2928.26600 3407.35600 3233.08500
[12/23 00:41:30   1339s] <CMD> deselectAll
[12/23 00:41:30   1339s] <CMD> selectInst DM1/i_SRAM
[12/23 00:41:34   1339s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1217.151 1736.499 3137.291 3128.099
[12/23 00:41:34   1340s] <CMD> zoomBox 2850.20200 2956.61000 3366.84100 3215.70600
[12/23 00:41:35   1340s] <CMD> zoomBox 3009.88800 3046.08500 3239.12500 3161.04800
[12/23 00:41:35   1340s] <CMD> zoomBox 3089.21900 3090.73000 3175.67700 3134.08900
[12/23 00:41:36   1340s] <CMD> zoomBox 3107.37400 3103.94800 3160.47200 3130.57700
[12/23 00:41:37   1340s] <CMD> zoomBox 3096.75400 3103.94800 3149.85200 3130.57700
[12/23 00:41:37   1340s] <CMD> zoomBox 3091.44400 3103.94800 3144.54200 3130.57700
[12/23 00:41:38   1340s] <CMD> zoomBox 3091.44400 3106.61100 3144.54200 3133.24000
[12/23 00:41:38   1340s] <CMD> zoomBox 3091.44400 3109.27400 3144.54200 3135.90300
[12/23 00:41:39   1340s] <CMD> zoomBox 3091.44400 3114.60000 3144.54200 3141.22900
[12/23 00:41:39   1341s] <CMD> zoomBox 3097.86600 3116.02200 3143.00000 3138.65700
[12/23 00:41:40   1341s] <CMD> zoomBox 3103.32400 3117.23500 3141.68900 3136.47500
[12/23 00:41:46   1342s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1217.68 1738.253 3137.82 3129.853
[12/23 00:41:48   1342s] <CMD> zoomBox 3103.32400 3105.69100 3141.68900 3124.93100
[12/23 00:41:50   1342s] <CMD> zoomBox 3097.23700 3103.70400 3142.37300 3126.34000
[12/23 00:41:50   1342s] <CMD> zoomBox 3090.09000 3101.37100 3143.19200 3128.00200
[12/23 00:41:50   1342s] <CMD> zoomBox 3046.60700 3087.10300 3148.33400 3138.11900
[12/23 00:41:51   1342s] <CMD> zoomBox 2856.31600 3022.83700 3173.64400 3181.97800
[12/23 00:41:51   1342s] <CMD> zoomBox 2807.85900 3007.51500 3181.18700 3194.74000
[12/23 00:41:51   1342s] <CMD> zoomBox 2515.80100 2916.98700 3230.98100 3275.65200
[12/23 00:41:52   1343s] <CMD> zoomBox 2408.03400 2883.59400 3249.42300 3305.55300
[12/23 00:41:52   1343s] <CMD> zoomBox 2238.38700 2835.40100 3402.94000 3419.42800
[12/23 00:41:53   1343s] <CMD> zoomBox 1678.59300 2677.01600 3909.51100 3795.82900
[12/23 00:41:54   1343s] <CMD> zoomBox 1232.40900 2677.01600 3463.32700 3795.82900
[12/23 00:41:55   1343s] <CMD> zoomBox 563.13300 2677.01600 2794.05100 3795.82900
[12/23 00:41:56   1344s] <CMD> zoomBox 1901.68500 2677.01600 4132.60300 3795.82900
[12/23 00:41:57   1344s] <CMD> zoomBox 672.06000 2398.17000 4945.80100 4541.46500
[12/23 00:41:58   1344s] <CMD> zoomBox 672.06000 1112.19000 4945.80100 3255.48500
[12/23 00:41:59   1344s] <CMD> zoomBox 672.06000 40.54000 4945.80100 2183.83500
[12/23 00:42:00   1344s] <CMD> zoomBox 672.06000 -816.78000 4945.80100 1326.51500
[12/23 00:42:01   1344s] <CMD> zoomBox 1644.87700 -457.80000 4269.48900 858.45200
[12/23 00:42:02   1345s] <CMD> zoomBox 2468.63500 -151.10300 3458.50900 345.32200
[12/23 00:42:02   1345s] <CMD> zoomBox 2661.11200 -79.44100 3269.01800 225.42600
[12/23 00:42:03   1345s] <CMD> zoomBox 2661.11200 -48.95400 3269.01800 255.91300
[12/23 00:42:03   1345s] <CMD> zoomBox 2661.11200 -18.46700 3269.01800 286.40000
[12/23 00:42:04   1345s] <CMD> zoomBox 2852.66400 23.85000 3225.99600 211.07700
[12/23 00:42:05   1345s] <CMD> deselectAll
[12/23 00:42:05   1345s] <CMD> selectInst IM1/i_SRAM
[12/23 00:42:12   1346s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1217.433 35.615 3137.573 1427.215
[12/23 00:42:12   1346s] <CMD> zoomBox 3013.01300 29.71800 3178.66700 112.79400
[12/23 00:42:13   1346s] <CMD> zoomBox 3092.67600 32.63400 3155.15300 63.96600
[12/23 00:42:14   1347s] <CMD> zoomBox 3118.35900 34.74400 3146.08200 48.64700
[12/23 00:42:15   1347s] <CMD> zoomBox 3123.48000 35.45100 3143.51200 45.49700
[12/23 00:42:16   1347s] <CMD> zoomBox 3123.48000 32.43600 3143.51200 42.48200
[12/23 00:42:17   1347s] <CMD> zoomBox 3129.83100 33.35700 3140.28800 38.60100
[12/23 00:42:25   1348s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1217.681 35.283 3137.821 1426.883
[12/23 00:42:26   1348s] <CMD> zoomBox 3134.25900 34.25600 3138.90000 36.58300
[12/23 00:42:27   1348s] <CMD> zoomBox 3136.53300 34.73200 3138.28600 35.61100
[12/23 00:42:27   1349s] <CMD> zoomBox 3137.19000 34.90100 3138.10500 35.36000
[12/23 00:42:29   1349s] <CMD> zoomBox 3135.29800 34.33200 3138.66000 36.01800
[12/23 00:42:29   1349s] <CMD> zoomBox 3129.78500 32.67600 3140.27500 37.93700
[12/23 00:42:29   1349s] <CMD> zoomBox 3108.11900 26.17300 3146.62500 45.48400
[12/23 00:42:30   1349s] <CMD> zoomBox 3045.11400 7.27800 3165.23500 67.51900
[12/23 00:42:31   1349s] <CMD> zoomBox 2892.30500 -38.53000 3210.80300 121.19800
[12/23 00:42:31   1349s] <CMD> zoomBox 2237.28400 -234.88600 3406.13500 351.29700
[12/23 00:42:32   1350s] <CMD> zoomBox 329.08000 -806.90100 3975.17000 1021.62500
[12/23 00:42:32   1350s] <CMD> zoomBox 757.92900 -651.34500 3857.10500 902.90200
[12/23 00:42:33   1350s] <CMD> zoomBox 757.92900 -29.64500 3857.10500 1524.60200
[12/23 00:42:33   1350s] <CMD> zoomBox 757.92900 902.90500 3857.10500 2457.15200
[12/23 00:42:34   1350s] <CMD> zoomBox 757.92900 1835.45500 3857.10500 3389.70200
[12/23 00:42:34   1350s] <CMD> zoomBox 757.92900 2146.30500 3857.10500 3700.55200
[12/23 00:42:35   1350s] <CMD> zoomBox 757.92900 2457.15500 3857.10500 4011.40200
[12/23 00:42:36   1351s] <CMD> zoomBox 757.92900 2301.73000 3857.10500 3855.97700
[12/23 00:42:36   1351s] <CMD> zoomBox 2391.29300 2764.40000 3384.82100 3262.65800
[12/23 00:42:37   1351s] <CMD> zoomBox 2877.98700 2904.51800 3252.69900 3092.43700
[12/23 00:42:37   1351s] <CMD> zoomBox 3040.18300 2958.91700 3206.44700 3042.29900
[12/23 00:42:38   1351s] <CMD> zoomBox 3059.58900 2965.42600 3200.91300 3036.30000
[12/23 00:42:38   1351s] <CMD> zoomBox 3090.10400 2975.66000 3192.21100 3026.86700
[12/23 00:42:39   1352s] <CMD> zoomBox 3063.10500 2963.66800 3204.43200 3034.54400
[12/23 00:42:40   1352s] <CMD> zoomBox 3063.10500 3006.19600 3204.43200 3077.07200
[12/23 00:42:40   1352s] <CMD> zoomBox 3063.10500 3055.81200 3204.43200 3126.68800
[12/23 00:42:41   1352s] <CMD> zoomBox 3063.10500 3105.42800 3204.43200 3176.30400
[12/23 00:42:42   1352s] <CMD> zoomBox 3063.10500 3126.69200 3204.43200 3197.56800
[12/23 00:42:42   1352s] <CMD> zoomBox 3063.10500 3105.42800 3204.43200 3176.30400
[12/23 00:42:43   1352s] <CMD> zoomBox 3063.10500 3091.25200 3204.43200 3162.12800
[12/23 00:42:44   1352s] <CMD> zoomBox 3105.36900 3110.72900 3168.07700 3142.17700
[12/23 00:42:44   1353s] <CMD> zoomBox 3118.27400 3116.83900 3156.78600 3136.15300
[12/23 00:42:45   1353s] <CMD> zoomBox 3121.35400 3118.29800 3154.09000 3134.71500
[12/23 00:42:47   1353s] <CMD> zoomBox 3121.35400 3119.94000 3154.09000 3136.35700
[12/23 00:42:48   1353s] <CMD> zoomBox 3129.47600 3124.60600 3146.56600 3133.17700
[12/23 00:42:48   1353s] <CMD> zoomBox 3130.80700 3125.37100 3145.33400 3132.65600
[12/23 00:42:49   1353s] <CMD> zoomBox 3131.93800 3126.02000 3144.28600 3132.21300
[12/23 00:42:49   1354s] <CMD> zoomBox 3132.89700 3126.57200 3143.39500 3131.83700
[12/23 00:42:50   1354s] <CMD> deselectAll
[12/23 00:42:50   1354s] <CMD> selectInst DM1/i_SRAM
[12/23 00:42:53   1354s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1217.674 1738.256 3137.814 3129.856
[12/23 00:42:55   1355s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1217.67 1738.229 3137.81 3129.829
[12/23 00:42:58   1355s] <CMD> zoomBox 3132.89700 3127.09900 3143.39500 3132.36400
[12/23 00:42:59   1355s] <CMD> zoomBox 3135.67300 3128.60900 3139.63300 3130.59500
[12/23 00:43:00   1356s] <CMD> zoomBox 3136.83500 3129.21100 3138.59400 3130.09300
[12/23 00:43:01   1356s] <CMD> zoomBox 3137.37100 3129.48700 3138.15300 3129.87900
[12/23 00:43:02   1356s] <CMD> zoomBox 3137.52900 3129.55800 3138.09500 3129.84200
[12/23 00:43:03   1357s] <CMD> zoomBox 3137.52900 3129.58600 3138.09500 3129.87000
[12/23 00:43:04   1357s] <CMD> zoomBox 3137.52900 3129.61400 3138.09500 3129.89800
[12/23 00:43:04   1357s] <CMD> zoomBox 3137.52900 3129.67000 3138.09500 3129.95400
[12/23 00:43:05   1357s] <CMD> zoomBox 3137.52900 3129.69800 3138.09500 3129.98200
[12/23 00:43:05   1357s] <CMD> zoomBox 3137.63800 3129.75700 3137.98800 3129.93300
[12/23 00:43:06   1357s] <CMD> zoomBox 3137.68500 3129.78300 3137.94000 3129.91100
[12/23 00:43:06   1357s] <CMD> zoomBox 3137.73300 3129.81000 3137.89100 3129.88900
[12/23 00:43:07   1357s] <CMD> zoomBox 3137.71900 3129.80300 3137.90500 3129.89600
[12/23 00:43:07   1357s] <CMD> zoomBox 3137.68100 3129.78400 3137.94000 3129.91400
[12/23 00:43:08   1357s] <CMD> zoomBox 3137.71800 3129.80200 3137.90500 3129.89600
[12/23 00:43:09   1357s] <CMD> zoomBox 3137.73100 3129.80100 3137.89100 3129.88100
[12/23 00:43:09   1358s] <CMD> zoomBox 3137.73100 3129.79300 3137.89100 3129.87300
[12/23 00:43:10   1358s] <CMD> zoomBox 3137.73100 3129.78500 3137.89100 3129.86500
[12/23 00:43:10   1358s] <CMD> zoomBox 3137.73100 3129.77700 3137.89100 3129.85700
[12/23 00:43:16   1359s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1217.68 1738.24 3137.82 3129.84
[12/23 00:43:18   1359s] <CMD> zoomBox 3137.73100 3129.79300 3137.89100 3129.87300
[12/23 00:43:26   1360s] <CMD> zoomBox 3137.78100 3129.81700 3137.85400 3129.85400
[12/23 00:43:27   1360s] <CMD> zoomBox 3137.80300 3129.82900 3137.83300 3129.84400
[12/23 00:43:27   1360s] <CMD> zoomBox 3137.81000 3129.83200 3137.82800 3129.84100
[12/23 00:43:29   1361s] <CMD> zoomBox 3137.81000 3129.83400 3137.82800 3129.84300
[12/23 00:43:33   1362s] <CMD> zoomBox 3137.78100 3129.81900 3137.84500 3129.85100
[12/23 00:43:34   1362s] <CMD> zoomBox 3137.78100 3129.79800 3137.84500 3129.83000
[12/23 00:43:34   1362s] <CMD> zoomBox 3137.69500 3129.74800 3137.90400 3129.85300
[12/23 00:43:35   1362s] <CMD> zoomBox 3137.42900 3129.59800 3138.08700 3129.92800
[12/23 00:43:35   1362s] <CMD> zoomBox 3136.60100 3129.14800 3138.65700 3130.17900
[12/23 00:43:36   1362s] <CMD> zoomBox 3115.38700 3118.76700 3153.76000 3138.01100
[12/23 00:43:37   1362s] <CMD> zoomBox 3115.38700 3109.14700 3153.76000 3128.39100
[12/23 00:43:37   1362s] <CMD> zoomBox 3115.38700 3095.67900 3153.76000 3114.92300
[12/23 00:43:37   1363s] <CMD> zoomBox 3115.38700 3082.21100 3153.76000 3101.45500
[12/23 00:43:38   1363s] <CMD> zoomBox 3080.21400 3068.07200 3181.96000 3119.09800
[12/23 00:43:38   1363s] <CMD> zoomBox 2986.95000 3030.58400 3256.73300 3165.88100
[12/23 00:43:39   1363s] <CMD> zoomBox 2670.14400 2609.31700 3511.69800 3031.35900
[12/23 00:43:39   1363s] <CMD> zoomBox 2670.14400 2313.88900 3511.69800 2735.93100
[12/23 00:43:40   1363s] <CMD> zoomBox 2670.14400 1765.23700 3511.69800 2187.27900
[12/23 00:43:40   1363s] <CMD> zoomBox 2670.14400 1427.60500 3511.69800 1849.64700
[12/23 00:43:40   1363s] <CMD> zoomBox 2670.14400 1132.17700 3511.69800 1554.21900
[12/23 00:43:41   1363s] <CMD> zoomBox 1913.81800 848.03100 4145.17300 1967.06300
[12/23 00:43:42   1363s] <CMD> zoomBox 391.39400 276.07000 5420.30800 2798.08700
[12/23 00:43:43   1364s] <CMD> zoomBox 391.39400 -984.94000 5420.30800 1537.07700
[12/23 00:43:44   1364s] <CMD> zoomBox 2110.18700 -355.85200 4006.84200 595.32700
[12/23 00:43:45   1364s] <CMD> zoomBox 2758.74700 -119.30200 3474.07200 239.43600
[12/23 00:43:45   1364s] <CMD> zoomBox 3082.65500 -9.16600 3202.36100 50.86700
[12/23 00:43:46   1364s] <CMD> zoomBox 3121.52500 6.16800 3166.67300 28.81000
[12/23 00:43:46   1364s] <CMD> zoomBox 3127.80400 8.90100 3160.42600 25.26100
[12/23 00:43:46   1364s] <CMD> zoomBox 3109.03900 -0.64100 3182.56000 36.23000
[12/23 00:43:48   1365s] <CMD> zoomBox 3109.03900 6.73300 3182.56000 43.60400
[12/23 00:43:48   1365s] <CMD> zoomBox 3109.03900 10.42000 3182.56000 47.29100
[12/23 00:43:48   1365s] <CMD> zoomBox 3109.03900 14.10700 3182.56000 50.97800
[12/23 00:43:49   1365s] <CMD> zoomBox 3101.68700 14.10700 3175.20800 50.97800
[12/23 00:43:50   1365s] <CMD> zoomBox 3118.06200 23.23500 3156.44300 42.48300
[12/23 00:43:50   1365s] <CMD> zoomBox 3131.27900 30.13600 3143.58400 36.30700
[12/23 00:43:51   1366s] <CMD> zoomBox 3131.27900 30.75300 3143.58400 36.92400
[12/23 00:43:52   1366s] <CMD> zoomBox 3131.27900 31.98700 3143.58400 38.15800
[12/23 00:43:52   1366s] <CMD> zoomBox 3131.27900 32.60400 3143.58400 38.77500
[12/23 00:43:53   1366s] <CMD> zoomBox 3135.18300 34.08100 3140.64500 36.82000
[12/23 00:43:53   1366s] <CMD> zoomBox 3136.67700 34.63900 3139.53000 36.07000
[12/23 00:43:53   1366s] <CMD> zoomBox 3137.43400 34.91300 3138.92600 35.66100
[12/23 00:43:54   1366s] <CMD> zoomBox 3137.28500 34.91300 3138.77700 35.66100
[12/23 00:43:54   1366s] <CMD> zoomBox 3136.98700 34.91300 3138.47900 35.66100
[12/23 00:43:55   1366s] <CMD> zoomBox 3137.38300 35.06800 3138.16300 35.45900
[12/23 00:43:55   1367s] <CMD> zoomBox 3137.60800 35.14800 3138.01700 35.35300
[12/23 00:43:56   1367s] <CMD> zoomBox 3137.73400 35.19100 3137.94800 35.29800
[12/23 00:43:57   1367s] <CMD> zoomBox 3137.73400 35.21300 3137.94800 35.32000
[12/23 00:43:57   1367s] <CMD> zoomBox 3137.73400 35.22400 3137.94800 35.33100
[12/23 00:43:57   1367s] <CMD> zoomBox 3137.73400 35.23500 3137.94800 35.34200
[12/23 00:43:58   1367s] <CMD> zoomBox 3137.79100 35.25900 3137.88700 35.30700
[12/23 00:43:58   1367s] <CMD> zoomBox 3137.81600 35.26900 3137.86000 35.29100
[12/23 00:43:59   1367s] <CMD> zoomBox 3137.80000 35.26900 3137.84400 35.29100
[12/23 00:43:59   1368s] <CMD> zoomBox 3137.79600 35.26900 3137.84000 35.29100
[12/23 00:43:59   1368s] <CMD> zoomBox 3137.79600 35.27500 3137.84000 35.29700
[12/23 00:44:00   1368s] <CMD> zoomBox 3137.79600 35.27900 3137.84000 35.30100
[12/23 00:44:01   1368s] <CMD> zoomBox 3137.79600 35.27500 3137.84000 35.29700
[12/23 00:44:02   1368s] <CMD> zoomBox 3137.79600 35.27100 3137.84000 35.29300
[12/23 00:44:03   1368s] <CMD> zoomBox 3137.80800 35.27300 3137.83000 35.28400
[12/23 00:44:03   1368s] <CMD> zoomBox 3137.81000 35.27300 3137.82800 35.28200
[12/23 00:44:04   1369s] <CMD> zoomBox 3137.80600 35.27300 3137.82400 35.28200
[12/23 00:44:05   1369s] <CMD> zoomBox 3137.81200 35.27300 3137.83000 35.28200
[12/23 00:44:05   1369s] <CMD> zoomBox 3137.81200 35.27500 3137.83000 35.28400
[12/23 00:44:07   1369s] <CMD> zoomBox 3137.81200 35.27000 3137.83000 35.27900
[12/23 00:44:08   1369s] <CMD> zoomBox 3137.81200 35.26500 3137.83000 35.27400
[12/23 00:44:08   1370s] <CMD> zoomBox 3137.81200 35.25900 3137.83000 35.26800
[12/23 00:44:10   1370s] <CMD> zoomBox 3137.79500 35.25300 3137.84700 35.27900
[12/23 00:44:10   1370s] <CMD> zoomBox 3137.73900 35.23300 3137.90600 35.31700
[12/23 00:44:10   1370s] <CMD> zoomBox 3137.51700 35.16000 3138.13900 35.47200
[12/23 00:44:11   1370s] <CMD> zoomBox 3137.14200 35.03600 3138.54400 35.73900
[12/23 00:44:12   1370s] <CMD> zoomBox 3135.94000 34.51900 3140.31300 36.71200
[12/23 00:44:12   1370s] <CMD> zoomBox 3132.29300 32.87100 3145.93900 39.71500
[12/23 00:44:13   1370s] <CMD> zoomBox 3120.93300 27.72200 3163.50700 49.07300
[12/23 00:44:14   1371s] <CMD> zoomBox 3093.66100 14.95300 3206.54900 71.56700
[12/23 00:44:15   1371s] <CMD> zoomBox 3033.80900 -50.22200 3385.95400 126.38000
[12/23 00:44:16   1371s] <CMD> zoomBox 2888.83600 -208.28900 3822.54000 259.96700
[12/23 00:44:17   1372s] <CMD> zoomBox 2888.83500 -114.63700 3822.54000 353.61900
[12/23 00:44:17   1372s] <CMD> zoomBox 2888.83500 119.49300 3822.54000 587.74900
[12/23 00:44:18   1372s] <CMD> zoomBox 2515.35100 119.49300 3449.05600 587.74900
[12/23 00:44:18   1372s] <CMD> zoomBox 2328.60900 119.49300 3262.31400 587.74900
[12/23 00:44:19   1372s] <CMD> zoomBox 2328.60900 -67.81100 3262.31400 400.44500
[12/23 00:44:20   1372s] <CMD> zoomBox 2328.60900 -255.11500 3262.31400 213.14100
[12/23 00:44:21   1372s] <CMD> zoomBox 2328.60900 -348.76700 3262.31400 119.48900
[12/23 00:44:21   1373s] <CMD> zoomBox 2328.60900 -395.59300 3262.31400 72.66300
[12/23 00:44:22   1373s] <CMD> zoomBox 1921.55300 -870.33600 4397.24400 371.23100
[12/23 00:44:23   1373s] <CMD> zoomBox 1103.78800 -1835.28800 6683.37200 962.89200
[12/23 00:44:24   1373s] <CMD> zoomBox 1103.78800 -156.38000 6683.37200 2641.80000
[12/23 00:44:24   1373s] <CMD> zoomBox 1103.78800 1242.71000 6683.37200 4040.89000
[12/23 00:44:25   1373s] <CMD> zoomBox -1686.00200 1242.71000 3893.58200 4040.89000
[12/23 00:44:27   1374s] <CMD> zoomBox -418.68800 2200.19400 2057.00300 3441.76100
[12/23 00:44:28   1374s] <CMD> zoomBox 346.75700 2710.68500 1280.46300 3178.94200
[12/23 00:44:28   1374s] <CMD> zoomBox 573.53000 2858.82700 1060.93300 3103.26100
[12/23 00:44:29   1374s] <CMD> zoomBox 573.53000 2907.71300 1060.93300 3152.14700
[12/23 00:44:30   1374s] <CMD> zoomBox 573.53000 2956.59900 1060.93300 3201.03300
[12/23 00:44:30   1375s] <CMD> zoomBox 573.53000 2981.04200 1060.93300 3225.47600
[12/23 00:44:31   1375s] <CMD> zoomBox 730.04500 3073.63600 886.29700 3151.99700
[12/23 00:44:31   1375s] <CMD> zoomBox 776.04300 3100.84800 834.97400 3130.40200
[12/23 00:44:32   1375s] <CMD> zoomBox 776.04300 3103.80300 834.97400 3133.35700
[12/23 00:44:32   1375s] <CMD> zoomBox 776.04300 3115.62300 834.97400 3145.17700
[12/23 00:44:33   1375s] <CMD> zoomBox 793.39200 3125.77600 815.61800 3136.92200
[12/23 00:44:33   1375s] <CMD> zoomBox 799.96600 3129.35500 808.35100 3133.56000
[12/23 00:44:38   1377s] <CMD> zoomBox 799.34600 3129.20800 809.21100 3134.15500
[12/23 00:44:39   1377s] <CMD> zoomBox 798.61600 3129.03500 810.22200 3134.85500
[12/23 00:44:40   1377s] <CMD> zoomBox 798.61600 3128.45300 810.22200 3134.27300
[12/23 00:44:40   1377s] <CMD> zoomBox 798.61600 3127.28900 810.22200 3133.10900
[12/23 00:44:41   1377s] <CMD> zoomBox 799.36200 3127.46900 809.22800 3132.41700
[12/23 00:44:42   1377s] <CMD> zoomBox 801.71200 3128.03900 806.09300 3130.23600
[12/23 00:44:44   1378s] <CMD> zoomBox 801.71200 3128.47900 806.09300 3130.67600
[12/23 00:44:44   1378s] <CMD> zoomBox 802.95300 3129.25100 804.89800 3130.22600
[12/23 00:44:45   1378s] <CMD> zoomBox 803.43100 3129.54000 804.44700 3130.05000
[12/23 00:44:46   1378s] <CMD> zoomBox 803.67800 3129.69000 804.21000 3129.95700
[12/23 00:44:47   1378s] <CMD> deselectAll
[12/23 00:44:47   1378s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:44:53   1379s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 611.284 2973.04 1003.124 3129.84
[12/23 00:44:55   1380s] <CMD> zoomBox 803.90800 3129.83000 803.98600 3129.86900
[12/23 00:44:55   1380s] <CMD> zoomBox 803.93200 3129.84500 803.96200 3129.86000
[12/23 00:44:56   1380s] <CMD> zoomBox 803.93200 3129.83500 803.96200 3129.85000
[12/23 00:44:57   1380s] <CMD> zoomBox 803.93200 3129.83100 803.96200 3129.84600
[12/23 00:44:57   1380s] <CMD> zoomBox 803.93200 3129.82900 803.96200 3129.84400
[12/23 00:44:57   1380s] <CMD> zoomBox 803.93800 3129.83200 803.95600 3129.84100
[12/23 00:44:59   1380s] <CMD> zoomBox 803.93800 3129.83300 803.95600 3129.84200
[12/23 00:44:59   1380s] <CMD> zoomBox 803.93800 3129.83400 803.95600 3129.84300
[12/23 00:44:59   1381s] <CMD> zoomBox 803.93800 3129.83500 803.95600 3129.84400
[12/23 00:45:02   1381s] <CMD> zoomBox 803.93800 3129.82800 803.95600 3129.83700
[12/23 00:45:03   1381s] <CMD> zoomBox 803.93800 3129.82100 803.95600 3129.83000
[12/23 00:45:03   1381s] <CMD> zoomBox 803.91800 3129.81000 803.97600 3129.83900
[12/23 00:45:04   1381s] <CMD> zoomBox 803.85800 3129.77600 804.03800 3129.86600
[12/23 00:45:04   1382s] <CMD> zoomBox 803.67200 3129.66900 804.23600 3129.95200
[12/23 00:45:04   1382s] <CMD> zoomBox 803.23800 3129.39400 804.73700 3130.14600
[12/23 00:45:05   1382s] <CMD> zoomBox 802.14300 3128.50300 806.83000 3130.85400
[12/23 00:45:06   1382s] <CMD> zoomBox 799.32800 3128.50300 804.01600 3130.85400
[12/23 00:45:07   1382s] <CMD> zoomBox 793.70000 3128.50300 798.38800 3130.85400
[12/23 00:45:07   1382s] <CMD> zoomBox 793.70000 3127.09300 798.38800 3129.44400
[12/23 00:45:08   1382s] <CMD> zoomBox 791.04300 3124.93100 803.47900 3131.16800
[12/23 00:45:08   1382s] <CMD> zoomBox 784.00300 3119.19900 816.97700 3135.73600
[12/23 00:45:09   1382s] <CMD> zoomBox 782.00700 3117.57500 820.80200 3137.03100
[12/23 00:45:09   1382s] <CMD> zoomBox 765.33500 3104.00300 852.77100 3147.85200
[12/23 00:45:10   1383s] <CMD> zoomBox 701.81400 3052.29500 974.57000 3189.08300
[12/23 00:45:10   1383s] <CMD> zoomBox 685.31600 3038.86500 1006.20600 3199.79200
[12/23 00:45:12   1383s] <CMD> zoomBox 524.87100 3038.86500 845.76100 3199.79200
[12/23 00:45:12   1383s] <CMD> zoomBox 300.24800 3038.86500 621.13800 3199.79200
[12/23 00:45:13   1383s] <CMD> zoomBox 268.15900 3038.86500 589.04900 3199.79200
[12/23 00:45:13   1383s] <CMD> zoomBox 75.62500 3038.86500 396.51500 3199.79200
[12/23 00:45:13   1383s] <CMD> zoomBox -148.99800 3038.86500 171.89200 3199.79200
[12/23 00:45:14   1383s] <CMD> zoomBox -341.53200 3038.86500 -20.64200 3199.79200
[12/23 00:45:15   1383s] <CMD> zoomBox -181.08700 3038.86500 139.80300 3199.79200
[12/23 00:45:15   1384s] <CMD> zoomBox -116.90900 3038.86500 203.98100 3199.79200
[12/23 00:45:16   1384s] <CMD> zoomBox -84.82000 3038.86500 236.07000 3199.79200
[12/23 00:45:17   1384s] <CMD> zoomBox -16.31700 3094.63000 104.70800 3155.32400
[12/23 00:45:17   1384s] <CMD> zoomBox 6.75600 3113.41300 60.45900 3140.34500
[12/23 00:45:18   1384s] <CMD> zoomBox 23.62900 3123.46900 43.88500 3133.62700
[12/23 00:45:18   1384s] <CMD> zoomBox 29.31200 3126.85500 38.30100 3131.36300
[12/23 00:45:19   1384s] <CMD> zoomBox 31.50700 3128.15400 36.20100 3130.50800
[12/23 00:45:20   1384s] <CMD> zoomBox 33.38300 3128.15400 38.07700 3130.50800
[12/23 00:45:20   1384s] <CMD> zoomBox 33.38300 3128.38900 38.07700 3130.74300
[12/23 00:45:21   1385s] <CMD> zoomBox 33.38300 3127.91900 38.07700 3130.27300
[12/23 00:45:21   1385s] <CMD> zoomBox 33.38300 3128.38900 38.07700 3130.74300
[12/23 00:45:22   1385s] <CMD> zoomBox 33.38300 3128.62400 38.07700 3130.97800
[12/23 00:45:23   1385s] <CMD> zoomBox 34.55600 3129.44500 36.32900 3130.33400
[12/23 00:45:23   1385s] <CMD> zoomBox 35.14700 3129.85600 35.44600 3130.00600
[12/23 00:45:24   1385s] <CMD> zoomBox 34.94300 3129.72400 35.73900 3130.12300
[12/23 00:45:25   1386s] <CMD> zoomBox 34.81700 3129.64400 35.92000 3130.19700
[12/23 00:45:25   1386s] <CMD> zoomBox 34.73800 3129.59300 36.03500 3130.24300
[12/23 00:45:25   1386s] <CMD> zoomBox 34.94000 3129.72300 35.73900 3130.12400
[12/23 00:45:26   1386s] <CMD> zoomBox 34.93900 3129.68300 35.73900 3130.08400
[12/23 00:45:26   1386s] <CMD> zoomBox 34.93900 3129.64300 35.73900 3130.04400
[12/23 00:45:27   1386s] <CMD> zoomBox 35.13200 3129.73800 35.55100 3129.94800
[12/23 00:45:28   1386s] <CMD> zoomBox 35.25500 3129.79300 35.44300 3129.88700
[12/23 00:45:28   1386s] <CMD> zoomBox 35.30900 3129.81800 35.39400 3129.86100
[12/23 00:45:29   1386s] <CMD> zoomBox 35.32600 3129.82800 35.37200 3129.85100
[12/23 00:45:29   1387s] <CMD> zoomBox 35.33400 3129.83300 35.35700 3129.84500
[12/23 00:45:30   1387s] <CMD> zoomBox 35.33500 3129.83400 35.35300 3129.84300
[12/23 00:45:33   1387s] <CMD> zoomBox 35.33500 3129.82700 35.35300 3129.83600
[12/23 00:45:35   1387s] <CMD> zoomBox 35.32400 3129.81700 35.37600 3129.84300
[12/23 00:45:35   1388s] <CMD> zoomBox 35.31300 3129.80600 35.40100 3129.85000
[12/23 00:45:35   1388s] <CMD> zoomBox 35.29700 3129.79000 35.44100 3129.86200
[12/23 00:45:35   1388s] <CMD> zoomBox 35.18700 3129.68000 35.72000 3129.94700
[12/23 00:45:36   1388s] <CMD> zoomBox 34.78300 3129.28100 36.74700 3130.26600
[12/23 00:45:37   1388s] <CMD> zoomBox 33.59800 3128.13800 39.73000 3131.21300
[12/23 00:45:37   1388s] <CMD> zoomBox 29.00600 3123.74400 51.51400 3135.03200
[12/23 00:45:37   1388s] <CMD> zoomBox 15.66500 3110.95000 85.87800 3146.16200
[12/23 00:45:38   1388s] <CMD> zoomBox 12.25300 3107.70100 94.85600 3149.12700
[12/23 00:45:39   1388s] <CMD> zoomBox 12.25200 3049.69900 94.85600 3091.12500
[12/23 00:45:39   1388s] <CMD> zoomBox 12.25200 3016.55500 94.85600 3057.98100
[12/23 00:45:40   1388s] <CMD> zoomBox -179.32300 2841.85500 624.47200 3244.96100
[12/23 00:45:40   1389s] <CMD> zoomBox -629.63400 1554.79600 1877.70700 2812.23600
[12/23 00:45:41   1389s] <CMD> zoomBox -629.63400 800.33200 1877.70700 2057.77200
[12/23 00:45:42   1389s] <CMD> zoomBox -629.63400 45.86800 1877.70700 1303.30800
[12/23 00:45:42   1389s] <CMD> zoomBox -629.63400 -960.08400 1877.70700 297.35600
[12/23 00:45:44   1389s] <CMD> zoomBox -629.63400 -834.34000 1877.70700 423.10000
[12/23 00:45:45   1389s] <CMD> zoomBox -629.63400 -708.59600 1877.70700 548.84400
[12/23 00:45:45   1390s] <CMD> zoomBox -629.63400 -457.10800 1877.70700 800.33200
[12/23 00:45:46   1390s] <CMD> zoomBox -537.58800 -322.77000 1593.65200 746.05400
[12/23 00:45:46   1390s] <CMD> zoomBox -963.83600 -322.77000 1167.40400 746.05400
[12/23 00:45:48   1390s] <CMD> zoomBox -770.08300 -124.56600 769.73800 647.65900
[12/23 00:45:48   1390s] <CMD> zoomBox -188.90400 188.63600 114.24700 340.66700
[12/23 00:45:49   1390s] <CMD> zoomBox -219.33600 181.04400 137.31200 359.90400
[12/23 00:45:49   1390s] <CMD> zoomBox -297.25900 161.60400 196.37300 409.16200
[12/23 00:45:50   1390s] <CMD> zoomBox -219.33700 181.04300 137.31300 359.90400
[12/23 00:45:50   1390s] <CMD> zoomBox -148.00700 181.04300 208.64300 359.90400
[12/23 00:45:50   1390s] <CMD> zoomBox -112.34200 181.04300 244.30800 359.90400
[12/23 00:45:51   1391s] <CMD> zoomBox -112.34200 91.61300 244.30800 270.47400
[12/23 00:45:52   1391s] <CMD> zoomBox -112.34200 -15.70300 244.30800 163.15800
[12/23 00:45:53   1391s] <CMD> zoomBox -3.74400 21.83200 130.76800 89.29000
[12/23 00:45:54   1391s] <CMD> zoomBox 32.83700 34.47600 92.52200 64.40800
[12/23 00:45:56   1392s] <CMD> deselectAll
[12/23 00:45:56   1392s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:46:00   1392s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.611 35.506 192.411 1923.406
[12/23 00:46:01   1393s] <CMD> zoomBox 33.43500 34.85300 84.16700 60.29500
[12/23 00:46:02   1393s] <CMD> zoomBox 32.83700 34.47600 92.52200 64.40800
[12/23 00:46:02   1393s] <CMD> zoomBox 26.86800 34.47600 86.55300 64.40800
[12/23 00:46:02   1393s] <CMD> zoomBox 20.89900 34.47600 80.58400 64.40800
[12/23 00:46:03   1393s] <CMD> zoomBox 14.93000 34.47600 74.61500 64.40800
[12/23 00:46:04   1393s] <CMD> zoomBox 10.99700 33.69700 81.21400 68.91100
[12/23 00:46:04   1393s] <CMD> zoomBox 6.37000 32.78100 88.97800 74.20900
[12/23 00:46:05   1393s] <CMD> zoomBox 6.37000 24.49500 88.97800 65.92300
[12/23 00:46:06   1393s] <CMD> zoomBox 6.37000 16.20900 88.97800 57.63700
[12/23 00:46:07   1394s] <CMD> zoomBox 6.37000 12.06600 88.97800 53.49400
[12/23 00:46:08   1394s] <CMD> zoomBox -1.89100 12.06600 80.71700 53.49400
[12/23 00:46:08   1394s] <CMD> zoomBox 22.33300 23.94400 48.81700 37.22600
[12/23 00:46:10   1395s] <CMD> zoomBox 22.33300 25.27200 48.81700 38.55400
[12/23 00:46:10   1395s] <CMD> zoomBox 22.33300 26.60000 48.81700 39.88200
[12/23 00:46:11   1395s] <CMD> zoomBox 31.21500 31.20900 39.70600 35.46700
[12/23 00:46:11   1395s] <CMD> zoomBox 31.21500 31.63500 39.70600 35.89300
[12/23 00:46:12   1395s] <CMD> zoomBox 31.21500 32.91300 39.70600 37.17100
[12/23 00:46:12   1395s] <CMD> zoomBox 31.21500 33.33900 39.70600 37.59700
[12/23 00:46:13   1395s] <CMD> zoomBox 34.26700 34.72400 37.47300 36.33200
[12/23 00:46:14   1395s] <CMD> zoomBox 33.94600 34.72400 37.15200 36.33200
[12/23 00:46:15   1395s] <CMD> zoomBox 33.62500 34.72400 36.83100 36.33200
[12/23 00:46:15   1396s] <CMD> zoomBox 34.57200 35.11300 35.99600 35.82700
[12/23 00:46:17   1396s] <CMD> zoomBox 34.43000 35.11300 35.85400 35.82700
[12/23 00:46:18   1396s] <CMD> zoomBox 34.57200 35.11300 35.99600 35.82700
[12/23 00:46:18   1396s] <CMD> zoomBox 34.71400 35.11300 36.13800 35.82700
[12/23 00:46:19   1396s] <CMD> zoomBox 34.71400 35.25500 36.13800 35.96900
[12/23 00:46:20   1397s] <CMD> zoomBox 34.71400 35.18400 36.13800 35.89800
[12/23 00:46:20   1397s] <CMD> zoomBox 34.71400 34.97100 36.13800 35.68500
[12/23 00:46:21   1397s] <CMD> zoomBox 34.95200 35.06800 35.98100 35.58400
[12/23 00:46:22   1397s] <CMD> zoomBox 35.05000 35.11500 35.92400 35.55300
[12/23 00:46:24   1397s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.357 35.322 192.157 1923.222
[12/23 00:46:25   1398s] <CMD> zoomBox 35.20800 35.22100 35.59900 35.41700
[12/23 00:46:25   1398s] <CMD> zoomBox 35.27600 35.26800 35.45000 35.35500
[12/23 00:46:26   1398s] <CMD> zoomBox 35.30000 35.28300 35.40800 35.33700
[12/23 00:46:27   1398s] <CMD> zoomBox 35.30000 35.27800 35.40800 35.33200
[12/23 00:46:31   1399s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.341 35.282 192.141 1923.182
[12/23 00:46:34   1399s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.342 35.281 192.142 1923.181
[12/23 00:46:36   1399s] <CMD> zoomBox 35.28500 35.27400 35.43600 35.35000
[12/23 00:46:37   1399s] <CMD> zoomBox 35.25100 35.26700 35.50000 35.39200
[12/23 00:46:38   1400s] <CMD> zoomBox 35.27400 35.27100 35.45500 35.36200
[12/23 00:46:38   1400s] <CMD> zoomBox 35.31100 35.27800 35.38100 35.31300
[12/23 00:46:44   1400s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.341 35.281 192.141 1923.181
[12/23 00:46:45   1401s] <CMD> zoomBox 35.31800 35.27800 35.37000 35.30400
[12/23 00:46:46   1401s] <CMD> zoomBox 35.32800 35.27700 35.35400 35.29000
[12/23 00:46:47   1401s] <CMD> zoomBox 35.33000 35.27700 35.35200 35.28800
[12/23 00:46:47   1401s] <CMD> zoomBox 35.33200 35.27700 35.35000 35.28600
[12/23 00:46:54   1403s] <CMD> zoomBox 35.33000 35.27600 35.35200 35.28700
[12/23 00:46:54   1403s] <CMD> zoomBox 35.33200 35.27600 35.34900 35.28500
[12/23 00:46:57   1403s] <CMD> zoomBox 35.33300 35.27600 35.35100 35.28500
[12/23 00:46:58   1404s] <CMD> zoomBox 35.33300 35.27700 35.35100 35.28600
[12/23 00:46:59   1404s] <CMD> zoomBox 35.33300 35.28200 35.35100 35.29100
[12/23 00:47:00   1404s] <CMD> zoomBox 35.33300 35.27900 35.35100 35.28800
[12/23 00:47:02   1404s] <CMD> zoomBox 35.33300 35.27300 35.35100 35.28200
[12/23 00:47:02   1404s] <CMD> zoomBox 35.33300 35.26600 35.35100 35.27500
[12/23 00:47:03   1405s] <CMD> zoomBox 35.33300 35.27200 35.35100 35.28100
[12/23 00:47:03   1405s] <CMD> zoomBox 35.33300 35.27800 35.35100 35.28700
[12/23 00:47:04   1405s] <CMD> zoomBox 35.31500 35.27100 35.36900 35.29800
[12/23 00:47:04   1405s] <CMD> zoomBox 35.26000 35.25500 35.43200 35.34100
[12/23 00:47:05   1405s] <CMD> zoomBox 35.36200 35.25500 35.53400 35.34100
[12/23 00:47:06   1405s] <CMD> zoomBox 35.17700 35.20200 35.71700 35.47300
[12/23 00:47:07   1405s] <CMD> zoomBox 34.59900 35.04000 36.28800 35.88700
[12/23 00:47:08   1405s] <CMD> zoomBox 35.78200 35.04000 37.47100 35.88700
[12/23 00:47:08   1406s] <CMD> zoomBox 33.98100 34.53700 39.25500 37.18200
[12/23 00:47:08   1406s] <CMD> zoomBox 28.36800 32.97200 44.81900 41.22200
[12/23 00:47:09   1406s] <CMD> zoomBox 41.52800 32.97200 57.97900 41.22200
[12/23 00:47:10   1406s] <CMD> zoomBox 19.47000 26.81500 79.84800 57.09500
[12/23 00:47:10   1406s] <CMD> zoomBox -61.47200 4.22900 160.11000 115.35300
[12/23 00:47:11   1406s] <CMD> zoomBox 115.79200 4.22900 337.37400 115.35300
[12/23 00:47:11   1406s] <CMD> zoomBox -120.00700 -61.56900 571.19500 285.07100
[12/23 00:47:12   1406s] <CMD> zoomBox -555.12800 -182.98600 1002.66800 598.25400
[12/23 00:47:13   1407s] <CMD> zoomBox 67.99200 -182.98600 1625.78800 598.25400
[12/23 00:47:14   1407s] <CMD> zoomBox 379.55200 -182.98600 1937.34800 598.25400
[12/23 00:47:14   1407s] <CMD> zoomBox 67.99200 -182.98600 1625.78800 598.25400
[12/23 00:47:15   1407s] <CMD> zoomBox -399.34800 -182.98600 1158.44800 598.25400
[12/23 00:47:16   1407s] <CMD> zoomBox -87.78800 -182.98600 1470.00800 598.25400
[12/23 00:47:17   1407s] <CMD> deselectAll
[12/23 00:47:17   1407s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:47:20   1408s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 642.336 40.948 799.136 1928.848
[12/23 00:47:21   1408s] <CMD> zoomBox 571.74600 -12.81200 793.33000 98.31300
[12/23 00:47:22   1408s] <CMD> zoomBox 624.39800 0.62600 740.06700 58.63400
[12/23 00:47:23   1409s] <CMD> zoomBox 642.64600 9.92800 726.21800 51.84000
[12/23 00:47:24   1409s] <CMD> zoomBox 669.17400 24.07400 706.25700 42.67100
[12/23 00:47:25   1409s] <CMD> zoomBox 679.78900 31.92900 699.14900 41.63800
[12/23 00:47:25   1409s] <CMD> zoomBox 685.32800 36.02900 695.43800 41.09900
[12/23 00:47:26   1409s] <CMD> zoomBox 684.28400 35.18800 696.17800 41.15300
[12/23 00:47:27   1409s] <CMD> zoomBox 683.05700 34.19800 697.05000 41.21600
[12/23 00:47:27   1410s] <CMD> zoomBox 681.61300 33.03400 698.07600 41.29000
[12/23 00:47:29   1410s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 641.845 36.287 798.645 1924.187
[12/23 00:47:30   1410s] <CMD> zoomBox 687.08600 34.63600 694.39200 38.30000
[12/23 00:47:30   1410s] <CMD> zoomBox 687.75300 34.80900 693.96400 37.92400
[12/23 00:47:31   1410s] <CMD> zoomBox 689.21100 35.18900 693.02700 37.10300
[12/23 00:47:35   1411s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 641.788 35.346 798.588 1923.246
[12/23 00:47:35   1411s] <CMD> zoomBox 690.60200 35.45100 692.04400 36.17400
[12/23 00:47:37   1411s] <CMD> zoomBox 690.60200 35.16300 692.04400 35.88600
[12/23 00:47:38   1411s] <CMD> zoomBox 690.60200 34.80300 692.04400 35.52600
[12/23 00:47:38   1412s] <CMD> zoomBox 690.60200 34.94700 692.04400 35.67000
[12/23 00:47:39   1412s] <CMD> zoomBox 690.72700 34.97600 691.95300 35.59100
[12/23 00:47:39   1412s] <CMD> zoomBox 690.92200 35.02200 691.80900 35.46700
[12/23 00:47:40   1412s] <CMD> zoomBox 690.99900 35.04000 691.75300 35.41800
[12/23 00:47:44   1413s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 641.795 35.304 798.595 1923.204
[12/23 00:47:44   1413s] <CMD> zoomBox 691.15800 35.14000 691.62100 35.37200
[12/23 00:47:44   1413s] <CMD> zoomBox 691.19600 35.16300 691.59000 35.36100
[12/23 00:47:45   1413s] <CMD> zoomBox 691.25300 35.20000 691.54000 35.34400
[12/23 00:47:45   1413s] <CMD> zoomBox 691.34000 35.25400 691.46800 35.31800
[12/23 00:47:46   1413s] <CMD> zoomBox 691.35000 35.26000 691.45900 35.31500
[12/23 00:47:46   1413s] <CMD> zoomBox 691.36600 35.27000 691.44600 35.31000
[12/23 00:47:51   1414s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 641.788 35.28 798.588 1923.18
[12/23 00:47:52   1414s] <CMD> zoomBox 691.38500 35.27600 691.42700 35.29700
[12/23 00:47:55   1415s] <CMD> zoomBox 691.38500 35.27400 691.42700 35.29500
[12/23 00:47:55   1415s] <CMD> zoomBox 691.38500 35.27200 691.42700 35.29300
[12/23 00:47:56   1415s] <CMD> zoomBox 691.38500 35.27000 691.42700 35.29100
[12/23 00:47:57   1416s] <CMD> zoomBox 691.39500 35.27200 691.41700 35.28300
[12/23 00:47:57   1416s] <CMD> zoomBox 691.39600 35.27200 691.41600 35.28200
[12/23 00:47:58   1416s] <CMD> zoomBox 691.39800 35.27200 691.41500 35.28100
[12/23 00:48:00   1416s] <CMD> zoomBox 691.39700 35.27400 691.41500 35.28300
[12/23 00:48:00   1416s] <CMD> zoomBox 691.39700 35.27500 691.41500 35.28400
[12/23 00:48:04   1417s] <CMD> zoomBox 691.39700 35.26900 691.41500 35.27800
[12/23 00:48:05   1417s] <CMD> zoomBox 691.37100 35.25900 691.43300 35.29000
[12/23 00:48:06   1417s] <CMD> zoomBox 691.31200 35.23400 691.48100 35.31900
[12/23 00:48:06   1417s] <CMD> zoomBox 691.11100 35.15600 691.64400 35.42300
[12/23 00:48:07   1417s] <CMD> zoomBox 690.62300 34.96500 692.04100 35.67600
[12/23 00:48:08   1417s] <CMD> zoomBox 689.33200 34.46100 693.09700 36.34900
[12/23 00:48:09   1417s] <CMD> zoomBox 688.53500 34.15000 693.74800 36.76400
[12/23 00:48:10   1418s] <CMD> zoomBox 685.90800 33.12400 695.89600 38.13300
[12/23 00:48:11   1418s] <CMD> zoomBox 680.87500 31.16100 700.01000 40.75700
[12/23 00:48:12   1418s] <CMD> zoomBox 663.39200 25.15600 714.12900 50.60100
[12/23 00:48:13   1418s] <CMD> zoomBox 617.03400 9.23300 751.56600 76.70100
[12/23 00:48:14   1418s] <CMD> zoomBox 494.05900 -29.55600 850.77300 149.33700
[12/23 00:48:15   1419s] <CMD> zoomBox 672.41400 -29.55600 1029.12800 149.33700
[12/23 00:48:16   1419s] <CMD> zoomBox 779.42700 -29.55600 1136.14100 149.33700
[12/23 00:48:16   1419s] <CMD> zoomBox 886.44000 -29.55600 1243.15400 149.33700
[12/23 00:48:17   1419s] <CMD> zoomBox 993.45300 -29.55600 1350.16700 149.33700
[12/23 00:48:42   1422s] <CMD> zoomBox 993.45300 -47.44500 1350.16700 131.44800
[12/23 00:48:43   1422s] <CMD> zoomBox 993.45300 -83.22300 1350.16700 95.67000
[12/23 00:49:00   1425s] <CMD> addHaloToBlock {15 15 15 15} -allBlock
[12/23 00:49:04   1426s] <CMD> zoomBox 993.45300 -101.11200 1350.16700 77.78100
[12/23 00:49:04   1426s] <CMD> zoomBox 993.45300 -119.00100 1350.16700 59.89200
[12/23 00:49:05   1426s] <CMD> zoomBox 960.86100 -146.59600 1380.52500 63.86700
[12/23 00:49:05   1427s] <CMD> zoomBox 877.40700 -217.25500 1458.25900 74.04400
[12/23 00:49:05   1427s] <CMD> zoomBox 688.44900 -377.24400 1634.26900 97.08800
[12/23 00:49:06   1427s] <CMD> zoomBox 759.85500 -313.51600 1563.80200 89.66600
[12/23 00:49:07   1427s] <CMD> zoomBox 872.13900 -213.30500 1452.99300 77.99500
[12/23 00:49:07   1427s] <CMD> zoomBox 688.44600 -377.24600 1634.27100 97.08800
[12/23 00:49:08   1427s] <CMD> zoomBox 688.44600 -187.51400 1634.27100 286.82000
[12/23 00:49:08   1427s] <CMD> zoomBox 688.44600 -92.64800 1634.27100 381.68600
[12/23 00:49:10   1427s] <CMD> redraw
[12/23 00:49:11   1428s] <CMD> setDrawView place
[12/23 00:49:13   1428s] <CMD> redraw
[12/23 00:49:14   1428s] <CMD> redraw
[12/23 00:49:14   1428s] <CMD> redraw
[12/23 00:49:49   1434s] <CMD> addRoutingHalo -allBlocks -space 5 -bottom metal1 -top metal6
[12/23 00:49:51   1434s] <CMD> redraw
[12/23 00:49:51   1435s] <CMD> redraw
[12/23 00:49:52   1435s] <CMD> redraw
[12/23 00:49:52   1435s] <CMD> redraw
[12/23 00:49:52   1435s] <CMD> redraw
[12/23 00:49:59   1436s] <CMD> setLayerPreference node_layer -isVisible 1
[12/23 00:50:05   1437s] <CMD> setLayerPreference node_route -isVisible 1
[12/23 00:50:17   1439s] <CMD> zoomBox 609.95900 -157.88700 1722.69400 400.15300
[12/23 00:50:19   1439s] <CMD> setLayerPreference node_layer -isVisible 0
[12/23 00:50:20   1439s] <CMD> zoomBox 461.65200 -209.01500 1770.75200 447.50300
[12/23 00:50:20   1440s] <CMD> zoomBox 288.56200 -269.44300 1828.68000 502.93100
[12/23 00:50:20   1440s] <CMD> zoomBox -418.03600 -524.31800 2089.79200 733.36600
[12/23 00:50:30   1442s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 641.79 41.312 798.59 1929.212
[12/23 00:50:33   1442s] <CMD> zoomBox -126.36000 -393.75500 1685.54600 514.92200
[12/23 00:50:33   1442s] <CMD> zoomBox -12.44900 -342.76500 1527.67200 429.61100
[12/23 00:50:33   1442s] <CMD> zoomBox 353.64100 -192.69900 1157.59600 210.48700
[12/23 00:50:34   1442s] <CMD> zoomBox 464.58600 -147.22100 1045.44400 144.08100
[12/23 00:50:34   1443s] <CMD> zoomBox 539.75500 -106.60900 959.42600 103.85700
[12/23 00:50:35   1443s] <CMD> zoomBox 593.83500 -77.00900 897.04700 75.05300
[12/23 00:50:35   1443s] <CMD> zoomBox 629.55500 -50.75000 848.62700 59.11500
[12/23 00:50:37   1443s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 642.317 36.963 799.117 1924.863
[12/23 00:50:38   1443s] <CMD> zoomBox 675.25300 -0.32200 757.87900 41.11500
[12/23 00:50:39   1444s] <CMD> zoomBox 683.16600 8.37700 742.86500 38.31600
[12/23 00:50:41   1444s] <CMD> zoomBox 683.16600 14.36500 742.86500 44.30400
[12/23 00:50:41   1444s] <CMD> zoomBox 683.16600 20.35300 742.86500 50.29200
[12/23 00:50:42   1444s] <CMD> zoomBox 697.29700 29.98800 719.81300 41.28000
[12/23 00:50:43   1444s] <CMD> zoomBox 700.59200 32.30800 714.42100 39.24300
[12/23 00:50:43   1445s] <CMD> zoomBox 701.37900 32.86200 713.13400 38.75700
[12/23 00:50:43   1445s] <CMD> zoomBox 702.04800 33.33200 712.04000 38.34300
[12/23 00:50:45   1445s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 642.014 35.415 798.814 1923.315
[12/23 00:50:46   1445s] <CMD> zoomBox 704.38200 34.59200 708.15100 36.48200
[12/23 00:50:46   1445s] <CMD> zoomBox 705.26100 35.06600 706.68500 35.78000
[12/23 00:50:47   1445s] <CMD> zoomBox 705.51500 35.20900 706.25800 35.58200
[12/23 00:50:56   1446s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 642.007 35.281 798.807 1923.181
[12/23 00:50:57   1446s] <CMD> zoomBox 705.68300 35.24000 705.96600 35.38200
[12/23 00:50:57   1447s] <CMD> zoomBox 705.75000 35.25400 705.85700 35.30800
[12/23 00:50:57   1447s] <CMD> zoomBox 705.77100 35.26000 705.82100 35.28500
[12/23 00:50:58   1447s] <CMD> zoomBox 705.78300 35.26800 705.80900 35.28100
[12/23 00:50:59   1447s] <CMD> zoomBox 705.78700 35.27200 705.80500 35.28100
[12/23 00:51:01   1447s] <CMD> zoomBox 705.76500 35.25600 705.82700 35.28700
[12/23 00:51:01   1448s] <CMD> zoomBox 705.69800 35.20400 705.89500 35.30300
[12/23 00:51:01   1448s] <CMD> zoomBox 705.49100 35.04500 706.10800 35.35400
[12/23 00:51:02   1448s] <CMD> zoomBox 704.84900 34.55500 706.77600 35.52100
[12/23 00:51:02   1448s] <CMD> zoomBox 702.85300 33.03500 708.86800 36.05200
[12/23 00:51:02   1448s] <CMD> zoomBox 698.00400 29.34800 713.95900 37.34900
[12/23 00:51:03   1448s] <CMD> zoomBox 681.51500 16.80200 731.28100 41.76000
[12/23 00:51:04   1448s] <CMD> zoomBox 641.51100 -13.69300 773.46800 52.48400
[12/23 00:51:05   1448s] <CMD> uiSetTool select
[12/23 00:51:06   1449s] <CMD> zoomBox 591.73000 -104.50800 1003.36200 101.92700
[12/23 00:51:06   1449s] <CMD> zoomBox 499.86900 -272.09000 1427.59000 193.16500
[12/23 00:51:07   1449s] <CMD> zoomBox 292.83900 -649.77600 2383.69200 398.79400
[12/23 00:51:08   1449s] <CMD> zoomBox -47.93900 -1271.46300 3957.48000 737.26800
[12/23 00:51:30   1452s] <CMD> zoomBox 456.72300 -919.22100 2916.55300 314.39200
[12/23 00:51:31   1452s] <CMD> zoomBox 140.28200 -1157.26300 3544.89100 550.16000
[12/23 00:51:31   1453s] <CMD> zoomBox -297.70100 -1486.73300 4414.56300 876.48300
[12/23 00:51:32   1453s] <CMD> zoomBox -297.70100 -777.76700 4414.56300 1585.44900
[12/23 00:51:32   1453s] <CMD> zoomBox -297.70100 -305.12300 4414.56300 2058.09300
[12/23 00:51:32   1453s] <CMD> zoomBox -297.70100 -68.80100 4414.56300 2294.41500
[12/23 00:51:33   1453s] <CMD> zoomBox -297.70100 167.52100 4414.56300 2530.73700
[12/23 00:51:34   1453s] <CMD> zoomBox -297.70100 -68.80100 4414.56300 2294.41500
[12/23 00:51:34   1453s] <CMD> zoomBox -576.22600 -278.32000 4967.61400 2501.93400
[12/23 00:51:34   1453s] <CMD> zoomBox -903.90300 -524.81300 5618.26200 2746.07400
[12/23 00:51:35   1453s] <CMD> zoomBox -613.87700 -209.49100 4929.96400 2570.76400
[12/23 00:51:36   1453s] <CMD> zoomBox -367.35500 58.53400 4344.91000 2421.75000
[12/23 00:51:36   1454s] <CMD> zoomBox -903.90500 -524.81400 5618.26200 2746.07400
[12/23 00:51:37   1454s] <CMD> zoomBox -1646.53400 -1332.21600 7380.68700 3194.96500
[12/23 00:51:38   1454s] <CMD> zoomBox -1646.53400 -426.78000 7380.68700 4100.40100
[12/23 00:51:39   1454s] <CMD> deselectAll
[12/23 00:51:39   1454s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:52:00   1457s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:52:00   1457s] The ring targets are set to core/block ring wires.
[12/23 00:52:00   1457s] addRing command will consider rows while creating rings.
[12/23 00:52:00   1457s] addRing command will disallow rings to go over rows.
[12/23 00:52:00   1457s] addRing command will ignore shorts while creating rings.
[12/23 00:52:00   1457s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:52:00   1457s] 
[12/23 00:52:00   1457s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1734.9M)
[12/23 00:52:00   1457s] Ring generation is complete.
[12/23 00:52:00   1457s] vias are now being generated.
[12/23 00:52:00   1457s] addRing created 3 wires.
[12/23 00:52:00   1457s] ViaGen created 47 vias, deleted 0 via to avoid violation.
[12/23 00:52:00   1457s] +--------+----------------+----------------+
[12/23 00:52:00   1457s] |  Layer |     Created    |     Deleted    |
[12/23 00:52:00   1457s] +--------+----------------+----------------+
[12/23 00:52:00   1457s] |   via  |        2       |        0       |
[12/23 00:52:00   1457s] |  via2  |        3       |        0       |
[12/23 00:52:00   1457s] |  via3  |        3       |        0       |
[12/23 00:52:00   1457s] | metal4 |        2       |       NA       |
[12/23 00:52:00   1457s] |  via4  |       39       |        0       |
[12/23 00:52:00   1457s] | metal5 |        1       |       NA       |
[12/23 00:52:00   1457s] +--------+----------------+----------------+
[12/23 00:52:01   1457s] <CMD> deselectAll
[12/23 00:52:01   1457s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:52:11   1459s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:52:11   1459s] The ring targets are set to core/block ring wires.
[12/23 00:52:11   1459s] addRing command will consider rows while creating rings.
[12/23 00:52:11   1459s] addRing command will disallow rings to go over rows.
[12/23 00:52:11   1459s] addRing command will ignore shorts while creating rings.
[12/23 00:52:11   1459s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:52:11   1459s] 
[12/23 00:52:11   1459s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1734.9M)
[12/23 00:52:11   1459s] Ring generation is complete.
[12/23 00:52:11   1459s] vias are now being generated.
[12/23 00:52:11   1459s] addRing created 1 wire.
[12/23 00:52:11   1459s] ViaGen created 21 vias, deleted 0 via to avoid violation.
[12/23 00:52:11   1459s] +--------+----------------+----------------+
[12/23 00:52:11   1459s] |  Layer |     Created    |     Deleted    |
[12/23 00:52:11   1459s] +--------+----------------+----------------+
[12/23 00:52:11   1459s] |  via4  |       21       |        0       |
[12/23 00:52:11   1459s] | metal5 |        1       |       NA       |
[12/23 00:52:11   1459s] +--------+----------------+----------------+
[12/23 00:52:12   1459s] <CMD> deselectAll
[12/23 00:52:12   1459s] <CMD> selectInst DM1/i_SRAM
[12/23 00:52:22   1461s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:52:22   1461s] The ring targets are set to core/block ring wires.
[12/23 00:52:22   1461s] addRing command will consider rows while creating rings.
[12/23 00:52:22   1461s] addRing command will disallow rings to go over rows.
[12/23 00:52:22   1461s] addRing command will ignore shorts while creating rings.
[12/23 00:52:22   1461s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:52:22   1461s] 
[12/23 00:52:22   1461s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1734.9M)
[12/23 00:52:22   1461s] Ring generation is complete.
[12/23 00:52:22   1461s] vias are now being generated.
[12/23 00:52:22   1461s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (1954.92, 1733.66) (1960.28, 1736.44)
[12/23 00:52:22   1461s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2178.92, 1734.13) (2184.28, 1736.44)
[12/23 00:52:22   1461s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2395.92, 1734.13) (2401.28, 1736.44)
[12/23 00:52:22   1461s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (1954.92, 1730.16) (1963.56, 1732.74)
[12/23 00:52:22   1461s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2178.92, 1730.16) (2187.56, 1732.79)
[12/23 00:52:22   1461s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (2395.92, 1730.16) (2404.56, 1732.79)
[12/23 00:52:22   1461s] addRing created 6 wires.
[12/23 00:52:22   1461s] ViaGen created 250 vias, deleted 0 via to avoid violation.
[12/23 00:52:22   1461s] +--------+----------------+----------------+
[12/23 00:52:22   1461s] |  Layer |     Created    |     Deleted    |
[12/23 00:52:22   1461s] +--------+----------------+----------------+
[12/23 00:52:22   1461s] |   via  |        2       |        0       |
[12/23 00:52:22   1461s] |  via2  |        4       |        0       |
[12/23 00:52:22   1461s] |  via3  |        4       |        0       |
[12/23 00:52:22   1461s] | metal4 |        4       |       NA       |
[12/23 00:52:22   1461s] |  via4  |       240      |        0       |
[12/23 00:52:22   1461s] | metal5 |        2       |       NA       |
[12/23 00:52:22   1461s] +--------+----------------+----------------+
[12/23 00:52:28   1462s] <CMD> zoomBox -628.54100 928.44900 4915.30100 3708.70400
[12/23 00:52:28   1462s] <CMD> zoomBox 380.56600 2271.85200 2471.42600 3320.42500
[12/23 00:52:40   1464s] <CMD> setLayerPreference via3 -isVisible 1
[12/23 00:52:42   1464s] <CMD> setLayerPreference via3 -isVisible 0
[12/23 00:52:43   1464s] <CMD> setLayerPreference metal4 -isVisible 1
[12/23 00:52:44   1464s] <CMD> setLayerPreference metal4 -isVisible 0
[12/23 00:52:46   1464s] <CMD> setLayerPreference via5 -isVisible 1
[12/23 00:52:48   1465s] <CMD> setLayerPreference metal6 -isVisible 1
[12/23 00:52:48   1465s] <CMD> setLayerPreference metal6 -isVisible 0
[12/23 00:52:49   1465s] <CMD> setLayerPreference via5 -isVisible 0
[12/23 00:52:51   1465s] <CMD> setLayerPreference node_layer -isVisible 1
[12/23 00:52:52   1465s] <CMD> setLayerPreference node_layer -isVisible 0
[12/23 00:52:55   1466s] <CMD> setLayerPreference node_blockage -isVisible 1
[12/23 00:52:57   1466s] <CMD> setLayerPreference node_blockage -isVisible 0
[12/23 00:53:00   1467s] <CMD> setLayerPreference node_row -isVisible 1
[12/23 00:53:05   1467s] <CMD> setLayerPreference node_power -isVisible 0
[12/23 00:53:06   1468s] <CMD> setLayerPreference node_power -isVisible 1
[12/23 00:53:06   1468s] <CMD> setLayerPreference node_power -isVisible 0
[12/23 00:53:07   1468s] <CMD> setLayerPreference node_power -isVisible 1
[12/23 00:53:17   1470s] <CMD> setLayerPreference io -isVisible 0
[12/23 00:53:18   1470s] <CMD> setLayerPreference io -isVisible 1
[12/23 00:53:19   1470s] <CMD> setLayerPreference io -isVisible 0
[12/23 00:53:19   1470s] <CMD> setLayerPreference io -isVisible 1
[12/23 00:53:23   1471s] <CMD> setLayerPreference block -isVisible 0
[12/23 00:53:24   1471s] <CMD> setLayerPreference block -isVisible 1
[12/23 00:53:26   1472s] <CMD> setLayerPreference stdCell -isVisible 0
[12/23 00:53:26   1472s] <CMD> setLayerPreference stdCell -isVisible 1
[12/23 00:54:28   1480s] <CMD> setDrawView place
[12/23 00:54:29   1481s] <CMD> setDrawView fplan
[12/23 00:54:30   1481s] <CMD> setDrawView place
[12/23 00:54:32   1481s] <CMD> redraw
[12/23 00:54:32   1482s] <CMD> redraw
[12/23 00:54:32   1482s] <CMD> redraw
[12/23 00:54:33   1482s] <CMD> redraw
[12/23 00:54:38   1483s] <CMD> zoomBox 434.59900 2593.14200 1526.04200 3140.50400
[12/23 00:54:38   1483s] <CMD> zoomBox 502.86500 2817.43800 987.14700 3060.30700
[12/23 00:54:39   1483s] <CMD> zoomBox 559.69600 2909.19700 774.57600 3016.96000
[12/23 00:54:41   1484s] <CMD> zoomBox 559.69600 2984.62900 774.57600 3092.39200
[12/23 00:54:42   1484s] <CMD> zoomBox 559.69600 2995.40500 774.57600 3103.16800
[12/23 00:54:42   1484s] <CMD> zoomBox 559.69600 3049.28500 774.57600 3157.04800
[12/23 00:54:42   1484s] <CMD> zoomBox 559.69600 3070.83700 774.57600 3178.60000
[12/23 00:54:46   1484s] <CMD> setLayerPreference via -isVisible 1
[12/23 00:54:47   1485s] <CMD> setLayerPreference via -isVisible 0
[12/23 00:54:48   1485s] <CMD> setLayerPreference metal1 -isVisible 1
[12/23 00:54:48   1485s] <CMD> setLayerPreference metal1 -isVisible 0
[12/23 00:54:49   1485s] <CMD> setLayerPreference node_layer -isVisible 1
[12/23 00:54:50   1485s] <CMD> setLayerPreference node_layer -isVisible 0
[12/23 00:54:51   1485s] <CMD> setLayerPreference node_track -isVisible 1
[12/23 00:54:53   1486s] <CMD> zoomBox 422.14100 3025.49800 833.78600 3231.93900
[12/23 00:54:54   1486s] <CMD> zoomBox 61.52100 2906.63500 989.26800 3371.90300
[12/23 00:54:58   1486s] <CMD> setLayerPreference node_track -isVisible 0
[12/23 00:54:59   1487s] <CMD> setLayerPreference node_track -isVisible 1
[12/23 00:54:59   1487s] <CMD> setLayerPreference node_track -isVisible 0
[12/23 00:55:00   1487s] <CMD> setLayerPreference node_overlay -isVisible 1
[12/23 00:55:00   1487s] <CMD> fit
[12/23 00:55:01   1487s] <CMD> setLayerPreference node_overlay -isVisible 0
[12/23 00:55:02   1487s] <CMD> setLayerPreference node_overlay -isVisible 1
[12/23 00:55:02   1487s] <CMD> fit
[12/23 00:55:02   1487s] <CMD> setLayerPreference node_overlay -isVisible 0
[12/23 00:55:06   1488s] <CMD> setLayerPreference io -isSelectable 0
[12/23 00:55:07   1488s] <CMD> setLayerPreference io -isSelectable 1
[12/23 00:55:08   1488s] <CMD> setLayerPreference io -isVisible 0
[12/23 00:55:08   1488s] <CMD> setLayerPreference io -isVisible 1
[12/23 00:55:09   1489s] <CMD> setLayerPreference areaIo -isVisible 0
[12/23 00:55:10   1489s] <CMD> setLayerPreference areaIo -isVisible 1
[12/23 00:55:11   1489s] <CMD> setLayerPreference areaIo -isVisible 0
[12/23 00:55:12   1489s] <CMD> setLayerPreference areaIo -isVisible 1
[12/23 00:55:12   1489s] <CMD> setLayerPreference areaIo -isVisible 0
[12/23 00:55:13   1489s] <CMD> setLayerPreference areaIo -isVisible 1
[12/23 00:55:27   1491s] <CMD> setLayerPreference node_blockage -isVisible 1
[12/23 00:55:28   1492s] <CMD> setLayerPreference node_blockage -isVisible 0
[12/23 00:55:32   1492s] <CMD> setLayerPreference metal4 -isVisible 1
[12/23 00:55:32   1492s] <CMD> setLayerPreference metal4 -isVisible 0
[12/23 00:55:33   1493s] <CMD> setLayerPreference via3 -isVisible 1
[12/23 00:55:35   1493s] <CMD> setLayerPreference via3 -isVisible 0
[12/23 00:55:36   1493s] <CMD> setLayerPreference metal3 -isVisible 1
[12/23 00:55:37   1493s] <CMD> setLayerPreference metal3 -isVisible 0
[12/23 00:55:38   1493s] <CMD> setLayerPreference via2 -isVisible 1
[12/23 00:55:39   1493s] <CMD> setLayerPreference via2 -isVisible 0
[12/23 00:56:27   1500s] <CMD> zoomBox -1559.62300 281.33100 4341.41100 3240.71900
[12/23 00:56:27   1500s] <CMD> zoomBox -1025.92200 1005.07700 3237.57500 3143.23500
[12/23 00:56:28   1500s] <CMD> zoomBox -798.64700 1302.72700 2825.32600 3120.16100
[12/23 00:56:29   1500s] <CMD> zoomBox -605.46300 1555.72900 2474.91400 3100.54800
[12/23 00:56:29   1500s] <CMD> zoomBox -605.46300 1710.21100 2474.91400 3255.03000
[12/23 00:56:29   1500s] <CMD> zoomBox -605.46300 1864.69300 2474.91400 3409.51200
[12/23 00:56:30   1501s] <CMD> zoomBox -167.31900 2361.44900 1724.41900 3310.16200
[12/23 00:56:30   1501s] <CMD> zoomBox -62.72200 2480.03800 1545.25600 3286.44400
[12/23 00:56:30   1501s] <CMD> zoomBox 26.18600 2580.83900 1392.96700 3266.28400
[12/23 00:57:13   1507s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/23 00:57:13   1507s] <CMD> set conf_qxconf_file NULL
[12/23 00:57:13   1507s] <CMD> set conf_qxlib_file NULL
[12/23 00:57:13   1507s] <CMD> set defHierChar /
[12/23 00:57:13   1507s] <CMD> set distributed_client_message_echo 1
[12/23 00:57:13   1507s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/23 00:57:13   1507s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/23 00:57:13   1507s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/23 00:57:13   1507s] <CMD> set init_design_uniquify 1
[12/23 00:57:13   1507s] <CMD> set init_gnd_net GND
[12/23 00:57:13   1507s] <CMD> set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef  ../sim/SRAM/SRAM.lef ../sim/data_array/data_array.lef ../sim/tag_array/tag_array.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef}
[12/23 00:57:13   1507s] <CMD> set init_mmmc_file ../script/MMMC.view
[12/23 00:57:13   1507s] <CMD> set init_pwr_net VCC
[12/23 00:57:13   1507s] <CMD> set init_remove_assigns 1
[12/23 00:57:13   1507s] <CMD> set init_top_cell top
[12/23 00:57:13   1507s] <CMD> set init_verilog ../syn/top_syn.v
[12/23 00:57:13   1507s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:57:13   1507s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:57:13   1507s] <CMD> set latch_time_borrow_mode max_borrow
[12/23 00:57:13   1507s] <CMD> set pegDefaultResScaleFactor 1
[12/23 00:57:13   1507s] <CMD> set pegDetailResScaleFactor 1
[12/23 00:57:13   1507s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:57:13   1507s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:57:13   1507s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/23 00:57:13   1507s] <CMD> set soft_stack_size_limit 192
[12/23 00:57:13   1507s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/23 00:57:14   1508s] <CMD> init_design
[12/23 00:57:14   1508s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[12/23 00:57:14   1508s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[12/23 00:57:14   1508s] 
[12/23 00:57:14   1508s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:57:14   1508s] Severity  ID               Count  Summary                                  
[12/23 00:57:14   1508s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[12/23 00:57:14   1508s] *** Message Summary: 1 warning(s), 0 error(s)
[12/23 00:57:14   1508s] 
[12/23 00:57:42   1512s] <CMD> saveIoFile -locations -temp ../pr/top.io
[12/23 00:57:42   1512s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[12/23 00:57:42   1512s] Dumping FTerm of cell top to file
[12/23 00:58:03   1516s] <CMD> saveIoFile -byOrder -temp ../pr/top.io
[12/23 00:58:03   1516s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[12/23 00:58:03   1516s] Dumping FTerm of cell top to file
[12/23 00:58:11   1517s] <CMD> loadIoFile ../pr/top.io
[12/23 00:58:11   1517s] Reading IO assignment file "../pr/top.io" ...
[12/23 00:58:22   1518s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Dec 23 00:58:22 2022
  Total CPU time:     0:25:28
  Total real time:    1:59:36
  Peak memory (main): 1493.13MB

[12/23 00:58:22   1518s] 
[12/23 00:58:22   1518s] *** Memory Usage v#1 (Current mem = 1762.508M, initial mem = 268.020M) ***
[12/23 00:58:22   1518s] 
[12/23 00:58:22   1518s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:58:22   1518s] Severity  ID               Count  Summary                                  
[12/23 00:58:22   1518s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[12/23 00:58:22   1518s] WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
[12/23 00:58:22   1518s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/23 00:58:22   1518s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/23 00:58:22   1518s] WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
[12/23 00:58:22   1518s] ERROR     IMPFP-117           26  Need to have 2 objects selected.         
[12/23 00:58:22   1518s] WARNING   IMPFP-10013         40  Halo should be created around block %s a...
[12/23 00:58:22   1518s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/23 00:58:22   1518s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[12/23 00:58:22   1518s] WARNING   IMPTS-141           20  Cell (%s) is marked as dont_touch, but i...
[12/23 00:58:22   1518s] ERROR     IMPSYT-6300          2  Failed to execute command '%s'. For more...
[12/23 00:58:22   1518s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[12/23 00:58:22   1518s] ERROR     IMPSYT-16325         2  Floorplan has no partitions.             
[12/23 00:58:22   1518s] WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
[12/23 00:58:22   1518s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/23 00:58:22   1518s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/23 00:58:22   1518s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[12/23 00:58:22   1518s] WARNING   IMPVFG-1103          4  VERIFY DRC did not complete:             
[12/23 00:58:22   1518s] WARNING   IMPPP-531           59  ViaGen Warning: %s rule violation, no vi...
[12/23 00:58:22   1518s] WARNING   IMPPP-532          585  ViaGen Warning: top layer and bottom lay...
[12/23 00:58:22   1518s] WARNING   IMPPP-353            1  Your design contains unconnected stripe ...
[12/23 00:58:22   1518s] WARNING   IMPPP-612           10  The intersection area is insufficient to...
[12/23 00:58:22   1518s] WARNING   IMPPP-170           28  The power planner failed to create a wir...
[12/23 00:58:22   1518s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/23 00:58:22   1518s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/23 00:58:22   1518s] WARNING   IMPAFP-9024          5  planDesign is obsolete. This command wil...
[12/23 00:58:22   1518s] WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
[12/23 00:58:22   1518s] ERROR     IMPIMEX-7031         1  restoreDesign more than once in the same...
[12/23 00:58:22   1518s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/23 00:58:22   1518s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[12/23 00:58:22   1518s] *** Message Summary: 1949 warning(s), 34 error(s)
[12/23 00:58:22   1518s] 
[12/23 00:58:22   1518s] --- Ending "Innovus" (totcpu=0:25:19, real=1:59:35, mem=1762.5M) ---
