# Project FPGA
Integrated all my academic lab experiments into one and then deployed it on Xilinx FPGA ARTIX-7 35T using Xilinx Vivado.
RTL used was Verilog HDL.
