#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Nov 19 11:37:36 2025
# Process ID         : 22808
# Current directory  : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent43256 C:\Users\ralph\Vivado projects\Digital systems\Term_Project\build\layer_tb\conv_tb\conv_tb.xpr
# Log file           : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/vivado.log
# Journal file       : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb\vivado.jou
# Running On         : BOOK-PDMLPL2P14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 256V
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 16687 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28498 MB
# Available Virtual  : 9452 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb'
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Downloads/term_proj/term_proj/code/2023_dsd_final_project-nexys_skeleton_rev1/2023_dsd_final_project-nexys/build/layer_tb/conv_tb' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_interconnect_0' is locked:
* IP definition 'AXI Interconnect RTL (1.7)' for IP 'axi_interconnect_0' (customized with software release 2023.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi_vdma_0' is locked:
* IP definition 'AXI Video Direct Memory Access (6.3)' for IP 'axi_vdma_0' (customized with software release 2023.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'sram_32x131072' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'sram_32x131072' (customized with software release 2023.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'conv_tb.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.309 ; gain = 191.117
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset axi_interconnect_0 [get_ips  {axi_interconnect_0 axi_vdma_0 sram_32x131072}] -log ip_upgrade.log
Upgrading 'axi_interconnect_0'
INFO: [Project 1-386] Moving file 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/axi_interconnect_0.xci' from fileset 'axi_interconnect_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded axi_interconnect_0 (AXI Interconnect RTL 1.7) from revision 21 to revision 24
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_interconnect_0'...
Upgrading 'axi_vdma_0'
INFO: [Project 1-386] Moving file 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_vdma_0/axi_vdma_0.xci' from fileset 'axi_vdma_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded axi_vdma_0 (AXI Video Direct Memory Access 6.3) from revision 16 to revision 21
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_vdma_0'...
Upgrading 'sram_32x131072'
INFO: [Project 1-386] Moving file 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.srcs/sources_1/ip/sram_32x131072/sram_32x131072.xci' from fileset 'sram_32x131072' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded sram_32x131072 (Block Memory Generator 8.4) from revision 6 to revision 9
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sram_32x131072'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {axi_interconnect_0 axi_vdma_0 sram_32x131072}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 11:41:51 2025...
