<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="269" />
   <clocksource preferredWidth="269" />
   <frequency preferredWidth="250" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols,Library/University Program,Library/University Program/Communications,Project,Library,Library/Interface Protocols/Serial" />
 <window x="133" y="0" width="1100" height="768" />
 <hdlexample language="VERILOG" />
</preferences>
