<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_I2C总线接口模块设计 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="I2C总线协议  设计对象 本设计计划为使用I2C通信的EEPROM存储器设计对应的读写控制器。 那么首先应确定协议的格式。 EEPROM有多种读写方式，这里为了简化仅考虑其字节读写方式， 即在一个写周期内对一个字节进行写入或读出。 其写入数据的帧格式如下：  对应的，读取指定地址存储单元的数据的帧格式为：  测试结构 要实现仿真，需要对测试进行建模。 建立这样的一个模型：  最左侧的便是测试的顶">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_I2C总线接口模块设计">
<meta property="og:url" content="http://example.com/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="I2C总线协议  设计对象 本设计计划为使用I2C通信的EEPROM存储器设计对应的读写控制器。 那么首先应确定协议的格式。 EEPROM有多种读写方式，这里为了简化仅考虑其字节读写方式， 即在一个写周期内对一个字节进行写入或读出。 其写入数据的帧格式如下：  对应的，读取指定地址存储单元的数据的帧格式为：  测试结构 要实现仿真，需要对测试进行建模。 建立这样的一个模型：  最左侧的便是测试的顶">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-12-02T04:00:14.000Z">
<meta property="article:modified_time" content="2023-12-08T05:43:51.595Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_I2C总线接口模块设计',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">93</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">92</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">verilog_I2C总线接口模块设计</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">verilog_I2C总线接口模块设计</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-12-02T04:00:14.000Z" title="发表于 2023-12-02 12:00:14">2023-12-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-12-08T05:43:51.595Z" title="更新于 2023-12-08 13:43:51">2023-12-08</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1>I2C总线协议</h1>
<p><img src="./I2C%E6%80%BB%E7%BA%BF%E5%8D%8F%E8%AE%AE.svg" alt="I2C总线协议"></p>
<h1>设计对象</h1>
<p>本设计计划为使用I2C通信的EEPROM存储器设计对应的<strong>读写控制器</strong>。<br>
那么首先应确定协议的格式。</p>
<p>EEPROM有多种读写方式，这里为了简化仅考虑其字节读写方式，<br>
即在一个写周期内对一个字节进行写入或读出。</p>
<p>其写入数据的帧格式如下：<br>
<img src="./EEPROM%E5%AD%97%E8%8A%82%E5%86%99%E5%85%A5%E5%B8%A7%E6%A0%BC%E5%BC%8F.png" alt="EEPROM字节写入帧格式"></p>
<p>对应的，读取指定地址存储单元的数据的帧格式为：<br>
<img src="./EEPROM%E5%AD%97%E8%8A%82%E8%AF%BB%E5%8F%96%E5%B8%A7%E6%A0%BC%E5%BC%8F.png" alt="EEPROM字节读取帧格式"></p>
<h1>测试结构</h1>
<p>要实现仿真，需要对测试进行建模。<br>
建立这样的一个模型：<br>
<img src="./%E6%B5%8B%E8%AF%95%E7%BB%93%E6%9E%84.png" alt="测试结构"></p>
<p>最左侧的便是测试的顶层模块(Top module)，用以产生和接收各种信号，<br>
中间的是便是设计的读写控制器，<br>
右侧的则是EEPROM的行为模型（因为在仿真测试阶段不可能直接连接实物）</p>
<h1>EEPROM行为模型</h1>
<p>由于主要是为了测试用，可以不用考虑是否能够综合，<br>
只要和实际的EEPROM模型行为一致即可。</p>
<p>为进一步简化设计，只对相关的部分进行建模。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//EEPROM.v</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> timeslice 100</span></span><br><span class="line"><span class="keyword">module</span> EEPROM(scl,sda);</span><br><span class="line">    <span class="keyword">input</span> scl;</span><br><span class="line">    <span class="keyword">inout</span> sda;</span><br><span class="line">    <span class="keyword">reg</span>   out_flag;     <span class="comment">//sda数据输出的控制信号</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  memory[<span class="number">2047</span>:<span class="number">0</span>];  <span class="comment">//2kB</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">10</span>:<span class="number">0</span>] address;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  memory_buf;  <span class="comment">//存储单元缓冲寄存器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  sda_buf;     <span class="comment">//sda数据输出寄存器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  shift;       <span class="comment">//sda数据输入寄存器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  addr_byte;   <span class="comment">//EEPROM存储单元地址寄存器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  ctrl_byte;   <span class="comment">//控制字寄存器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]  State;       <span class="comment">//状态</span></span><br><span class="line">    <span class="keyword">integer</span>    i;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span></span><br><span class="line">                r7 = <span class="number">8&#x27;b1010_1111</span>, w7 = <span class="number">8&#x27;b1010_1110</span>,</span><br><span class="line">                r6 = <span class="number">8&#x27;b1010_1101</span>, w6 = <span class="number">8&#x27;b1010_1100</span>,</span><br><span class="line">                r5 = <span class="number">8&#x27;b1010_1011</span>, w5 = <span class="number">8&#x27;b1010_1010</span>,</span><br><span class="line">                r4 = <span class="number">8&#x27;b1010_1001</span>, w4 = <span class="number">8&#x27;b1010_1000</span>,</span><br><span class="line">                r3 = <span class="number">8&#x27;b1010_0111</span>, w3 = <span class="number">8&#x27;b1010_0110</span>,</span><br><span class="line">                r2 = <span class="number">8&#x27;b1010_0101</span>, w2 = <span class="number">8&#x27;b1010_0100</span>,</span><br><span class="line">                r1 = <span class="number">8&#x27;b1010_0011</span>, w1 = <span class="number">8&#x27;b1010_0010</span>,</span><br><span class="line">                r0 = <span class="number">8&#x27;b1010_0001</span>, w0 = <span class="number">8&#x27;b1010_0000</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//空闲时置sda口为高阻态</span></span><br><span class="line">    <span class="comment">//非空闲时连接到sda_buf寄存器的第7输出脚</span></span><br><span class="line">    <span class="keyword">assign</span>     sda = (out_flag == <span class="number">1</span> ) ? sda_buf[<span class="number">7</span>] : <span class="number">1&#x27;bz</span>;  </span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            addr_byte  = <span class="number">0</span>;</span><br><span class="line">            ctrl_byte  = <span class="number">0</span>;</span><br><span class="line">            out_flag   = <span class="number">0</span>;</span><br><span class="line">            sda_buf    = <span class="number">0</span>;</span><br><span class="line">            State      = <span class="number">2&#x27;b00</span>;</span><br><span class="line">            memory_buf = <span class="number">0</span>;</span><br><span class="line">            address    = <span class="number">0</span>;</span><br><span class="line">            shift      = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;=<span class="number">2047</span>;i=i+<span class="number">1</span>)</span><br><span class="line">                memory[i]=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//定义启动信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> sda)</span><br><span class="line">        <span class="keyword">if</span>(scl == <span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                State = State + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">if</span>(State == <span class="number">2&#x27;b11</span>)  <span class="keyword">disable</span> write_to_eeprm;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//主状态机</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sda)</span><br><span class="line">        <span class="keyword">if</span>(scl == <span class="number">1</span>)   stop_W_R;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">casex</span>(State)</span><br><span class="line">                    <span class="number">2&#x27;b01</span>:</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            read_in;   </span><br><span class="line">                            <span class="keyword">if</span>(ctrl_byte == w7 || ctrl_byte == w6 || ctrl_byte == w5 || ctrl_byte == w4 || ctrl_byte == w3 || ctrl_byte == w2 || ctrl_byte == w1 || ctrl_byte == w0 )  </span><br><span class="line">                                <span class="keyword">begin</span></span><br><span class="line">                                    State = <span class="number">2&#x27;b10</span>;</span><br><span class="line">                                    write_to_eeprm;</span><br><span class="line">                                <span class="keyword">end</span></span><br><span class="line">                            <span class="keyword">else</span>    State = <span class="number">2&#x27;b00</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="number">2&#x27;b11</span>:      read_from_eeprm;</span><br><span class="line">                    <span class="keyword">default</span>:    State = <span class="number">2&#x27;b00</span>;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//操作停止任务</span></span><br><span class="line">    <span class="keyword">task</span> stop_W_R;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            State     = <span class="number">2&#x27;b00</span>;</span><br><span class="line">            addr_byte = <span class="number">0</span>;</span><br><span class="line">            ctrl_byte = <span class="number">0</span>;</span><br><span class="line">            out_flag  = <span class="number">0</span>;</span><br><span class="line">            sda_buf   = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读入任务</span></span><br><span class="line">    <span class="keyword">task</span> read_in;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            shift_in(ctrl_byte);  <span class="comment">//将读入的8bit数据放入控制字寄存器中</span></span><br><span class="line">            shift_in(addr_byte);  <span class="comment">//将读入的8bit数据放入地址寄存器中</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> write_to_eeprm;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">//将读入的8bit数据放入存储单元缓冲寄存器中</span></span><br><span class="line">            shift_in(memory_buf); </span><br><span class="line">            <span class="comment">//拼接被写入存储单元的地址</span></span><br><span class="line">            address            = &#123;ctrl_byte[<span class="number">3</span>:<span class="number">1</span>],addr_byte&#125;;</span><br><span class="line">            <span class="comment">//将读入的8bit数据放入存储单元中</span></span><br><span class="line">            memory[address]    = memory_buf;</span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">&quot;eeprm--memory[%0h]=%0h&quot;</span>,address,memory[address]);  </span><br><span class="line">            State = <span class="number">2&#x27;b00</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> read_from-eeprm;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">//将读入的8bit数据放入控制字寄存器中</span></span><br><span class="line">            shift_in(ctrl_byte);</span><br><span class="line">            <span class="keyword">if</span>(ctrl_byte == r7 || ctrl_byte == r6 || ctrl_byte == r5 || ctrl_byte == r4 || ctrl_byte == r3 || ctrl_byte == r2 || ctrl_byte == r1 || ctrl_byte == r0 )</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="comment">//拼接被读取存储单元的地址</span></span><br><span class="line">                    address = &#123;ctrl_byte[<span class="number">3</span>:<span class="number">1</span>],addr_byte&#125;;</span><br><span class="line">                    <span class="comment">//将待读取的8bit数据放入sda数据发送寄存器中</span></span><br><span class="line">                    sda_buf = memory[address];</span><br><span class="line">                    <span class="comment">//发送数据</span></span><br><span class="line">                    shift_out;</span><br><span class="line">                    State = <span class="number">2&#x27;b00</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//将sda的数据写入sda数据输入寄存器</span></span><br><span class="line">    <span class="keyword">task</span> shift_in;</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] shift;</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">7</span>] = sda;</span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">6</span>] = sda;</span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">5</span>] = sda;</span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">4</span>] = sda;</span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">3</span>] = sda;</span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">2</span>] = sda;</span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">1</span>] = sda;</span><br><span class="line">                @(<span class="keyword">posedge</span> scl)  shift[<span class="number">0</span>] = sda;</span><br><span class="line"></span><br><span class="line">                @(<span class="keyword">negedge</span> scl)</span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        <span class="comment">//EEPROM接收数据完毕后先等待100ns</span></span><br><span class="line">                        #`timeslice;    </span><br><span class="line">                        out_flag = <span class="number">1</span>;   <span class="comment">//数据输出控制信号置高</span></span><br><span class="line">                        sda_buf  = <span class="number">0</span>;   <span class="comment">//清空sda数据输出寄存器</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">                @(<span class="keyword">negedge</span> scl)</span><br><span class="line">                    <span class="comment">//数据输出控制信号置高100ns后再置低</span></span><br><span class="line">                    #`timeslice  out_flag = <span class="number">0</span>;   </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> shift_out;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            out_flag = <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">6</span>;i&gt;=<span class="number">0</span>;i=i-<span class="number">1</span>)   </span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    @(<span class="keyword">negedge</span> scl);</span><br><span class="line">                    <span class="comment">//每100ns发送1bit数据（忽略时钟时间）</span></span><br><span class="line">                    #`timeslice;   </span><br><span class="line">                    sda_buf = sda_buf &lt;&lt; <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            @(<span class="keyword">negedge</span> scl)      #timeslice  sda_buf[<span class="number">7</span>] = <span class="number">1</span>;  <span class="comment">//nAck信号</span></span><br><span class="line">            @(<span class="keyword">negedge</span> scl)      #timeslice  out_flag   = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>读写控制器建模</h1>
<p>该模型是主要设计对象，因此必须按可综合的原则进行建模。<br>
可以分为两部分：开关组合电路与控制时序电路：<br>
<img src="./%E8%AF%BB%E5%86%99%E6%8E%A7%E5%88%B6%E5%99%A8%E7%BB%93%E6%9E%84.png" alt="读写控制器结构"><br>
开关电路再在控制时序电路的控制下，按照设计的要求有节奏地打开和闭合，<br>
这样SDA可以按I2C数据总线的格式输出或输入。</p>
<p>程序结构上，是一个嵌套的状态机。<br>
状态转移图如下：<br>
<img src="./%E8%AF%BB%E5%86%99%E5%99%A8%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%9B%BE.png" alt="读写器状态转移图"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br><span class="line">342</span><br><span class="line">343</span><br><span class="line">344</span><br><span class="line">345</span><br><span class="line">346</span><br><span class="line">347</span><br><span class="line">348</span><br><span class="line">349</span><br><span class="line">350</span><br><span class="line">351</span><br><span class="line">352</span><br><span class="line">353</span><br><span class="line">354</span><br><span class="line">355</span><br><span class="line">356</span><br><span class="line">357</span><br><span class="line">358</span><br><span class="line">359</span><br><span class="line">360</span><br><span class="line">361</span><br><span class="line">362</span><br><span class="line">363</span><br><span class="line">364</span><br><span class="line">365</span><br><span class="line">366</span><br><span class="line">367</span><br><span class="line">368</span><br><span class="line">369</span><br><span class="line">370</span><br><span class="line">371</span><br><span class="line">372</span><br><span class="line">373</span><br><span class="line">374</span><br><span class="line">375</span><br><span class="line">376</span><br><span class="line">377</span><br><span class="line">378</span><br><span class="line">379</span><br><span class="line">380</span><br><span class="line">381</span><br><span class="line">382</span><br><span class="line">383</span><br><span class="line">384</span><br><span class="line">385</span><br><span class="line">386</span><br><span class="line">387</span><br><span class="line">388</span><br><span class="line">389</span><br><span class="line">390</span><br><span class="line">391</span><br><span class="line">392</span><br><span class="line">393</span><br><span class="line">394</span><br><span class="line">395</span><br><span class="line">396</span><br><span class="line">397</span><br><span class="line">398</span><br><span class="line">399</span><br><span class="line">400</span><br><span class="line">401</span><br><span class="line">402</span><br><span class="line">403</span><br><span class="line">404</span><br><span class="line">405</span><br><span class="line">406</span><br><span class="line">407</span><br><span class="line">408</span><br><span class="line">409</span><br><span class="line">410</span><br><span class="line">411</span><br><span class="line">412</span><br><span class="line">413</span><br><span class="line">414</span><br><span class="line">415</span><br><span class="line">416</span><br><span class="line">417</span><br><span class="line">418</span><br><span class="line">419</span><br><span class="line">420</span><br><span class="line">421</span><br><span class="line">422</span><br><span class="line">423</span><br><span class="line">424</span><br><span class="line">425</span><br><span class="line">426</span><br><span class="line">427</span><br><span class="line">428</span><br><span class="line">429</span><br><span class="line">430</span><br><span class="line">431</span><br><span class="line">432</span><br><span class="line">433</span><br><span class="line">434</span><br><span class="line">435</span><br><span class="line">436</span><br><span class="line">437</span><br><span class="line">438</span><br><span class="line">439</span><br><span class="line">440</span><br><span class="line">441</span><br><span class="line">442</span><br><span class="line">443</span><br><span class="line">444</span><br><span class="line">445</span><br><span class="line">446</span><br><span class="line">447</span><br><span class="line">448</span><br><span class="line">449</span><br><span class="line">450</span><br><span class="line">451</span><br><span class="line">452</span><br><span class="line">453</span><br><span class="line">454</span><br><span class="line">455</span><br><span class="line">456</span><br><span class="line">457</span><br><span class="line">458</span><br><span class="line">459</span><br><span class="line">460</span><br><span class="line">461</span><br><span class="line">462</span><br><span class="line">463</span><br><span class="line">464</span><br><span class="line">465</span><br><span class="line">466</span><br><span class="line">467</span><br><span class="line">468</span><br><span class="line">469</span><br><span class="line">470</span><br><span class="line">471</span><br><span class="line">472</span><br><span class="line">473</span><br><span class="line">474</span><br><span class="line">475</span><br><span class="line">476</span><br><span class="line">477</span><br><span class="line">478</span><br><span class="line">479</span><br><span class="line">480</span><br><span class="line">481</span><br><span class="line">482</span><br><span class="line">483</span><br><span class="line">484</span><br><span class="line">485</span><br><span class="line">486</span><br><span class="line">487</span><br><span class="line">488</span><br><span class="line">489</span><br><span class="line">490</span><br><span class="line">491</span><br><span class="line">492</span><br><span class="line">493</span><br><span class="line">494</span><br><span class="line">495</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//EEPROM_WR.v</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> EEPROM_WR(SDA,SCL,ACK,RESET,CLK,WR,RD,ADDR,DATA);</span><br><span class="line">    <span class="keyword">output</span>       SCL;</span><br><span class="line">    <span class="keyword">output</span>       ACK;</span><br><span class="line">    <span class="keyword">input</span>        RESET;</span><br><span class="line">    <span class="keyword">input</span>        CLK;</span><br><span class="line">    <span class="keyword">input</span>        WR,RD;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">10</span>:<span class="number">0</span>] ADDR;      <span class="comment">//地址线</span></span><br><span class="line">    <span class="keyword">inout</span>        SDA;       </span><br><span class="line">    <span class="keyword">inout</span> [<span class="number">7</span>:<span class="number">0</span>]  DATA;      <span class="comment">//并行数据线</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>          ACK;       </span><br><span class="line">    <span class="keyword">reg</span>          SCL;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">7</span>:<span class="number">0</span>]  sh8_out_buf;   <span class="comment">//写缓冲区</span></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">7</span>:<span class="number">0</span>]  data_from_rm;  <span class="comment">//读缓冲区</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>          WF,RF;         <span class="comment">//读/写操作标志</span></span><br><span class="line">    <span class="keyword">reg</span>          FF;            <span class="comment">//标志寄存器</span></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">1</span>:<span class="number">0</span>]  head_buf;      <span class="comment">//启动信号缓冲区</span></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">1</span>:<span class="number">0</span>]  stop_buf;      <span class="comment">//停止信号缓冲区</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">8</span>:<span class="number">0</span>]  sh8out_state;  <span class="comment">//写状态寄存器</span></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">9</span>:<span class="number">0</span>]  sh8in_state;   <span class="comment">//读状态寄存器</span></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">2</span>:<span class="number">0</span>]  head_state;    <span class="comment">//启动状态寄存器</span></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">2</span>:<span class="number">0</span>]  stop_state;    <span class="comment">//停止状态寄存器</span></span><br><span class="line">    <span class="keyword">reg</span>   [<span class="number">10</span>:<span class="number">0</span>] main_state;    <span class="comment">//主状态寄存器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>          link_sda;      <span class="comment">//sda数据输入EEPROM开关</span></span><br><span class="line">    <span class="keyword">reg</span>          link_read;     <span class="comment">//EEPROM读操作开关</span></span><br><span class="line">    <span class="keyword">reg</span>          link_write;    <span class="comment">//EEPROM写操作开关</span></span><br><span class="line">    <span class="keyword">reg</span>          link_head;     <span class="comment">//启动信号开关</span></span><br><span class="line">    <span class="keyword">reg</span>          link_stop;     <span class="comment">//停止信号开关</span></span><br><span class="line">    <span class="keyword">wire</span>  sda1,sda2,sda3,sda4;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//缓冲区与SDA接口逻辑绑定</span></span><br><span class="line">    <span class="keyword">assign</span>  sda1 = (link_head) ? head_buf[<span class="number">1</span>] : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span>  sda2 = (link_write) ? sh8out_buf[<span class="number">7</span>] : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span>  sda3 = (link_stop) ? stop_buf[<span class="number">1</span>] : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span>  sda4 = (sda1 | sda2 |sda3);</span><br><span class="line">    <span class="keyword">assign</span>  SDA = (link_sda) ? sda4 : <span class="number">1&#x27;bz</span>;</span><br><span class="line">    <span class="keyword">assign</span>  DATA = (link_read) ? data_from_rm : <span class="number">8&#x27;hzz</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span></span><br><span class="line">                <span class="comment">/****独热码****/</span></span><br><span class="line"></span><br><span class="line">                <span class="comment">//主状态机状态定义</span></span><br><span class="line">                Idle            =   <span class="number">11&#x27;b00000000001</span>,</span><br><span class="line">                Ready           =   <span class="number">11&#x27;b00000000010</span>,</span><br><span class="line">                Write_start     =   <span class="number">11&#x27;b00000000100</span>,</span><br><span class="line">                Ctrl_write      =   <span class="number">11&#x27;b00000001000</span>,</span><br><span class="line">                Addr_write      =   <span class="number">11&#x27;b00000010000</span>,</span><br><span class="line">                Data_write      =   <span class="number">11&#x27;b00000100000</span>,</span><br><span class="line">                Read_write      =   <span class="number">11&#x27;b00001000000</span>,</span><br><span class="line">                Ctrl_write      =   <span class="number">11&#x27;b00010000000</span>,</span><br><span class="line">                Data_write      =   <span class="number">11&#x27;b00100000000</span>,</span><br><span class="line">                Stop            =   <span class="number">11&#x27;b01000000000</span>,</span><br><span class="line">                Ackn            =   <span class="number">11&#x27;b10000000000</span>,</span><br><span class="line">                <span class="comment">//并行数据串行输出状态定义</span></span><br><span class="line">                sh8out_bit7     =   <span class="number">9&#x27;b000000001</span>,</span><br><span class="line">                sh8out_bit6     =   <span class="number">9&#x27;b000000010</span>,</span><br><span class="line">                sh8out_bit5     =   <span class="number">9&#x27;h000000100</span>,</span><br><span class="line">                sh8out_bit4     =   <span class="number">9&#x27;b000001000</span>,</span><br><span class="line">                sh8out_bit3     =   <span class="number">9&#x27;b000010000</span>,</span><br><span class="line">                sh8out_bit2     =   <span class="number">9&#x27;b000100000</span>,</span><br><span class="line">                sh8out_bit1     =   <span class="number">9&#x27;b001000000</span>,</span><br><span class="line">                sh8out_bit0     =   <span class="number">9&#x27;b010000000</span>,</span><br><span class="line">                sh8out_end      =   <span class="number">9&#x27;h100000000</span>,</span><br><span class="line">                <span class="comment">//串行数据并行输出状态</span></span><br><span class="line">                sh8in_begin     = <span class="number">10&#x27;b0000000001</span>,</span><br><span class="line">                sh8in_bit7      = <span class="number">10&#x27;b0000000010</span>,</span><br><span class="line">                sh8in_bit6      = <span class="number">10&#x27;b0000000100</span>,</span><br><span class="line">                sh8in_bit5      = <span class="number">10&#x27;b0000001000</span>,</span><br><span class="line">                sh8in_bit4      = <span class="number">10&#x27;b0000010000</span>,</span><br><span class="line">                sh8in_bit3      = <span class="number">10&#x27;b0000100000</span>,</span><br><span class="line">                sh8in_bit2      = <span class="number">10&#x27;b0001000000</span>,</span><br><span class="line">                sh8in_bit1      = <span class="number">10&#x27;b0010000000</span>,</span><br><span class="line">                sh8in_bit0      = <span class="number">10&#x27;b0100000000</span>.</span><br><span class="line">                sh8in_end       = <span class="number">10&#x27;b1000000000</span>,</span><br><span class="line">                <span class="comment">//启动状态</span></span><br><span class="line">                head_begin      = <span class="number">3&#x27;b001</span>,</span><br><span class="line">                head_bit        = <span class="number">3&#x27;b010</span>,</span><br><span class="line">                head_end        = <span class="number">3&#x27;b100</span>,</span><br><span class="line">                <span class="comment">//停止状态</span></span><br><span class="line">                stop_begin      = <span class="number">3&#x27;b001</span>,</span><br><span class="line">                stop_bit        = <span class="number">3&#x27;b010</span>,</span><br><span class="line">                stop_end        = <span class="number">3&#x27;b100</span>,</span><br><span class="line"></span><br><span class="line">                YES             = <span class="number">1</span>,</span><br><span class="line">                NO              = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">//产生串行时钟SCL，设定为输入时钟的2分频</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> CLK)</span><br><span class="line">        <span class="keyword">if</span>(RESET)   SCL &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span>        SCL &lt;= ~SCL;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//主状态机程序</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">        <span class="keyword">if</span>(RESET)       <span class="comment">//复位高电平有效</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                link_read  &lt;= NO;</span><br><span class="line">                link_write &lt;= NO;</span><br><span class="line">                link_head  &lt;= NO;</span><br><span class="line">                link_stop  &lt;= NO;</span><br><span class="line">                link_sda   &lt;= NO;</span><br><span class="line">                ACK        &lt;= <span class="number">0</span>;</span><br><span class="line">                RF         &lt;= <span class="number">0</span>;</span><br><span class="line">                WF         &lt;= <span class="number">0</span>;</span><br><span class="line">                FF         &lt;= <span class="number">0</span>;</span><br><span class="line">                main_state &lt;= Idle;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">casex</span>(main_state)</span><br><span class="line">                    Idle:</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_read  &lt;= NO;</span><br><span class="line">                            link_write &lt;= NO;</span><br><span class="line">                            link_head  &lt;= NO;</span><br><span class="line">                            link_stop  &lt;= NO;</span><br><span class="line">                            link_sda   &lt;= NO;</span><br><span class="line">                            <span class="keyword">if</span>(WR)</span><br><span class="line">                                <span class="keyword">begin</span></span><br><span class="line">                                    WF &lt;= <span class="number">1</span>;</span><br><span class="line">                                    main_state &lt;= Ready;</span><br><span class="line">                                <span class="keyword">end</span></span><br><span class="line">                            <span class="keyword">else</span> <span class="keyword">if</span>(RD)</span><br><span class="line">                                <span class="keyword">begin</span></span><br><span class="line">                                    RF &lt;= <span class="number">1</span>;</span><br><span class="line">                                    main_state &lt;= Ready;</span><br><span class="line">                                <span class="keyword">end</span></span><br><span class="line">                            <span class="keyword">else</span></span><br><span class="line">                                <span class="keyword">begin</span></span><br><span class="line">                                    WF &lt;= <span class="number">0</span>;</span><br><span class="line">                                    RF &lt;= <span class="number">0</span>;</span><br><span class="line">                                    main_state &lt;= Idle;</span><br><span class="line">                                <span class="keyword">end</span></span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    Ready: </span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_read     &lt;= NO;</span><br><span class="line">                            link_write    &lt;= NO;</span><br><span class="line">                            link_stop     &lt;= NO;</span><br><span class="line">                            link_head     &lt;= YES;  <span class="comment">//允许开始信号缓冲区1引脚并入SDA</span></span><br><span class="line">                            link_sda      &lt;= YES;  <span class="comment">//SDA允许接入</span></span><br><span class="line">                            head_buf[<span class="number">1</span>:<span class="number">0</span>] &lt;= <span class="number">2&#x27;b10</span>;</span><br><span class="line">                            stop_buf[<span class="number">1</span>:<span class="number">0</span>] &lt;= <span class="number">2&#x27;b01</span>;</span><br><span class="line">                            head_state    &lt;= head_begin;</span><br><span class="line">                            FF            &lt;= <span class="number">0</span>;</span><br><span class="line">                            ACK           &lt;= <span class="number">0</span>;</span><br><span class="line">                            main_state    &lt;= Write_start;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">                    Write_start:</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            <span class="keyword">if</span>(FF == <span class="number">0</span>)     shift_head;</span><br><span class="line">                            <span class="keyword">else</span>    </span><br><span class="line">                                <span class="keyword">begin</span></span><br><span class="line">                                    sh8out_buf[<span class="number">7</span>:<span class="number">0</span>] &lt;= &#123;<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>,ADDR[<span class="number">10</span>:<span class="number">8</span>],<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                                    link_head    &lt;=  NO;</span><br><span class="line">                                    link_write   &lt;=  YES;</span><br><span class="line">                                    FF           &lt;=  <span class="number">0</span>;</span><br><span class="line">                                    sh8out_state &lt;=  sh8out_bit6;</span><br><span class="line">                                    main_state   &lt;=  Ctrl_write;</span><br><span class="line">                                <span class="keyword">end</span></span><br><span class="line">                    </span><br><span class="line">                    Ctrl_write:</span><br><span class="line">                        <span class="keyword">if</span>(FF == <span class="number">0</span>)         shift8_out;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            <span class="keyword">begin</span></span><br><span class="line">                                sh8out_state    &lt;= sh8out_bit7;</span><br><span class="line">                                sh8out_buf[<span class="number">7</span>:<span class="number">0</span>] &lt;= ADDR[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">                                FF              &lt;= <span class="number">0</span>;</span><br><span class="line">                                main_state      &lt;= Addr_write;</span><br><span class="line">                            <span class="keyword">end</span></span><br><span class="line">                    </span><br><span class="line">                    Addr_write:</span><br><span class="line">                        <span class="keyword">if</span>(FF == <span class="number">0</span>)         shift8_out;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            <span class="keyword">begin</span></span><br><span class="line">                                FF    &lt;= <span class="number">0</span>;</span><br><span class="line">                                <span class="keyword">if</span>(WF)</span><br><span class="line">                                    <span class="keyword">begin</span></span><br><span class="line">                                        sh8out_state    &lt;= sh8out_bit7;</span><br><span class="line">                                        sh8out_buf[<span class="number">7</span>:<span class="number">0</span>] &lt;= DATA;</span><br><span class="line">                                        main_state      &lt;= Data_write;</span><br><span class="line">                                    <span class="keyword">end</span></span><br><span class="line">                                <span class="keyword">else</span> <span class="keyword">if</span>(RF)    <span class="comment">//书里用if</span></span><br><span class="line">                                    <span class="keyword">begin</span></span><br><span class="line">                                        head_buf   &lt;= <span class="number">2&#x27;b10</span>;</span><br><span class="line">                                        head_state &lt;= head_begin;</span><br><span class="line">                                        main_state &lt;= Read_start;</span><br><span class="line">                                    <span class="keyword">end</span></span><br><span class="line">                            <span class="keyword">end</span></span><br><span class="line">                    </span><br><span class="line">                    Data_write:</span><br><span class="line">                        <span class="keyword">if</span>(FF == <span class="number">0</span>)         shift8_out;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            <span class="keyword">begin</span></span><br><span class="line">                                stop_state    &lt;=  stop_begin;</span><br><span class="line">                                main_state    &lt;=  Stop;</span><br><span class="line">                                link_write    &lt;=  NO;</span><br><span class="line">                                FF            &lt;=  <span class="number">0</span>;</span><br><span class="line">                            <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">                    Read_start:</span><br><span class="line">                        <span class="keyword">if</span>(FF == <span class="number">0</span>)         shift_head;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            <span class="keyword">begin</span></span><br><span class="line">                                sh8out_buf   &lt;= &#123;<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>,ADDR[<span class="number">10</span>:<span class="number">8</span>],<span class="number">1&#x27;b1</span>&#125;;</span><br><span class="line">                                link_head    &lt;= NO;</span><br><span class="line">                                link_sda     &lt;= YES;</span><br><span class="line">                                link_write   &lt;= YES;</span><br><span class="line">                                FF           &lt;= <span class="number">0</span>;</span><br><span class="line">                                sh8out_state &lt;= sh8out_bit6;</span><br><span class="line">                                main_state   &lt;= Ctrl_read;</span><br><span class="line">                            <span class="keyword">end</span></span><br><span class="line">                    Ctrl_read:</span><br><span class="line">                        <span class="keyword">if</span>(FF == <span class="number">0</span>)         shift8_out;</span><br><span class="line">                        <span class="keyword">else</span>    </span><br><span class="line">                            <span class="keyword">begin</span></span><br><span class="line">                                link_sda    &lt;= NO;</span><br><span class="line">                                link_write  &lt;= NO;</span><br><span class="line">                                FF          &lt;= <span class="number">0</span>;</span><br><span class="line">                                sh8in_state &lt;= sh8in_begin;</span><br><span class="line">                                main_state  &lt;= Data_read;</span><br><span class="line">                            <span class="keyword">end</span></span><br><span class="line">                    Data_read:</span><br><span class="line">                        <span class="keyword">if</span>(FF == <span class="number">0</span>)         shift8_in;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            <span class="keyword">begin</span></span><br><span class="line">                                link_stop   &lt;= YES;</span><br><span class="line">                                link_sda    &lt;= YES;</span><br><span class="line">                                stop_state  &lt;= stop_bit;</span><br><span class="line">                                FF          &lt;= <span class="number">0</span>;</span><br><span class="line">                                main_state  &lt;= Stop;</span><br><span class="line">                            <span class="keyword">end</span></span><br><span class="line">                    Stop:</span><br><span class="line">                        <span class="keyword">if</span>(FF == <span class="number">0</span>)         shift_stop;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            <span class="keyword">begin</span></span><br><span class="line">                                ACK        &lt;= <span class="number">1</span>;</span><br><span class="line">                                FF         &lt;= <span class="number">0</span>;</span><br><span class="line">                                main_state &lt;= Ackn;</span><br><span class="line">                            <span class="keyword">end</span></span><br><span class="line">                    Ackn:</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            ACK             &lt;= <span class="number">0</span>;</span><br><span class="line">                            WF              &lt;= <span class="number">0</span>;</span><br><span class="line">                            RF              &lt;= <span class="number">0</span>;</span><br><span class="line">                            main_state  &lt;= Idle;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">default</span>:    main_state &lt;= Idle;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> shift8_in;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">casex</span>(sh8in_state)</span><br><span class="line">                sh8in_begin:    </span><br><span class="line">                    sh8in_state              &lt;= sh8in_bit7;</span><br><span class="line"></span><br><span class="line">                sh8in_bit7:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">7</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit6;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit7;</span><br><span class="line"></span><br><span class="line">                sh8in_bit6:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">6</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit5;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit6;</span><br><span class="line"></span><br><span class="line">                sh8in_bit5:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">5</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit4;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit5;</span><br><span class="line"></span><br><span class="line">                sh8in_bit4:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">4</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit3;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit4;</span><br><span class="line"></span><br><span class="line">                sh8in_bit3:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">3</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit2;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit3;</span><br><span class="line"></span><br><span class="line">                sh8in_bit2:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">2</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit1;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit2;</span><br><span class="line"></span><br><span class="line">                sh8in_bit1:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">1</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit0;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit1;</span><br><span class="line"></span><br><span class="line">                sh8in_bit0:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            data_from_rm[<span class="number">0</span>]  &lt;= SDA;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_end;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_bit0;</span><br><span class="line"></span><br><span class="line">                sh8in_end:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_read        &lt;= YES;</span><br><span class="line">                            FF               &lt;= <span class="number">1</span>;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit7;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8in_state      &lt;= sh8in_end;</span><br><span class="line"></span><br><span class="line">                <span class="keyword">default</span>:    </span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_read        &lt;= NO;</span><br><span class="line">                            sh8in_state      &lt;= sh8in_bit7;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> shift8_out;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">casex</span>(sh8out_state)</span><br><span class="line">                sh8out_bit7: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_sda        &lt;= YES;</span><br><span class="line">                            link_write      &lt;= YES;</span><br><span class="line">                            sh8out_state    &lt;= sh8out_bit6;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit7;</span><br><span class="line"></span><br><span class="line">                sh8out_bit6: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_sda        &lt;= YES;</span><br><span class="line">                            link_write      &lt;= YES;</span><br><span class="line">                            sh8out_state    &lt;= sh8out_bit5;</span><br><span class="line">                            sh8out_buf      &lt;= sh8out_buf&lt;&lt;<span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit6;</span><br><span class="line"></span><br><span class="line">                sh8out_bit5: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            sh8out_state    &lt;= sh8out_bit4;</span><br><span class="line">                            sh8out_buf      &lt;= sh8out_buf&lt;&lt;<span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit5;</span><br><span class="line"></span><br><span class="line">                sh8out_bit4: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            sh8out_state    &lt;= sh8out_bit3;</span><br><span class="line">                            sh8out_buf      &lt;= sh8out_buf&lt;&lt;<span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit4;</span><br><span class="line"></span><br><span class="line">                sh8out_bit3: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            sh8out_state    &lt;= sh8out_bit2;</span><br><span class="line">                            sh8out_buf      &lt;= sh8out_buf&lt;&lt;<span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit3;</span><br><span class="line"></span><br><span class="line">                sh8out_bit2: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            sh8out_state    &lt;= sh8out_bit1;</span><br><span class="line">                            sh8out_buf      &lt;= sh8out_buf&lt;&lt;<span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit2;</span><br><span class="line"></span><br><span class="line">                sh8out_bit1: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            sh8out_state    &lt;= sh8out_bit0;</span><br><span class="line">                            sh8out_buf      &lt;= sh8out_buf&lt;&lt;<span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit1;</span><br><span class="line"></span><br><span class="line">                sh8out_bit0: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            sh8out_state    &lt;= sh8out_end;</span><br><span class="line">                            sh8out_buf      &lt;= sh8out_buf&lt;&lt;<span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_bit0;</span><br><span class="line"></span><br><span class="line">                sh8out_end: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_sda        &lt;= NO;</span><br><span class="line">                            link_write      &lt;= NO;</span><br><span class="line">                            FF              &lt;= <span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    sh8out_state    &lt;= sh8out_end;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> shift_head;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">casex</span>(head_state)</span><br><span class="line">                head_begin:</span><br><span class="line">                    <span class="keyword">if</span>(!SCL)    </span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_write      &lt;= NO;</span><br><span class="line">                            link_sda        &lt;= YES;</span><br><span class="line">                            link_head       &lt;= YES;</span><br><span class="line">                            head_state      &lt;= head_bit;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    head_state      &lt;= head_begin;</span><br><span class="line"></span><br><span class="line">                head_bit:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)    </span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            FF              &lt;= <span class="number">1</span>;</span><br><span class="line">                            head_buf        &lt;= head_buf &lt;&lt; <span class="number">1</span>;</span><br><span class="line">                            head_state      &lt;= head_end;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    head_state      &lt;= head_bit;</span><br><span class="line"></span><br><span class="line">                head_end:</span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_head       &lt;=  NO;</span><br><span class="line">                            link_write      &lt;=  YES;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    head_state      &lt;=  head_end;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> shift_stop;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">casex</span>(stop_state)</span><br><span class="line">                stop_begin: </span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_sda        &lt;=  YES;</span><br><span class="line">                            link_write      &lt;=  NO;</span><br><span class="line">                            link_stop       &lt;=  YES;</span><br><span class="line">                            stop_state      &lt;=  stop_bit;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    stop_state      &lt;=  stop_begin;</span><br><span class="line"></span><br><span class="line">                stop_bit:</span><br><span class="line">                    <span class="keyword">if</span>(SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            stop_buf        &lt;=  stop_buf &lt;&lt; <span class="number">1</span>;</span><br><span class="line">                            stop_state      &lt;=  stop_end;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    stop_state      &lt;=  stop_bit;</span><br><span class="line">                </span><br><span class="line">                stop_end:</span><br><span class="line">                    <span class="keyword">if</span>(!SCL)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            link_head       &lt;=  NO;</span><br><span class="line">                            link_stop       &lt;=  NO;</span><br><span class="line">                            link_sda        &lt;=  NO;</span><br><span class="line">                            FF              &lt;=  <span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span>    stop_state      &lt;=  stop_end;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>上述程序的结构为：<br>
<img src="./%E8%AF%BB%E5%86%99%E5%99%A8%E7%A8%8B%E5%BA%8F%E7%BB%93%E6%9E%84.svg" alt="读写器程序结构"></p>
<blockquote>
<p>上述程序中状态转移部分和输出变化部分都写在一个过程块里，不够直观，<br>
应该将其分成两个比较好。</p>
</blockquote>
<h1>顶层模块建模</h1>
<p>可分为信号源模块与仿真测试模块。<br>
信号源要求能产生相应的读信号、写信号、并行地址信号、并行数据信号，并能接收串行EEPROM读写器件的应答ACK，<br>
一次调节发送或接收数据的速度。</p>
<p>在下面程序中，<br>
写操作时输入的地址信号和数据信号的数据通过系统命令<code>$readmemh</code>从addr.dat和data.dat文件中取得，<br>
读操作时从EEPROM读出的数据存入文件eeprom.dat。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//signal.v</span></span><br><span class="line"><span class="comment">//本模块为行为模块，不可综合</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span>    timeslice 200</span></span><br><span class="line"><span class="keyword">module</span> Signal(RESET,CLK,RD,WR,ADDR,ACK,DATA);</span><br><span class="line">    <span class="keyword">output</span>          RESET;</span><br><span class="line">    <span class="keyword">output</span>          CLK;</span><br><span class="line">    <span class="keyword">output</span>          RD,WR;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">10</span>:<span class="number">0</span>]   ADDR;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>           ACK;</span><br><span class="line">    <span class="keyword">inout</span> [<span class="number">7</span>:<span class="number">0</span>]     DATA;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span>             RESET;</span><br><span class="line">    <span class="keyword">reg</span>             CLK;</span><br><span class="line">    <span class="keyword">reg</span>             RD,WR;</span><br><span class="line">    <span class="keyword">reg</span>             W_R;  <span class="comment">//低电平表示写操作，高电平表示读</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">10</span>:<span class="number">0</span>]      ADDR;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]       data_to_eeprom;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">10</span>:<span class="number">0</span>]      addr_mem[<span class="number">0</span>:<span class="number">255</span>];</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]       data_mem[<span class="number">0</span>:<span class="number">255</span>];</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]       ROM[<span class="number">1</span>:<span class="number">2048</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">integer</span>         i,j;</span><br><span class="line">    <span class="keyword">integer</span>         OUTFILE;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> DATA = (W_R) ? <span class="number">8&#x27;bz</span> : data_to_eeprom;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//时钟信号输入</span></span><br><span class="line">    <span class="keyword">always</span> <span class="variable">#(`timeslice / 2)</span></span><br><span class="line">        CLK = ~CLK;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//读写信号输入</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            RESET = <span class="number">1</span>;</span><br><span class="line">            i     = <span class="number">0</span>;</span><br><span class="line">            j     = <span class="number">0</span>;</span><br><span class="line">            W_R   = <span class="number">0</span>;</span><br><span class="line">            RD    = <span class="number">0</span>;</span><br><span class="line">            WR    = <span class="number">0</span>;</span><br><span class="line">            #<span class="number">1000</span>;</span><br><span class="line">            RESET = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">repeat</span>(<span class="number">15</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="variable">#(5 * `timeslice)</span>;</span><br><span class="line">                    WR = <span class="number">1</span>;</span><br><span class="line">                    <span class="variable">#(`timeslice)</span>;</span><br><span class="line">                    WR = <span class="number">0</span>;</span><br><span class="line">                    @(<span class="keyword">posedge</span> ACK);</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            <span class="variable">#(10 * `timeslice)</span>;</span><br><span class="line">            W_R = <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">repeat</span>(<span class="number">15</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="variable">#(5 * `timeslice)</span>;</span><br><span class="line">                    RD = <span class="number">1</span>;</span><br><span class="line">                    <span class="variable">#(`timeslice)</span>;</span><br><span class="line">                    RD = <span class="number">0</span>;</span><br><span class="line">                    @(<span class="keyword">posedge</span> ACK);</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数据准备</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            OUTFILE = <span class="built_in">$fopen</span>(<span class="string">&quot;./eeprom.dat&quot;</span>);</span><br><span class="line">            <span class="built_in">$readmemh</span>(<span class="string">&quot;./addr.dat&quot;</span>,addr_mem);</span><br><span class="line">            <span class="built_in">$readmemh</span>(<span class="string">&quot;./data.dat&quot;</span>,data_mem);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//写操作</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">&quot;--------writing--------&quot;</span>);</span><br><span class="line">            <span class="variable">#(2 * `timeslice)</span>;</span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;=<span class="number">15</span>;i=i+<span class="number">1</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    ADDR = addr_mem[i];</span><br><span class="line">                    data_to_eeprom = data_mem[i];</span><br><span class="line">                    <span class="built_in">$fdisplay</span>(OUTFILE,<span class="string">&quot;@%0h    %0h&quot;</span>,ADDR,data_to_eeprom);</span><br><span class="line">                    @(<span class="keyword">posedge</span> ACK);</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读操作</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        @(<span class="keyword">posedge</span> W_R)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            ADDR = addr_mem[<span class="number">0</span>];</span><br><span class="line">            <span class="built_in">$fclose</span>(OUTFILE);</span><br><span class="line">            <span class="built_in">$readmemh</span>(<span class="string">&quot;./eeprom.dat&quot;</span>,ROM);</span><br><span class="line"></span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">&quot;--------Reading--------&quot;</span>);</span><br><span class="line">            <span class="keyword">for</span>(j=<span class="number">0</span>;j&lt;=<span class="number">15</span>;j=j+<span class="number">1</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    ADDR = addr_mem[j];</span><br><span class="line">                    @(<span class="keyword">posedge</span> ACK);</span><br><span class="line">                    <span class="keyword">if</span>(DATA == ROM[ADDR])  <span class="comment">//校验数据</span></span><br><span class="line">                        <span class="built_in">$display</span>(<span class="string">&quot;DATA %0h == ROM[%0h] --- READ RIGHT&quot;</span>,DATA,ADDR);</span><br><span class="line">                    <span class="keyword">else</span></span><br><span class="line">                        <span class="built_in">$display</span>(<span class="string">&quot;DATA %0h != ROM[%0h] --- READ WRONG&quot;</span>,DATA,ADDR);</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//顶层模块</span></span><br><span class="line"><span class="comment">//为行为模块，不可综合</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;./Signal.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;./EEPROM.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;./EEPROM_WR.v&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> Top;</span><br><span class="line">    <span class="keyword">wire</span> RESET;</span><br><span class="line">    <span class="keyword">wire</span> CLK;</span><br><span class="line">    <span class="keyword">wire</span> RD,WR;</span><br><span class="line">    <span class="keyword">wire</span> ACK;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">10</span>:<span class="number">0</span>] ADDR;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]  DATA;</span><br><span class="line">    <span class="keyword">wire</span> SCL;</span><br><span class="line">    <span class="keyword">wire</span> SDA;</span><br><span class="line"></span><br><span class="line">    Signal      signal(<span class="variable">.RESET</span>(RESET),<span class="variable">.CLK</span>(CLK),<span class="variable">.RD</span>(RD),<span class="variable">.WR</span>(WR),<span class="variable">.ADDR</span>(ADDR),<span class="variable">.ACK</span>(ACK),<span class="variable">.DATA</span>(DATA));</span><br><span class="line">    EEPROM_WR   eeprom_wr(<span class="variable">.RESET</span>(RESET),<span class="variable">.SDA</span>(SDA),<span class="variable">.SCL</span>(SCL),<span class="variable">.ACK</span>(ACK),<span class="variable">.CLK</span>(CLK),<span class="variable">.WR</span>(WR),<span class="variable">.RD</span>(RD),<span class="variable">.ADDR</span>(ADDR),<span class="variable">.DATA</span>(DATA));</span><br><span class="line">    EEPROM      eeprom(<span class="variable">.sda</span>(SDA),<span class="variable">.scl</span>(SCL));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>仿真结果</h1>
<p>书中所得的仿真波形：<br>
<img src="./%E5%89%8D%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2.png" alt="前仿真波形"><br>
(环境：WINDOWS NT 4.0，Synplify，Actel Designer，Altera Maxplus9.3,ModelSim Verilog)</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/">http://example.com/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/12/02/verilog_%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/" title="verilog_阻塞与非阻塞赋值"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">verilog_阻塞与非阻塞赋值</div></div><div class="info-2"><div class="info-item-1">阻塞赋值与非阻塞赋值 一般的，要求：  描述组合逻辑的always块中用阻塞赋值&lt;=； 描述时序逻辑的always块中用非阻塞赋值=  记：  RHS——方程式右边 LHS——方程式左边   阻塞赋值是指过程块中的语句是串行执行的（即一条语句执行完成才能执行下一条语句）； 非阻塞赋值是指过程块中的语句是并行执行的，即所有的语句都同时计算RHS，然后再同时更新LHS。  一般可综合的阻塞赋值操作在RHS中不能有延迟（即使零延迟也不允许）。 如果在一个过程块中阻塞赋值的RHS相关变量正好是另一个过程块中阻塞赋值的LHS变量，这两个过程块又用同一个是时钟沿触发，就很容易出现竞争现象。 而对于非阻塞赋值，其只能用于对reg型变量进行赋值，因此只能用在过程块中。 举例说明： 12345678910111213module pipe(input d,input clk,output q3);reg q1,q2,q3;always@(posedge clk)    begin        q1=d;     //第一个赋值句        q2=q1;    //第二个赋值句    ...</div></div></div></a><a class="pagination-related" href="/2023/12/09/TI_DSP_TMS320C28x_IQmath%E5%BA%93/" title="TI_DSP_TMS320C28x_IQmath库"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">TI_DSP_TMS320C28x_IQmath库</div></div><div class="info-2"><div class="info-item-1">官网文档 参考链接 概述 德州仪器 TMS320C28x IQmath 库是一套高度优化的高精度数学函数库， 供C/C++程序员在TMS320C28x器件上将浮点算法无缝移植到定点代码中。 这些例程通常用于计算密集型实时应用，在这些应用中，最佳执行速度和高精度至关重要。 通过使用这些例程，可以获得比用标准ANSIC语言编写的同等代码快得多的执行速度。 IQmath库包含五部分：  IQmath头文件  C 程序使用IQmathLib.h C++ 程序使用IQmathLib.h和IQmathCPP.h   IQmath库 该库包含所有 IQmath 函数和查找表。该库有两个版本:  IQmath.lib: 这是一个索引库，根据 CCS 10.x 中的选项，项目中将使用相应的 EABI 或 COFF 库。 该索引库使用IQmath_coff.lib和IQmath_eabi.lib库创建。 IQmath_f32.lib: 这是一个索引库，根据 CCS 10.x 中的选项，项目中将使用相应的 EABI 或 COFF 库。 该库可与使用 --float_support=fpu32...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_原语UDP</div></div><div class="info-2"><div class="info-item-1">用户定义的原语UDP 利用UDP可自定义设计基本逻辑元件的功能。 由于UDP是用查表的方法来确定输出的， 用仿真器进行仿真时对它的处理速度比一般编写的模块要快很多。 UDP只能描述简单的能用真值表描述的组合或时序逻辑。 基本语法 1234567891011121314151617primitive gate_name(out_1,in_1,in_2,in_3,...)     output out_1;    input  in_1,in_2,...;    reg    out_1;    initial        begin            //输出端口寄存器或时序逻辑内部寄存器赋初值(0,1或X)        end    table     //真值表,下面lg表示0，1，或X       in_1          in_2       in_3      ...   :  out_1        lg             lg          lg      ...   :  lg;       lg             lg        ...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/" title="verilog_数据类型与基本语法"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_数据类型与基本语法</div></div><div class="info-2"><div class="info-item-1">模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 模块的端口 12345678910111213141516//定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5);   //没有顺序要求    //声明输入端口    input port_1;       //不声明端口位宽时默认为1bit    input[2:0] port_2;  //声明端口位宽为3        //声明输出端口    output port_3;    output[2:0] port_4    //声明输入输出口    inout[1:0] port_5;    //逻辑部分endmodule 也可以直接在模块声明中直接指明接口类型： 12module block_1(input port_1,input[2:0] port_2,output port_3,output[2:0]port_4,inout[2:0]...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_基本概念</div></div><div class="info-2"><div class="info-item-1">HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  Verilog...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/" title="verilog_模型的不同抽象级别"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_模型的不同抽象级别</div></div><div class="info-2"><div class="info-item-1">概述 一个物理电路可以从不同层次来描述（抽象）， 从行为和功能的角度来描述称为行为模块； 从电路结构的角度来描述称为结构模块。 抽象可分为以下五级：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  对于数字系统的逻辑设计，需要熟练掌握前四级。 门级 Verilog中有关门类型的关键字有26个，最基本的有8个：  与and 与非nand 或非nor 或or 异或xor 异或非xnor 缓冲器buf 非not  门的定义方法： 123门类型 [驱动能力][延时] 门实例名(输出端口,输入端口1,输入端口2,..);  ...</div></div></div></a><a class="pagination-related" href="/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/" title="verilog_综合的实例"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="info-item-2">verilog_综合的实例</div></div><div class="info-2"><div class="info-item-1">可综合的Verilog格式规范   每个always块只能由一个事件控制@(event_expression)，而且要紧跟在always关键字后；   always块可以表示时序逻辑或组合逻辑， 也可以既表示电平敏感的透明锁存器又同时表示组合逻辑，但并不推荐这种描述方法，因为容易产生错误和多余的电平敏感的透明锁存器， 如果要为电平敏感的锁存器建模，可使用连续赋值语句。   每个表示时序的always块只能由一个时钟跳变沿触发，置位或复位最好也由该时钟跳变沿触发；   每个在always块中赋值的信号都必须定义为reg型或整型。 而且对同一个变量赋值只允许在一个always块内进行。   将信号赋值位'bx，综合器就将其解释为无关状态，这样生成的硬件电路最简洁。   Verilog HDL描述的异步状态机是不能综合的，如果一定要设计异步状态机，可以使用电路图输入的方法设计。   always块中应避免组合反馈回路。 每次执行always块时，在生成组合逻辑的always块中赋值表达式右侧都必须有明确的值，即在赋值表达式右侧的信号都必须在 always...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">93</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">92</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">I2C总线协议</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">设计对象</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">测试结构</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">EEPROM行为模型</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">5.</span> <span class="toc-text">读写控制器建模</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">6.</span> <span class="toc-text">顶层模块建模</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">7.</span> <span class="toc-text">仿真结果</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/12/26/FPGA_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA_基本结构"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA_基本结构"/></a><div class="content"><a class="title" href="/2024/12/26/FPGA_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA_基本结构">FPGA_基本结构</a><time datetime="2024-12-26T01:33:15.000Z" title="发表于 2024-12-26 09:33:15">2024-12-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/24/TI_DSP_C2000%E8%AE%A1%E7%AE%97%E5%8A%A0%E9%80%9F/" title="TI_DSP_C2000计算加速"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_C2000计算加速"/></a><div class="content"><a class="title" href="/2024/12/24/TI_DSP_C2000%E8%AE%A1%E7%AE%97%E5%8A%A0%E9%80%9F/" title="TI_DSP_C2000计算加速">TI_DSP_C2000计算加速</a><time datetime="2024-12-24T02:33:24.000Z" title="发表于 2024-12-24 10:33:24">2024-12-24</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_EMIF"/></a><div class="content"><a class="title" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF">TI_DSP_TMS320F28377D_EMIF</a><time datetime="2024-12-16T03:10:24.000Z" title="发表于 2024-12-16 11:10:24">2024-12-16</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>