# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test_ldpc.srcs/sources_1/ip/ten_bit" --include "../../../../test_ldpc.srcs/sources_1/ip/ber_pll" \
"../../../../test_ldpc.srcs/sources_1/ip/ila_1/sim/ila_1.v" \
"../../../../test_ldpc.srcs/sources_1/ip/ber_ila/sim/ber_ila.v" \
"../../../../test_ldpc.srcs/sources_1/ip/data_pri/sim/data_pri.v" \
"../../../../test_ldpc.srcs/sources_1/ip/ber_fifo/sim/ber_fifo.v" \
"../../../../test_ldpc.srcs/sources_1/ip/ber_pll/ber_pll_clk_wiz.v" \
"../../../../test_ldpc.srcs/sources_1/ip/ber_pll/ber_pll.v" \
"../../../../test_ldpc.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H3_4/sim/H3_4.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H3_3/sim/H3_3.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H3_2/sim/H3_2.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H3_1/sim/H3_1.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H2_4/sim/H2_4.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H2_3/sim/H2_3.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H2_2/sim/H2_2.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H2_1/sim/H2_1.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H1_4/sim/H1_4.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H1_3/sim/H1_3.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H1_2/sim/H1_2.v" \
"../../../../test_ldpc.srcs/sources_1/ip/H1_1/sim/H1_1.v" \
"../../../../test_ldpc.srcs/sources_1/ip/coe4_4/sim/coe4_4.v" \
"../../../../test_ldpc.srcs/sources_1/ip/coe4_3/sim/coe4_3.v" \
"../../../../test_ldpc.srcs/sources_1/ip/coe4_2/sim/coe4_2.v" \
"../../../../test_ldpc.srcs/sources_1/ip/coe4_1/sim/coe4_1.v" \
"../../../../test_ldpc.srcs/sources_1/ip/fifo_in/sim/fifo_in.v" \
"../../../../test_ldpc.srcs/sources_1/ip/ten_bit/ten_bit_clk_wiz.v" \
"../../../../test_ldpc.srcs/sources_1/ip/ten_bit/ten_bit.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_tx_startup_fsm.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_rx_startup_fsm.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode_init.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode_cpll_railing.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode_gt.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode_multi_gt.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_sync_block.v" \
"../../../../test_ldpc.srcs/sources_1/ip/decode/decode.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/all_control.v" \
"../../../../test_ldpc.srcs/sources_1/new/ber_com.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/buff.v" \
"../../../../test_ldpc.srcs/sources_1/imports/example_design/support/decode_common.v" \
"../../../../test_ldpc.srcs/sources_1/imports/example_design/support/decode_common_reset.v" \
"../../../../test_ldpc.srcs/sources_1/imports/example_design/decode_exdes.v" \
"../../../../test_ldpc.srcs/sources_1/imports/example_design/decode_gt_frame_gen.v" \
"../../../../test_ldpc.srcs/sources_1/imports/example_design/support/decode_gt_usrclk_source.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/decode_out.v" \
"../../../../test_ldpc.srcs/sources_1/imports/example_design/support/decode_support.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/error_comp.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/error_control.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/f_control.v" \
"../../../../test_ldpc.srcs/sources_1/new/fifo_ber.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/find_max.v" \
"../../../../test_ldpc.srcs/sources_1/new/fn_1.v" \
"../../../../test_ldpc.srcs/sources_1/new/fn_2.v" \
"../../../../test_ldpc.srcs/sources_1/new/fn_3.v" \
"../../../../test_ldpc.srcs/sources_1/new/fn_4.v" \
"../../../../test_ldpc.srcs/sources_1/imports/decode_code/invert.v" \
"../../../../test_ldpc.srcs/sim_1/new/decode.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
