

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_31_34'
================================================================
* Date:           Thu May 15 14:39:26 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.363 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      166|      166|  0.830 us|  0.830 us|  166|  166|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3  |      164|      164|        25|         20|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 20, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 28 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33.2"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_3 = load i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 35 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j_3, i32 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp, void %for.inc33.2.split, void %for.inc38.2.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31]   --->   Operation 39 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_5_cast16 = zext i6 %j_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 40 'zext' 'j_5_cast16' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%internal_state_addr = getelementptr i32 %internal_state, i64 0, i64 %j_5_cast16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 41 'getelementptr' 'internal_state_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 42 'load' 'internal_state_load' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i6 %j_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 43 'trunc' 'trunc_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln34_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %trunc_ln34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 44 'bitconcatenate' 'zext_ln34_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %zext_ln34_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 45 'zext' 'zext_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%coefficient_addr = getelementptr i32 %coefficient, i64 0, i64 %zext_ln34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 46 'getelementptr' 'coefficient_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 47 'load' 'coefficient_load' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln34 = or i5 %trunc_ln34, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 48 'or' 'or_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln34_18 = zext i5 %or_ln34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 49 'zext' 'zext_ln34_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%internal_state_addr_7 = getelementptr i32 %internal_state, i64 0, i64 %zext_ln34_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 50 'getelementptr' 'internal_state_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%internal_state_load_7 = load i6 %internal_state_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 51 'load' 'internal_state_load_7' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln34_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 52 'bitconcatenate' 'zext_ln34_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34_19 = zext i6 %zext_ln34_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 53 'zext' 'zext_ln34_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%coefficient_addr_7 = getelementptr i32 %coefficient, i64 0, i64 %zext_ln34_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 54 'getelementptr' 'coefficient_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.69ns)   --->   "%coefficient_load_7 = load i6 %coefficient_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 55 'load' 'coefficient_load_7' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln31 = add i6 %j_3, i6 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31]   --->   Operation 56 'add' 'add_ln31' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln31 = store i6 %add_ln31, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31]   --->   Operation 57 'store' 'store_ln31' <Predicate = (!tmp)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 58 [1/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 58 'load' 'internal_state_load' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %internal_state_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 59 'bitcast' 'bitcast_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 60 'load' 'coefficient_load' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast i32 %coefficient_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 61 'bitcast' 'bitcast_ln34_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 62 [4/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %bitcast_ln34, i32 %bitcast_ln34_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 62 'fmul' 'mul31_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (0.69ns)   --->   "%internal_state_load_7 = load i6 %internal_state_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 63 'load' 'internal_state_load_7' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 64 [1/2] (0.69ns)   --->   "%coefficient_load_7 = load i6 %coefficient_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 64 'load' 'coefficient_load_7' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln34_5 = or i5 %trunc_ln34, i5 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 65 'or' 'or_ln34_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln34_20 = zext i5 %or_ln34_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 66 'zext' 'zext_ln34_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%internal_state_addr_8 = getelementptr i32 %internal_state, i64 0, i64 %zext_ln34_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 67 'getelementptr' 'internal_state_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.69ns)   --->   "%internal_state_load_8 = load i6 %internal_state_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 68 'load' 'internal_state_load_8' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln34_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln34_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 69 'bitconcatenate' 'zext_ln34_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln34_21 = zext i6 %zext_ln34_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 70 'zext' 'zext_ln34_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%coefficient_addr_8 = getelementptr i32 %coefficient, i64 0, i64 %zext_ln34_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 71 'getelementptr' 'coefficient_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (0.69ns)   --->   "%coefficient_load_8 = load i6 %coefficient_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 72 'load' 'coefficient_load_8' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln34_6 = or i5 %trunc_ln34, i5 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 73 'or' 'or_ln34_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln34_22 = zext i5 %or_ln34_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 74 'zext' 'zext_ln34_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%internal_state_addr_9 = getelementptr i32 %internal_state, i64 0, i64 %zext_ln34_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 75 'getelementptr' 'internal_state_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.69ns)   --->   "%internal_state_load_9 = load i6 %internal_state_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 76 'load' 'internal_state_load_9' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln34_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln34_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 77 'bitconcatenate' 'zext_ln34_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln34_23 = zext i6 %zext_ln34_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 78 'zext' 'zext_ln34_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%coefficient_addr_9 = getelementptr i32 %coefficient, i64 0, i64 %zext_ln34_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 79 'getelementptr' 'coefficient_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (0.69ns)   --->   "%coefficient_load_9 = load i6 %coefficient_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 80 'load' 'coefficient_load_9' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 81 [3/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %bitcast_ln34, i32 %bitcast_ln34_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 81 'fmul' 'mul31_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast i32 %internal_state_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 82 'bitcast' 'bitcast_ln34_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast i32 %coefficient_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 83 'bitcast' 'bitcast_ln34_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 84 [4/4] (2.32ns)   --->   "%mul31_2_1 = fmul i32 %bitcast_ln34_16, i32 %bitcast_ln34_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 84 'fmul' 'mul31_2_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (0.69ns)   --->   "%internal_state_load_8 = load i6 %internal_state_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 85 'load' 'internal_state_load_8' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 86 [1/2] (0.69ns)   --->   "%coefficient_load_8 = load i6 %coefficient_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 86 'load' 'coefficient_load_8' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 87 [1/2] (0.69ns)   --->   "%internal_state_load_9 = load i6 %internal_state_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 87 'load' 'internal_state_load_9' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 88 [1/2] (0.69ns)   --->   "%coefficient_load_9 = load i6 %coefficient_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 88 'load' 'coefficient_load_9' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 89 [2/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %bitcast_ln34, i32 %bitcast_ln34_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 89 'fmul' 'mul31_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [3/4] (2.32ns)   --->   "%mul31_2_1 = fmul i32 %bitcast_ln34_16, i32 %bitcast_ln34_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 90 'fmul' 'mul31_2_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast i32 %internal_state_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 91 'bitcast' 'bitcast_ln34_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast i32 %coefficient_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 92 'bitcast' 'bitcast_ln34_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 93 [4/4] (2.32ns)   --->   "%mul31_2_2 = fmul i32 %bitcast_ln34_18, i32 %bitcast_ln34_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 93 'fmul' 'mul31_2_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 94 [1/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %bitcast_ln34, i32 %bitcast_ln34_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 94 'fmul' 'mul31_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [2/4] (2.32ns)   --->   "%mul31_2_1 = fmul i32 %bitcast_ln34_16, i32 %bitcast_ln34_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 95 'fmul' 'mul31_2_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [3/4] (2.32ns)   --->   "%mul31_2_2 = fmul i32 %bitcast_ln34_18, i32 %bitcast_ln34_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 96 'fmul' 'mul31_2_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast i32 %internal_state_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 97 'bitcast' 'bitcast_ln34_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast i32 %coefficient_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 98 'bitcast' 'bitcast_ln34_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 99 [4/4] (2.32ns)   --->   "%mul31_2_3 = fmul i32 %bitcast_ln34_20, i32 %bitcast_ln34_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 99 'fmul' 'mul31_2_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 130 'load' 'sum_load' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_10_out, i32 %sum_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 100 'load' 'sum_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 101 [5/5] (2.97ns)   --->   "%sum_9 = fadd i32 %sum_load_3, i32 %mul31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 101 'fadd' 'sum_9' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/4] (2.32ns)   --->   "%mul31_2_1 = fmul i32 %bitcast_ln34_16, i32 %bitcast_ln34_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 102 'fmul' 'mul31_2_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [2/4] (2.32ns)   --->   "%mul31_2_2 = fmul i32 %bitcast_ln34_18, i32 %bitcast_ln34_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 103 'fmul' 'mul31_2_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [3/4] (2.32ns)   --->   "%mul31_2_3 = fmul i32 %bitcast_ln34_20, i32 %bitcast_ln34_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 104 'fmul' 'mul31_2_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 105 [4/5] (2.97ns)   --->   "%sum_9 = fadd i32 %sum_load_3, i32 %mul31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 105 'fadd' 'sum_9' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/4] (2.32ns)   --->   "%mul31_2_2 = fmul i32 %bitcast_ln34_18, i32 %bitcast_ln34_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 106 'fmul' 'mul31_2_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/4] (2.32ns)   --->   "%mul31_2_3 = fmul i32 %bitcast_ln34_20, i32 %bitcast_ln34_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 107 'fmul' 'mul31_2_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 108 [3/5] (2.97ns)   --->   "%sum_9 = fadd i32 %sum_load_3, i32 %mul31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 108 'fadd' 'sum_9' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/4] (2.32ns)   --->   "%mul31_2_3 = fmul i32 %bitcast_ln34_20, i32 %bitcast_ln34_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 109 'fmul' 'mul31_2_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 110 [2/5] (2.97ns)   --->   "%sum_9 = fadd i32 %sum_load_3, i32 %mul31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 110 'fadd' 'sum_9' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 111 [1/5] (2.97ns)   --->   "%sum_9 = fadd i32 %sum_load_3, i32 %mul31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 111 'fadd' 'sum_9' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 112 [5/5] (2.97ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul31_2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 112 'fadd' 'sum_10' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 113 [4/5] (2.97ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul31_2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 113 'fadd' 'sum_10' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 114 [3/5] (2.97ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul31_2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 114 'fadd' 'sum_10' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 115 [2/5] (2.97ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul31_2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 115 'fadd' 'sum_10' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 116 [1/5] (2.97ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul31_2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 116 'fadd' 'sum_10' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 117 [5/5] (2.97ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul31_2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 117 'fadd' 'sum_11' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 118 [4/5] (2.97ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul31_2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 118 'fadd' 'sum_11' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 119 [3/5] (2.97ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul31_2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 119 'fadd' 'sum_11' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 120 [2/5] (2.97ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul31_2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 120 'fadd' 'sum_11' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 121 [1/5] (2.97ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul31_2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 121 'fadd' 'sum_11' <Predicate = (!tmp)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 122 [5/5] (2.97ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul31_2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 122 'fadd' 'sum_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 123 [4/5] (2.97ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul31_2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 123 'fadd' 'sum_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 124 [3/5] (2.97ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul31_2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 124 'fadd' 'sum_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 125 [2/5] (2.97ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul31_2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 125 'fadd' 'sum_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.36>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:10]   --->   Operation 126 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/5] (2.97ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul31_2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34]   --->   Operation 127 'fadd' 'sum_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln31 = store i32 %sum_12, i32 %sum" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31]   --->   Operation 128 'store' 'store_ln31' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc33.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31]   --->   Operation 129 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) on local variable 'j' [12]  (0 ns)
	'add' operation ('add_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31) [68]  (0.706 ns)
	'store' operation ('store_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31) of variable 'add_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31 on local variable 'j' [69]  (0.387 ns)

 <State 2>: 3.02ns
The critical path consists of the following:
	'load' operation ('internal_state_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) on array 'internal_state' [22]  (0.699 ns)
	'fmul' operation ('mul31_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [30]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul31_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [30]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul31_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [30]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul31_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [30]  (2.32 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'load' operation ('sum_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) on local variable 'sum' [18]  (0 ns)
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [31]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [31]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [31]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [31]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [31]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [43]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [43]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [43]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [43]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [43]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [55]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [55]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [55]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [55]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [55]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [67]  (2.98 ns)

 <State 22>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [67]  (2.98 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [67]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [67]  (2.98 ns)

 <State 25>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34) [67]  (2.98 ns)
	'store' operation ('store_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:31) of variable 'sum', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:34 on local variable 'sum' [70]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
