RAM_288_1.v,verilog,xil_defaultlib,../../../../ldpc_decoder.srcs/sources_1/ip/RAM_288_1/sim/RAM_288_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
