

================================================================
== Synthesis Summary Report of 'nn_fpga_top'
================================================================
+ General Information: 
    * Date:           Tue Nov 25 01:19:44 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        final_nn_fpga_tanh
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |                         Modules                         | Issue|      |       Latency       | Iteration|         | Trip |          |          |          |            |            |     |
    |                         & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ nn_fpga_top                                            |     -|  0.02|    58350|  5.835e+05|         -|    58351|     -|        no|  45 (45%)|  39 (43%)|  6616 (15%)|  8039 (38%)|    -|
    | + nn_fpga_top_Pipeline_VITIS_LOOP_63_1                  |     -|  0.30|      786|  7.860e+03|         -|      785|     -|    rewind|    5 (5%)|         -|    23 (~0%)|    92 (~0%)|    -|
    |  o VITIS_LOOP_63_1                                      |     -|  7.30|      784|  7.840e+03|         2|        1|   784|       yes|         -|         -|           -|           -|    -|
    | + nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2  |     -|  0.22|      647|  6.470e+03|         -|      641|     -|    rewind|    1 (1%)|    1 (1%)|   266 (~0%)|    330 (1%)|    -|
    |  o VITIS_LOOP_45_1_VITIS_LOOP_47_2                      |     -|  7.30|      645|  6.450e+03|         7|        1|   640|       yes|         -|         -|           -|           -|    -|
    | + nn_fpga_top_Pipeline_VITIS_LOOP_77_2                  |     -|  0.10|       12|    120.000|         -|       10|     -|    rewind|         -|         -|    61 (~0%)|   153 (~0%)|    -|
    |  o VITIS_LOOP_77_2                                      |     -|  7.30|       10|    100.000|         2|        1|     9|       yes|         -|         -|           -|           -|    -|
    | o VITIS_LOOP_29_1                                       |     -|  7.30|    56896|  5.690e+05|       889|        -|    64|        no|         -|         -|           -|           -|    -|
    |  + nn_fpga_top_Pipeline_VITIS_LOOP_32_2                 |     -|  0.29|      789|  7.890e+03|         -|      785|     -|    rewind|  32 (32%)|    1 (1%)|   100 (~0%)|   145 (~0%)|    -|
    |   o VITIS_LOOP_32_2                                     |     -|  7.30|      787|  7.870e+03|         5|        1|   784|       yes|         -|         -|           -|           -|    -|
    |  + my_tanh                                              |     -|  0.02|       95|    950.000|         -|       95|     -|        no|    5 (5%)|  37 (41%)|  6019 (14%)|  7063 (33%)|    -|
    |   + generic_tanh_float_s                                |     -|  0.02|       82|    820.000|         -|       82|     -|        no|    5 (5%)|  37 (41%)|  5506 (13%)|  5836 (28%)|    -|
    |    + exp_generic_double_s                               |     -|  0.14|       28|    280.000|         -|        1|     -|       yes|    5 (5%)|  29 (32%)|   3685 (8%)|  3341 (16%)|    -|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| image_idx | ap_none | in        | 4        |
| led_out   | ap_none | out       | 4        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| image_idx | in        | ap_uint<4>  |
| led_out   | out       | ap_uint<4>& |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+--------------+---------+
| Argument  | HW Interface | HW Type |
+-----------+--------------+---------+
| image_idx | image_idx    | port    |
| led_out   | led_out      | port    |
+-----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+
| Name                                                    | DSP | Pragma | Variable       | Op        | Impl                   | Latency |
+---------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+
| + nn_fpga_top                                           | 39  |        |                |           |                        |         |
|   mul_4ns_11ns_13_1_1_U56                               |     |        | mul_ln63       | mul       | auto                   | 0       |
|   add_ln29_1_fu_229_p2                                  |     |        | add_ln29_1     | add       | fabric                 | 0       |
|   icmp_ln29_fu_235_p2                                   |     |        | icmp_ln29      | seteq     | auto                   | 0       |
|   add_ln29_fu_241_p2                                    |     |        | add_ln29       | add       | fabric                 | 0       |
|   acc_fu_267_p2                                         |     |        | acc            | add       | fabric                 | 0       |
|  + nn_fpga_top_Pipeline_VITIS_LOOP_63_1                 | 0   |        |                |           |                        |         |
|    icmp_ln63_fu_79_p2                                   |     |        | icmp_ln63      | seteq     | auto                   | 0       |
|    add_ln63_fu_85_p2                                    |     |        | add_ln63       | add       | fabric                 | 0       |
|    add_ln65_fu_95_p2                                    |     |        | add_ln65       | add       | fabric                 | 0       |
|  + nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 | 1   |        |                |           |                        |         |
|    icmp_ln45_fu_150_p2                                  |     |        | icmp_ln45      | seteq     | auto                   | 0       |
|    add_ln45_1_fu_156_p2                                 |     |        | add_ln45_1     | add       | fabric                 | 0       |
|    add_ln45_fu_173_p2                                   |     |        | add_ln45       | add       | fabric                 | 0       |
|    icmp_ln47_fu_179_p2                                  |     |        | icmp_ln47      | seteq     | auto                   | 0       |
|    select_ln45_fu_185_p3                                |     |        | select_ln45    | select    | auto_sel               | 0       |
|    select_ln45_1_fu_193_p3                              |     |        | select_ln45_1  | select    | auto_sel               | 0       |
|    add_ln49_1_fu_237_p2                                 |     |        | add_ln49_1     | add       | fabric                 | 0       |
|    mac_muladd_16s_9s_24ns_24_4_1_U47                    | 1   |        | mul_ln49       | mul       | dsp_slice              | 3       |
|    select_ln45_2_fu_264_p3                              |     |        | select_ln45_2  | select    | auto_sel               | 0       |
|    mac_muladd_16s_9s_24ns_24_4_1_U47                    | 1   |        | add_ln49       | add       | dsp_slice              | 3       |
|    add_ln47_fu_201_p2                                   |     |        | add_ln47       | add       | fabric                 | 0       |
|    icmp_ln47_1_fu_207_p2                                |     |        | icmp_ln47_1    | seteq     | auto                   | 0       |
|    acc_2_fu_292_p2                                      |     |        | acc_2          | add       | fabric                 | 0       |
|  + nn_fpga_top_Pipeline_VITIS_LOOP_32_2                 | 1   |        |                |           |                        |         |
|    icmp_ln32_fu_110_p2                                  |     |        | icmp_ln32      | seteq     | auto                   | 0       |
|    add_ln32_fu_116_p2                                   |     |        | add_ln32       | add       | fabric                 | 0       |
|    add_ln34_1_fu_131_p2                                 |     |        | add_ln34_1     | add       | fabric                 | 0       |
|    mac_muladd_10s_8s_24s_24_4_1_U4                      | 1   |        | mul_ln34       | mul       | dsp_slice              | 3       |
|    mac_muladd_10s_8s_24s_24_4_1_U4                      | 1   |        | sext_ln34_2    | sext      | dsp_slice              | 3       |
|    mac_muladd_10s_8s_24s_24_4_1_U4                      | 1   |        | add_ln34       | add       | dsp_slice              | 3       |
|  + my_tanh                                              | 37  |        |                |           |                        |         |
|    icmp_ln16_fu_173_p2                                  |     |        | icmp_ln16      | seteq     | auto                   | 0       |
|    sub_ln16_fu_187_p2                                   |     |        | sub_ln16       | sub       | fabric                 | 0       |
|    select_ln16_fu_193_p3                                |     |        | select_ln16    | select    | auto_sel               | 0       |
|    ctlz_16_16_1_1_U43                                   |     |        | tmp_1          | ctlz      | auto                   | 0       |
|    sub_ln16_1_fu_232_p2                                 |     |        | sub_ln16_1     | sub       | fabric                 | 0       |
|    sub_ln16_2_fu_216_p2                                 |     |        | sub_ln16_2     | sub       | fabric                 | 0       |
|    sub_ln16_3_fu_226_p2                                 |     |        | sub_ln16_3     | sub       | fabric                 | 0       |
|    shl_ln16_fu_243_p2                                   |     |        | shl_ln16       | shl       | auto_pipe              | 0       |
|    select_ln16_1_fu_271_p3                              |     |        | select_ln16_1  | select    | auto_sel               | 0       |
|    add_ln16_fu_283_p2                                   |     |        | add_ln16       | add       | fabric                 | 0       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U42                      |     |        | tmp_9          | dcmp      | auto                   | 1       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U42                      |     |        | tmp_s          | dcmp      | auto                   | 1       |
|    sub_ln22_fu_315_p2                                   |     |        | sub_ln22       | sub       | fabric                 | 0       |
|    shl_ln22_fu_323_p2                                   |     |        | shl_ln22       | shl       | auto_pipe              | 0       |
|    select_ln22_fu_350_p3                                |     |        | select_ln22    | select    | auto_sel               | 0       |
|    add_ln22_fu_361_p2                                   |     |        | add_ln22       | add       | fabric                 | 0       |
|    fpext_32ns_64_2_no_dsp_1_U41                         |     |        | pf             | fpext     | auto                   | 1       |
|    sub_ln22_1_fu_435_p2                                 |     |        | sub_ln22_1     | sub       | fabric                 | 0       |
|    select_ln22_1_fu_441_p3                              |     |        | select_ln22_1  | select    | auto_sel               | 0       |
|    icmp_ln22_fu_448_p2                                  |     |        | icmp_ln22      | seteq     | auto                   | 0       |
|    sub_ln22_2_fu_453_p2                                 |     |        | sub_ln22_2     | sub       | fabric                 | 0       |
|    icmp_ln22_1_fu_463_p2                                |     |        | icmp_ln22_1    | setgt     | auto                   | 0       |
|    add_ln22_1_fu_469_p2                                 |     |        | add_ln22_1     | add       | fabric                 | 0       |
|    sub_ln22_3_fu_475_p2                                 |     |        | sub_ln22_3     | sub       | fabric                 | 0       |
|    select_ln22_2_fu_481_p3                              |     |        | select_ln22_2  | select    | auto_sel               | 0       |
|    icmp_ln22_2_fu_489_p2                                |     |        | icmp_ln22_2    | seteq     | auto                   | 0       |
|    icmp_ln22_4_fu_507_p2                                |     |        | icmp_ln22_4    | seteq     | auto                   | 0       |
|    shl_ln22_1_fu_516_p2                                 |     |        | shl_ln22_1     | shl       | auto_pipe              | 0       |
|    select_ln22_4_fu_522_p3                              |     |        | select_ln22_4  | select    | auto_sel               | 0       |
|    icmp_ln22_3_fu_530_p2                                |     |        | icmp_ln22_3    | setlt     | auto                   | 0       |
|    select_ln22_5_fu_535_p3                              |     |        | select_ln22_5  | select    | auto_sel               | 0       |
|    ashr_ln22_fu_545_p2                                  |     |        | ashr_ln22      | ashr      | auto_pipe              | 0       |
|    select_ln22_3_fu_554_p3                              |     |        | select_ln22_3  | select    | auto_sel               | 0       |
|   + generic_tanh_float_s                                | 37  |        |                |           |                        |         |
|     icmp_ln36_fu_184_p2                                 |     |        | icmp_ln36      | seteq     | auto                   | 0       |
|     icmp_ln45_fu_190_p2                                 |     |        | icmp_ln45      | setlt     | auto                   | 0       |
|     icmp_ln46_fu_196_p2                                 |     |        | icmp_ln46      | seteq     | auto                   | 0       |
|     icmp_ln46_1_fu_202_p2                               |     |        | icmp_ln46_1    | seteq     | auto                   | 0       |
|     and_ln46_fu_208_p2                                  |     |        | and_ln46       | and       | auto                   | 0       |
|     icmp_ln51_fu_224_p2                                 |     |        | icmp_ln51      | setne     | auto                   | 0       |
|     or_ln51_fu_236_p2                                   |     |        | or_ln51        | or        | auto                   | 0       |
|     fcmp_32ns_32ns_1_2_no_dsp_1_U31                     |     |        | tmp_1          | fcmp      | auto                   | 1       |
|     and_ln51_fu_240_p2                                  |     |        | and_ln51       | and       | auto                   | 0       |
|     icmp_ln54_fu_246_p2                                 |     |        | icmp_ln54      | setlt     | auto                   | 0       |
|     faddfsub_32ns_32ns_32_7_full_dsp_1_U26              | 2   |        | x              | fadd      | fulldsp                | 6       |
|     faddfsub_32ns_32ns_32_7_full_dsp_1_U26              | 2   |        | x_1            | fadd      | fulldsp                | 6       |
|     x_3_fu_263_p3                                       |     |        | x_3            | select    | auto_sel               | 0       |
|     icmp_ln9_fu_281_p2                                  |     |        | icmp_ln9       | seteq     | auto                   | 0       |
|     icmp_ln10_fu_287_p2                                 |     |        | icmp_ln10      | setlt     | auto                   | 0       |
|     fpext_32ns_64_2_no_dsp_1_U30                        |     |        | xd             | fpext     | auto                   | 1       |
|     dadd_64ns_64ns_64_8_full_dsp_1_U32                  | 3   |        | sub_i          | dadd      | fulldsp                | 7       |
|     fptrunc_64ns_32_2_no_dsp_1_U29                      |     |        | conv6_i        | fptrunc   | auto                   | 1       |
|     faddfsub_32ns_32ns_32_7_full_dsp_1_U26              | 2   |        | add2           | fadd      | fulldsp                | 6       |
|     fdiv_32ns_32ns_32_16_no_dsp_1_U28                   |     |        | div            | fdiv      | fabric                 | 15      |
|     faddfsub_32ns_32ns_32_7_full_dsp_1_U26              | 2   |        | resultf_2      | fadd      | fulldsp                | 6       |
|     xor_ln66_fu_346_p2                                  |     |        | xor_ln66       | xor       | auto                   | 0       |
|     fdiv_32ns_32ns_32_16_no_dsp_1_U28                   |     |        | resultf_1      | fdiv      | fabric                 | 15      |
|     faddfsub_32ns_32ns_32_7_full_dsp_1_U26              | 2   |        | add            | fadd      | fulldsp                | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U27                   | 3   |        | resultf        | fmul      | maxdsp                 | 3       |
|     icmp_ln38_fu_230_p2                                 |     |        | icmp_ln38      | setne     | auto                   | 0       |
|     select_ln38_fu_369_p3                               |     |        | select_ln38    | select    | auto_sel               | 0       |
|     xor_ln83_fu_305_p2                                  |     |        | xor_ln83       | xor       | auto                   | 0       |
|     select_ln79_fu_327_p3                               |     |        | select_ln79    | select    | auto_sel               | 0       |
|    + exp_generic_double_s                               | 29  |        |                |           |                        |         |
|      icmp_ln18_fu_304_p2                                |     |        | icmp_ln18      | seteq     | auto                   | 0       |
|      icmp_ln18_1_fu_310_p2                              |     |        | icmp_ln18_1    | setne     | auto                   | 0       |
|      x_is_NaN_fu_316_p2                                 |     |        | x_is_NaN       | and       | auto                   | 0       |
|      icmp_ln18_2_fu_322_p2                              |     |        | icmp_ln18_2    | seteq     | auto                   | 0       |
|      x_is_inf_fu_328_p2                                 |     |        | x_is_inf       | and       | auto                   | 0       |
|      xor_ln182_fu_917_p2                                |     |        | xor_ln182      | xor       | auto                   | 0       |
|      x_is_pinf_fu_922_p2                                |     |        | x_is_pinf      | and       | auto                   | 0       |
|      or_ln185_fu_927_p2                                 |     |        | or_ln185       | or        | auto                   | 0       |
|      select_ln185_fu_932_p3                             |     |        | select_ln185   | select    | auto_sel               | 0       |
|      or_ln185_1_fu_939_p2                               |     |        | or_ln185_1     | or        | auto                   | 0       |
|      retval_1_fu_1069_p2                                |     |        | select_ln185_1 | select    | auto_sel               | 0       |
|      m_exp_fu_338_p2                                    |     |        | m_exp          | add       | fabric                 | 0       |
|      e_frac_1_fu_356_p2                                 |     |        | e_frac_1       | sub       | fabric                 | 0       |
|      e_frac_2_fu_362_p3                                 |     |        | e_frac_2       | select    | auto_sel               | 0       |
|      sub_ln229_fu_378_p2                                |     |        | sub_ln229      | sub       | fabric                 | 0       |
|      select_ln229_fu_388_p3                             |     |        | select_ln229   | select    | auto_sel               | 0       |
|      ashr_ln229_fu_428_p2                               |     |        | ashr_ln229     | ashr      | auto_pipe              | 0       |
|      shl_ln229_fu_434_p2                                |     |        | shl_ln229      | shl       | auto_pipe              | 0       |
|      m_fix_fu_440_p3                                    |     |        | m_fix          | select    | auto_sel               | 0       |
|      shl_ln230_fu_486_p2                                |     |        | shl_ln230      | shl       | auto_pipe              | 0       |
|      ashr_ln230_fu_491_p2                               |     |        | ashr_ln230     | ashr      | auto_pipe              | 0       |
|      mac_muladd_16s_15ns_19s_31_4_1_U15                 | 1   |        | mul_ln243      | mul       | dsp_slice              | 3       |
|      mac_muladd_16s_15ns_19s_31_4_1_U15                 | 1   |        | add_ln243      | add       | dsp_slice              | 3       |
|      icmp_ln243_fu_544_p2                               |     |        | icmp_ln243     | setne     | auto                   | 0       |
|      add_ln243_1_fu_550_p2                              |     |        | add_ln243_1    | add       | fabric                 | 0       |
|      select_ln243_fu_556_p3                             |     |        | select_ln243   | select    | auto_sel               | 0       |
|      r_exp_fu_564_p3                                    |     |        | r_exp          | select    | auto_sel               | 0       |
|      mul_13s_71s_71_5_1_U10                             | 4   |        | mul_ln249      | mul       | auto                   | 4       |
|      sub_ln255_fu_593_p2                                |     |        | sub_ln255      | sub       | fabric                 | 0       |
|      exp_Z4_m_1_fu_669_p2                               |     |        | exp_Z4_m_1     | add       | fabric                 | 0       |
|      mul_43ns_36ns_79_3_1_U11                           | 6   |        | mul_ln123      | mul       | auto                   | 2       |
|      add_ln126_fu_712_p2                                |     |        | add_ln126      | add       | fabric                 | 0       |
|      exp_Z2P_m_1_fu_721_p2                              |     |        | exp_Z2P_m_1    | add       | fabric                 | 0       |
|      mul_49ns_44ns_93_5_1_U12                           | 9   |        | mul_ln142      | mul       | auto                   | 4       |
|      add_ln145_fu_785_p2                                |     |        | add_ln145      | add       | fabric                 | 0       |
|      exp_Z1P_m_1_l_fu_794_p2                            |     |        | exp_Z1P_m_1_l  | add       | fabric                 | 0       |
|      add_ln297_fu_828_p2                                |     |        | add_ln297      | add       | fabric                 | 0       |
|      mul_50ns_50ns_99_5_1_U13                           | 9   |        | mul_ln297      | mul       | auto                   | 4       |
|      add_ln297_1_fu_843_p2                              |     |        | add_ln297_1    | add       | fabric                 | 0       |
|      r_exp_1_fu_857_p2                                  |     |        | r_exp_1        | add       | fabric                 | 0       |
|      r_exp_2_fu_862_p3                                  |     |        | r_exp_2        | select    | auto_sel               | 0       |
|      icmp_ln309_fu_396_p2                               |     |        | icmp_ln309     | setgt     | auto                   | 0       |
|      icmp_ln309_1_fu_879_p2                             |     |        | icmp_ln309_1   | setgt     | auto                   | 0       |
|      select_ln230_fu_507_p3                             |     |        | select_ln230   | select    | auto_sel               | 0       |
|      icmp_ln309_2_fu_520_p2                             |     |        | icmp_ln309_2   | setne     | auto                   | 0       |
|      or_ln309_fu_951_p2                                 |     |        | or_ln309       | or        | auto                   | 0       |
|      retval_1_fu_1069_p4                                |     |        | select_ln310   | select    | auto_sel               | 0       |
|      icmp_ln326_fu_962_p2                               |     |        | icmp_ln326     | setlt     | auto                   | 0       |
|      out_exp_fu_967_p2                                  |     |        | out_exp        | add       | fabric                 | 0       |
|      select_ln303_fu_909_p3                             |     |        | select_ln303   | select    | auto_sel               | 0       |
|      and_ln309_fu_987_p2                                |     |        | and_ln309      | and       | auto                   | 0       |
|      xor_ln309_fu_992_p2                                |     |        | xor_ln309      | xor       | auto                   | 0       |
|      and_ln309_1_fu_997_p2                              |     |        | and_ln309_1    | and       | auto                   | 0       |
|      or_ln309_1_fu_1002_p2                              |     |        | or_ln309_1     | or        | auto                   | 0       |
|      xor_ln185_fu_1008_p2                               |     |        | xor_ln185      | xor       | auto                   | 0       |
|      and_ln309_2_fu_1014_p2                             |     |        | and_ln309_2    | and       | auto                   | 0       |
|      xor_ln309_1_fu_1020_p2                             |     |        | xor_ln309_1    | xor       | auto                   | 0       |
|      and_ln309_3_fu_1026_p2                             |     |        | and_ln309_3    | and       | auto                   | 0       |
|      or_ln309_2_fu_1031_p2                              |     |        | or_ln309_2     | or        | auto                   | 0       |
|      xor_ln309_2_fu_1035_p2                             |     |        | xor_ln309_2    | xor       | auto                   | 0       |
|      or_ln309_3_fu_1041_p2                              |     |        | or_ln309_3     | or        | auto                   | 0       |
|      and_ln309_4_fu_1047_p2                             |     |        | and_ln309_4    | and       | auto                   | 0       |
|      and_ln309_5_fu_1053_p2                             |     |        | and_ln309_5    | and       | auto                   | 0       |
|      sparsemux_9_3_64_1_1_U14                           |     |        | retval_1       | sparsemux | onehotencoding_realdef | 0       |
|  + nn_fpga_top_Pipeline_VITIS_LOOP_77_2                 | 0   |        |                |           |                        |         |
|    icmp_ln77_fu_90_p2                                   |     |        | icmp_ln77      | seteq     | auto                   | 0       |
|    icmp_ln78_fu_123_p2                                  |     |        | icmp_ln78      | setgt     | auto                   | 0       |
|    max_val_2_fu_129_p3                                  |     |        | max_val_2      | select    | auto_sel               | 0       |
|    max_idx_3_fu_140_p3                                  |     |        | max_idx_3      | select    | auto_sel               | 0       |
|    add_ln77_fu_101_p2                                   |     |        | add_ln77       | add       | fabric                 | 0       |
+---------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------------------------------------------+--------------+------+------+------+--------+-------------------------------------------------------------+------+---------+------------------+
| Name                                                               | Usage        | Type | BRAM | URAM | Pragma | Variable                                                    | Impl | Latency | Bitwidth, Depth, |
|                                                                    |              |      |      |      |        |                                                             |      |         | Banks            |
+--------------------------------------------------------------------+--------------+------+------+------+--------+-------------------------------------------------------------+------+---------+------------------+
| + nn_fpga_top                                                      |              |      | 45   | 0    |        |                                                             |      |         |                  |
|   output_U                                                         | ram_1p array |      |      |      |        | output                                                      | auto | 1       | 16, 10, 1        |
|   image_U                                                          | ram_1p array |      | 1    |      |        | image                                                       | auto | 1       | 10, 784, 1       |
|   h1_U                                                             | ram_1p array |      | 1    |      |        | h1                                                          | auto | 1       | 16, 64, 1        |
|   B1_U                                                             | rom_1p       |      |      |      |        | B1                                                          | auto | 1       | 5, 64, 1         |
|  + nn_fpga_top_Pipeline_VITIS_LOOP_63_1                            |              |      | 5    | 0    |        |                                                             |      |         |                  |
|    test_images_U                                                   | rom_1p       |      | 5    |      |        | test_images                                                 | auto | 1       | 10, 7840, 1      |
|  + nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2            |              |      | 1    | 0    |        |                                                             |      |         |                  |
|    W2_U                                                            | rom_1p       |      | 1    |      |        | W2                                                          | auto | 1       | 9, 640, 1        |
|    B2_U                                                            | rom_1p       |      |      |      |        | B2                                                          | auto | 1       | 7, 10, 1         |
|  + nn_fpga_top_Pipeline_VITIS_LOOP_32_2                            |              |      | 32   | 0    |        |                                                             |      |         |                  |
|    W1_U                                                            | rom_1p       |      | 32   |      |        | W1                                                          | auto | 1       | 8, 50176, 1      |
|  + my_tanh                                                         |              |      | 5    | 0    |        |                                                             |      |         |                  |
|   + generic_tanh_float_s                                           |              |      | 5    | 0    |        |                                                             |      |         |                  |
|    + exp_generic_double_s                                          |              |      | 5    | 0    |        |                                                             |      |         |                  |
|      table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U | rom_1p       |      | 2    |      |        | table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | auto | 1       | 58, 256, 1       |
|      table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U   | rom_2p       |      | 1    |      |        | table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array   | auto | 1       | 26, 256, 1       |
|      table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U   | rom_1p       |      | 2    |      |        | table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array   | auto | 1       | 42, 256, 1       |
+--------------------------------------------------------------------+--------------+------+------+------+--------+-------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+------------+---------------+---------------------------+--------------------------------------------------------------+
| Type       | Options       | Location                  | Messages                                                     |
+------------+---------------+---------------------------+--------------------------------------------------------------+
| ALLOCATION | instances=mul | mlp.cpp:93 in nn_fpga_top | unexpected pragma argument 'mul', expects function/operation |
+------------+---------------+---------------------------+--------------------------------------------------------------+

* Inferred Pragmas
+--------------+---------+----------------------------------------------------------------+------------------------+
| Type         | Options | Location                                                       | Inferred From          |
+--------------+---------+----------------------------------------------------------------+------------------------+
| LOOP_FLATTEN | 0       | loop VITIS_LOOP_29_1 (mlp.cpp:29:22) in nn_fpga_top mlp.cpp:29 | performance mlp.cpp:29 |
+--------------+---------+----------------------------------------------------------------+------------------------+

* Valid Pragma Syntax
+-----------+--------------------------+--------------------------------------+
| Type      | Options                  | Location                             |
+-----------+--------------------------+--------------------------------------+
| PIPELINE  |                          | mlp.cpp:33 in layer1                 |
| PIPELINE  |                          | mlp.cpp:48 in layer2                 |
| PIPELINE  |                          | mlp.cpp:64 in mlp_demo_predict       |
| INTERFACE | ap_none port=image_idx   | mlp.cpp:88 in nn_fpga_top, image_idx |
| INTERFACE | ap_none port=led_out     | mlp.cpp:89 in nn_fpga_top, led_out   |
| INTERFACE | ap_ctrl_none port=return | mlp.cpp:90 in nn_fpga_top, return    |
+-----------+--------------------------+--------------------------------------+


