\hypertarget{group___peripheral__registers__structures}{}\doxysection{Peripheral\+\_\+registers\+\_\+structures}
\label{group___peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
Collaboration diagram for Peripheral\+\_\+registers\+\_\+structures\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{group___peripheral__registers__structures}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network F\+I\+F\+O\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p___type_def}{C\+O\+M\+P\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p___common___type_def}{C\+O\+M\+P\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em C\+RC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{D\+F\+S\+D\+M\+\_\+\+Filter\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+F\+S\+DM module registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+F\+S\+DM channel configuration registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug M\+CU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+MA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a___request___type_def}{D\+M\+A\+\_\+\+Request\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{F\+I\+R\+E\+W\+A\+L\+L\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Firewall. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_c_d___type_def}{L\+C\+D\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em L\+CD. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em L\+P\+T\+I\+M\+ER. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{O\+P\+A\+M\+P\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (O\+P\+A\+MP) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{O\+P\+A\+M\+P\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Q\+U\+AD Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___type_def}{S\+A\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___block___type_def}{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Secure digital input/output Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_w_p_m_i___type_def}{S\+W\+P\+M\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Single Wire Protocol Master Interface S\+P\+W\+MI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_s_c___type_def}{T\+S\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Touch Sensing Controller (T\+SC) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{V\+R\+E\+F\+B\+U\+F\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em V\+R\+E\+F\+B\+UF. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+NG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaf53859993dea7b09562fa361eda2e078}{D\+M\+A\+\_\+request\+\_\+\+Type\+Def}}~\mbox{\hyperlink{struct_d_m_a___request___type_def}{D\+M\+A\+\_\+\+Request\+\_\+\+Type\+Def}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__registers__structures_gaf53859993dea7b09562fa361eda2e078}\label{group___peripheral__registers__structures_gaf53859993dea7b09562fa361eda2e078}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA\_request\_TypeDef@{DMA\_request\_TypeDef}}
\index{DMA\_request\_TypeDef@{DMA\_request\_TypeDef}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{DMA\_request\_TypeDef}{DMA\_request\_TypeDef}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+request\+\_\+\+Type\+Def~\mbox{\hyperlink{struct_d_m_a___request___type_def}{D\+M\+A\+\_\+\+Request\+\_\+\+Type\+Def}}}

