# RiCA: Readings in Computer Architecture 
## 1. Purpose of This Site
Collection of Educational Document related to Computer Architecture.

## 2. Target Readers
- Undergraduate Students related to Computer Science and Engineering
- Undergraduate Students related to Information Technology
- Undergraduate Students related to Electric and Electrical Engineering
- Or, Person having above Background(s)

## 3. Category of Collection

1. Semiconductor Technology
2. Digital Logic Circuit Design
3. Processor Architecture
4. Storage Architecture
5. Interconnect Architecture
6. Distributed System Architecture
7. Programming Model
8. Cost and Performance

## 4. Semiconductor Technology

### 4.1. Band-Gap Model

#### 4.1.1. Band Theory and Its Band-Gap

#### 4.1.2. Doping

### 4.2. Transistor

#### 4.2.1. Junction and Band-Gap

### 4.3. Fabrication

#### 4.3.1. Fabrication Process

#### 4.3.2. Wafer

#### 4.3.3. Packaging

### 4.4. Interposer and Die-Stacking

### 4.5. Readings

## 5. Digital Logic Circuit Design

### 5.1. Boolean Algebra

#### 5.1.1.TBD

#### 5.1.2. Logic Gates

### 5.2. Logic Gate Primitives

### 5.3. Combinatorial Logic CIrcuit

### 5.4. Synchronous Logic and Pipelining

#### 5.4.1. Clocking

#### 5.4.2. Latches and Flip-Flop

#### 5.4.3. Registers

#### 5.4.4. Pipelining

### 5.5. Finite State Machine

#### 5.1.1. State Diagram

#### 5.5.2. Mapping State Diagram to FSM

#### 5.5.3. Optimization

### 5.6. Modular and Intellectual Properties

#### 5.6.1. Module: Hierarchical Description

#### 5.6.2. Reuse of Module

#### 5.6.3. Hardware Description Languages

### 5.7. Readings

## 6. Processor Architecture

### 6.1. Programming and Instruction Set

#### 6.1.1. Mapping State Diagram to Programming

#### 6.1.2. Mapping Programming to Instruction and Instruction Set

#### 6.1.3. Instruction Set Architecture

- "MIPS: A microprocessor architecture", ACM SIGMICRO Newsletter, October 1982

- "Reduced instruction set computer architecture", Proceedings of the IEEE, Volume: 76, Issue: 1, Jan. 1988

### 6.2. Computing Mechanism

#### 6.2.1. Primitives to Compute

#### 6.2.2. Call and Return

#### 6.2.3. Exception and Interruption

### 6.3. Processor

#### 6.3.1. Mapping State Diagram to Processing Flow

#### 6.3.2. Mapping Processing Flow to FSM based Processor

### 6.4. Pipelined Processor

#### 6.4.1. Pipelining and Hazards

- "Chapter 4 - The Processor: B Pipelining Based on P&H", https://www.cs.colostate.edu/~cs470/s17/Chapter_04Proc_B.pdf

#### 6.4.2. Pipeline Optimization

- "The optimum pipeline depth for a microprocessor", Proceedings 29th Annual International Symposium on Computer Architecture, May 2002

### 6.5. Parallelism: Limits of Processors

#### 6.5.1. Instruction-Level Parallelism

- "Limits of instruction-level parallelism", ACM SIGARCH Computer Architecture News, April 1991

#### 6.5.2. Data-Level Parallelism

- "Subword parallelism with MAX-2", IEEE Micro, Volume: 16, Issue: 4, Aug 1996

#### 6.5.3. Thread-Level Parallelism

- "The case for a single-chip multiprocessor", ACM SIGPLAN Notices, September 1996

- "Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading", ACM Transactions on Computer Systems, August 1997

### 6.6.  Readings

- "Exploiting Instruction- and Data-Level Parallelism", IEEE Micro, September/October 1997, pp.20-27, vol. 17

## 7. Storage Architecture

### 7.1. Register

### 7.2. Static RAM

### 7.3. Volatile Memories

### 7.4. Non-Volatile Memories

### 7.5. Readings

## 8. Interconnect Architecture

### 8.1. Wire Delay

- "Route packets, not wires: on-chip inteconnection networks", DAC '01: Proceedings of the 38th annual Design Automation, 2001

### 8.2. Routing on a Chip

### 8.3. Networks-on-Chip

#### 8.3.1. Circuit-Switched Router

### 8.4. Livelock and Deadlock

### 8.5. Readings

- "A survey of research and practices of Network-on-chip", ACM Computing SurveysJune 2006

## 9. Distributed System Architecture

## 10. Programming Model

## 11. Cost and Performance

