ila_1024_1024.v,verilog,xil_defaultlib,../../../../e203_fpga_proj.srcs/sources_1/ip/ila_1024_1024/sim/ila_1024_1024.v,incdir="../../../../e203_fpga_proj.srcs/sources_1/ip/ila_1024_1024/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
