#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct  9 23:46:07 2025
# Process ID: 720255
# Current directory: /home/khyang/harvard/cs1410_lab/lab2/lab2_server
# Command line: xsim -mode tcl -source {xsim.dir/alu_sim/xsim_script.tcl}
# Log file: /home/khyang/harvard/cs1410_lab/lab2/lab2_server/xsim.log
# Journal file: /home/khyang/harvard/cs1410_lab/lab2/lab2_server/xsim.jou
# Running On: sec-academic-1.int.seas.harvard.edu, OS: Linux, CPU Frequency: 1199.980 MHz, CPU Physical cores: 26, Host memory: 539830 MB
#-----------------------------------------------------------
source xsim.dir/alu_sim/xsim_script.tcl
# xsim {alu_sim} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
Starting ALU testbench for implemented operations...
=====================================

Testing AND operation...

Testing ADD operation...
Testing ADD overflow cases...
Testing ADD no-overflow cases...

Testing SUB operation...
Testing SUB overflow cases...
Testing SUB no-overflow cases...

Testing SLT operation...
Testing SLT signed comparison cases...
Testing SLT edge cases...
Testing SLT overflow cases...

Testing edge cases...

Testing SRL (Shift Right Logical) operations...
Basic SRL tests:
SRL edge cases:

Testing SRA (Shift Right Arithmetic) operations...
Basic SRA tests (positive numbers - same as SRL):
SRA edge cases (negative numbers - sign-preserving):

Testing SLL (Shift Left Logical) operations...
Basic SLL tests:
SLL edge cases:
SLL overflow cases:

Testing random patterns...

=====================================
Test Results Summary:
Total tests run:         239
AND errors:           0
ADD errors:           0
SUB errors:           0
SLT errors:           0
SRL errors:           0
SRA errors:           0
SLL errors:           0
Flag errors:           0
ALL TESTS PASSED! âœ“
=====================================
$finish called at time : 2390 ns : File "/home/khyang/harvard/cs1410_lab/lab2/lab2_server/tb/alu_tb.sv" Line 705
exit
INFO: [Common 17-206] Exiting xsim at Thu Oct  9 23:46:11 2025...
