INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_adder_tb
