{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.479083",
   "Default View_TopLeft":"-465,-1027",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -20 -y 510 -defaultsOSRD
preplace port port-id_btn_0 -pg 1 -lvl 0 -x -20 -y 680 -defaultsOSRD
preplace port port-id_TXD -pg 1 -lvl 0 -x -20 -y 480 -defaultsOSRD
preplace port port-id_vga_vs -pg 1 -lvl 6 -x 1750 -y 740 -defaultsOSRD
preplace port port-id_vga_hs -pg 1 -lvl 6 -x 1750 -y 1020 -defaultsOSRD
preplace port port-id_RXD -pg 1 -lvl 6 -x 1750 -y 480 -defaultsOSRD
preplace port port-id_CTS -pg 1 -lvl 6 -x 1750 -y 20 -defaultsOSRD
preplace port port-id_RTS -pg 1 -lvl 6 -x 1750 -y 50 -defaultsOSRD
preplace portBus vga_r -pg 1 -lvl 6 -x 1750 -y 800 -defaultsOSRD
preplace portBus vga_b -pg 1 -lvl 6 -x 1750 -y 830 -defaultsOSRD
preplace portBus vga_g -pg 1 -lvl 6 -x 1750 -y 860 -defaultsOSRD
preplace inst clock_divider_0 -pg 1 -lvl 1 -x 120 -y 760 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir div right -pinY div 80R
preplace inst clock_divider25_0 -pg 1 -lvl 1 -x 120 -y 540 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir div right -pinY div 20R
preplace inst controls_0 -pg 1 -lvl 3 -x 880 -y 40 -swap {13 14 12 0 1 2 3 4 5 6 7 15 22 23 24 25 20 21 18 17 16 19 8 9 10 11 28 29 26 30 27} -defaultsOSRD -pinDir clk left -pinY clk 280L -pinDir en left -pinY en 300L -pinDir rst left -pinY rst 260L -pinBusDir rID1 left -pinBusY rID1 20L -pinBusDir rID2 left -pinBusY rID2 40L -pinDir wr_en1 left -pinY wr_en1 60L -pinDir wr_en2 left -pinY wr_en2 80L -pinBusDir regrD1 left -pinBusY regrD1 100L -pinBusDir regrD2 left -pinBusY regrD2 120L -pinBusDir regwD1 left -pinBusY regwD1 140L -pinBusDir regwD2 left -pinBusY regwD2 160L -pinDir fbRST left -pinY fbRST 320L -pinBusDir fbAddr1 left -pinBusY fbAddr1 340L -pinBusDir fbDin1 left -pinBusY fbDin1 360L -pinBusDir fbDout1 left -pinBusY fbDout1 380L -pinDir fbWr_en left -pinY fbWr_en 400L -pinBusDir irAddr right -pinBusY irAddr 100R -pinBusDir irWord right -pinBusY irWord 120R -pinBusDir dAddr right -pinBusY dAddr 60R -pinDir d_wr_en right -pinY d_wr_en 40R -pinBusDir dOut right -pinBusY dOut 20R -pinBusDir dIn right -pinBusY dIn 80R -pinBusDir aluA left -pinBusY aluA 180L -pinBusDir aluB left -pinBusY aluB 200L -pinBusDir aluOp left -pinBusY aluOp 220L -pinBusDir aluResult left -pinBusY aluResult 240L -pinDir ready right -pinY ready 180R -pinDir newChar right -pinY newChar 200R -pinDir send right -pinY send 140R -pinBusDir charRec right -pinBusY charRec 220R -pinBusDir charSend right -pinBusY charSend 160R
preplace inst Debouncer_0 -pg 1 -lvl 1 -x 120 -y 640 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir btn left -pinY btn 40L -pinDir dbnc right -pinY dbnc 20R
preplace inst framebuffer_0 -pg 1 -lvl 2 -x 390 -y 520 -swap {0 1 2 3 4 8 7 6 5 9} -defaultsOSRD -pinDir clk1 left -pinY clk1 20L -pinDir en1 left -pinY en1 40L -pinDir en2 left -pinY en2 320L -pinDir ld right -pinY ld 20R -pinBusDir addr1 right -pinBusY addr1 40R -pinBusDir addr2 right -pinBusY addr2 300R -pinDir wr_en1 right -pinY wr_en1 100R -pinBusDir din1 right -pinBusY din1 80R -pinBusDir dout1 right -pinBusY dout1 60R -pinBusDir dout2 right -pinBusY dout2 320R
preplace inst my_alu_0 -pg 1 -lvl 2 -x 390 -y 280 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir en left -pinY en 40L -pinBusDir A right -pinBusY A 20R -pinBusDir B right -pinBusY B 40R -pinBusDir opcode right -pinBusY opcode 60R -pinBusDir alu_out right -pinBusY alu_out 80R
preplace inst regs_0 -pg 1 -lvl 2 -x 390 -y 40 -swap {0 1 2 3 4 5 6 9 10 7 8} -defaultsOSRD -pinDir clk left -pinY clk 120L -pinDir en left -pinY en 140L -pinDir rst left -pinY rst 160L -pinBusDir id1 right -pinBusY id1 20R -pinBusDir id2 right -pinBusY id2 40R -pinDir wr_en1 right -pinY wr_en1 60R -pinDir wr_en2 right -pinY wr_en2 80R -pinBusDir din1 right -pinBusY din1 140R -pinBusDir din2 right -pinBusY din2 160R -pinBusDir dout1 right -pinBusY dout1 100R -pinBusDir dout2 right -pinBusY dout2 120R
preplace inst vga_ctrl_0 -pg 1 -lvl 3 -x 880 -y 900 -swap {0 1 4 5 3 6 2} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir clk_en left -pinY clk_en 40L -pinBusDir hcount right -pinBusY hcount 60R -pinBusDir vcount right -pinBusY vcount 80R -pinDir vid right -pinY vid 40R -pinDir HS right -pinY HS 120R -pinDir VS right -pinY VS 20R
preplace inst pixel_pusher_0 -pg 1 -lvl 4 -x 1350 -y 780 -swap {0 3 4 5 2 9 6 7 8 1} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir clk_en left -pinY clk_en 80L -pinDir VS left -pinY VS 100L -pinDir vid left -pinY vid 160L -pinBusDir pixel left -pinBusY pixel 60L -pinBusDir hcount left -pinBusY hcount 180L -pinBusDir R right -pinBusY R 20R -pinBusDir B right -pinBusY B 50R -pinBusDir G right -pinBusY G 80R -pinBusDir addr left -pinBusY addr 40L
preplace inst uart_0 -pg 1 -lvl 4 -x 1350 -y 460 -swap {5 6 0 8 9 1 2 7 3 4} -defaultsOSRD -pinDir clk left -pinY clk 100L -pinDir en left -pinY en 160L -pinDir send left -pinY send 0L -pinDir rx left -pinY rx 180L -pinDir rst left -pinY rst 200L -pinBusDir charSend left -pinBusY charSend 20L -pinDir ready left -pinY ready 40L -pinDir tx right -pinY tx 20R -pinDir newChar left -pinY newChar 60L -pinBusDir charRec left -pinBusY charRec 80L
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1350 -y 200 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 20L -pinDir BRAM_PORTA.addra left -pinY BRAM_PORTA.addra 40L -pinDir BRAM_PORTA.clka left -pinY BRAM_PORTA.clka 60L -pinDir BRAM_PORTA.douta left -pinY BRAM_PORTA.douta 80L
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1630 -y 140 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 20L -pinDir BRAM_PORTA.addra left -pinY BRAM_PORTA.addra 40L -pinDir BRAM_PORTA.clka left -pinY BRAM_PORTA.clka 60L -pinDir BRAM_PORTA.dina left -pinY BRAM_PORTA.dina 80L -pinDir BRAM_PORTA.douta left -pinY BRAM_PORTA.douta 100L -pinDir BRAM_PORTA.wea left -pinY BRAM_PORTA.wea 120L
preplace netloc Debouncer_0_dbnc 1 1 3 260 420 640 680 1240J
preplace netloc TXD_1 1 0 4 NJ 480 NJ 480 500J 660 1220J
preplace netloc blk_mem_gen_0_douta 1 3 2 1160J 160 1460J
preplace netloc blk_mem_gen_1_douta 1 3 1 1120 160n
preplace netloc btn_0_1 1 0 1 NJ 680
preplace netloc clk_1 1 0 5 20 500 280 440 660 620 1160 720 1500
preplace netloc clock_divider25_0_div 1 1 3 240 460 720 640 1200J
preplace netloc clock_divider_0_div 1 1 3 280 900 740 860 N
preplace netloc controls_0_aluA 1 2 1 500 220n
preplace netloc controls_0_aluB 1 2 1 520 240n
preplace netloc controls_0_aluOp 1 2 1 540 260n
preplace netloc controls_0_charSend 1 3 1 1080 200n
preplace netloc controls_0_dAddr 1 3 2 1180 140 1500J
preplace netloc controls_0_dOut 1 3 2 1220 100 1520J
preplace netloc controls_0_d_wr_en 1 3 2 1200 120 1480J
preplace netloc controls_0_fbAddr1 1 2 1 600 380n
preplace netloc controls_0_fbDout1 1 2 1 700 420n
preplace netloc controls_0_fbRST 1 2 1 580 360n
preplace netloc controls_0_fbWr_en 1 2 1 740 440n
preplace netloc controls_0_irAddr 1 3 1 1140 140n
preplace netloc controls_0_rID1 1 2 1 N 60
preplace netloc controls_0_rID2 1 2 1 N 80
preplace netloc controls_0_regwD1 1 2 1 N 180
preplace netloc controls_0_regwD2 1 2 1 N 200
preplace netloc controls_0_send 1 3 1 1100 180n
preplace netloc controls_0_wr_en1 1 2 1 N 100
preplace netloc controls_0_wr_en2 1 2 1 N 120
preplace netloc framebuffer_0_dout1 1 2 1 680 400n
preplace netloc framebuffer_0_dout2 1 2 2 NJ 840 N
preplace netloc my_alu_0_alu_out 1 2 1 560 280n
preplace netloc pixel_pusher_0_B 1 4 2 NJ 830 N
preplace netloc pixel_pusher_0_G 1 4 2 NJ 860 N
preplace netloc pixel_pusher_0_R 1 4 2 NJ 800 N
preplace netloc pixel_pusher_0_addr 1 2 2 NJ 820 N
preplace netloc regs_0_dout1 1 2 1 N 140
preplace netloc regs_0_dout2 1 2 1 N 160
preplace netloc uart_0_charRec 1 3 1 1020 260n
preplace netloc uart_0_newChar 1 3 1 1040 240n
preplace netloc uart_0_ready 1 3 1 1060 220n
preplace netloc uart_0_tx 1 4 2 NJ 480 N
preplace netloc vga_ctrl_0_HS 1 3 3 NJ 1020 NJ 1020 N
preplace netloc vga_ctrl_0_VS 1 3 3 1240 740 NJ 740 N
preplace netloc vga_ctrl_0_hcount 1 3 1 N 960
preplace netloc vga_ctrl_0_vid 1 3 1 N 940
levelinfo -pg 1 -20 120 390 880 1350 1630 1750
pagesize -pg 1 -db -bbox -sgen -110 0 1870 1080
",
   "No Loops_ScaleFactor":"0.998882",
   "No Loops_TopLeft":"109,2",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -380 -y -210 -defaultsOSRD
preplace port port-id_btn_0 -pg 1 -lvl 0 -x -380 -y 10 -defaultsOSRD
preplace port port-id_TXD -pg 1 -lvl 0 -x -380 -y -640 -defaultsOSRD
preplace port port-id_vga_vs -pg 1 -lvl 5 -x 1500 -y 50 -defaultsOSRD
preplace port port-id_vga_hs -pg 1 -lvl 5 -x 1500 -y 80 -defaultsOSRD
preplace port port-id_RXD -pg 1 -lvl 5 -x 1500 -y -310 -defaultsOSRD
preplace port port-id_CTS -pg 1 -lvl 5 -x 1500 -y -620 -defaultsOSRD
preplace port port-id_RTS -pg 1 -lvl 5 -x 1500 -y -550 -defaultsOSRD
preplace portBus vga_r -pg 1 -lvl 5 -x 1500 -y -110 -defaultsOSRD
preplace portBus vga_b -pg 1 -lvl 5 -x 1500 -y -80 -defaultsOSRD
preplace portBus vga_g -pg 1 -lvl 5 -x 1500 -y -50 -defaultsOSRD
preplace inst clock_divider_0 -pg 1 -lvl 1 -x 0 -y -110 -defaultsOSRD
preplace inst clock_divider25_0 -pg 1 -lvl 1 -x 0 -y -210 -defaultsOSRD
preplace inst controls_0 -pg 1 -lvl 3 -x 860 -y -500 -defaultsOSRD
preplace inst Debouncer_0 -pg 1 -lvl 1 -x 0 -y 0 -defaultsOSRD
preplace inst framebuffer_0 -pg 1 -lvl 2 -x 450 -y -160 -defaultsOSRD
preplace inst my_alu_0 -pg 1 -lvl 2 -x 450 -y -740 -defaultsOSRD
preplace inst regs_0 -pg 1 -lvl 2 -x 450 -y -470 -defaultsOSRD
preplace inst vga_ctrl_0 -pg 1 -lvl 3 -x 860 -y -10 -defaultsOSRD
preplace inst pixel_pusher_0 -pg 1 -lvl 4 -x 1330 -y -60 -defaultsOSRD
preplace inst uart_0 -pg 1 -lvl 4 -x 1330 -y -300 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1330 -y -710 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1330 -y -510 -defaultsOSRD
preplace netloc Debouncer_0_dbnc 1 1 3 210 -610 630 -770 1150
preplace netloc TXD_1 1 0 4 -360J -320 NJ -320 660J -260 1110
preplace netloc blk_mem_gen_0_douta 1 2 2 710 -740 1060
preplace netloc blk_mem_gen_1_douta 1 2 2 720 -780 1190
preplace netloc btn_0_1 1 0 1 N 10
preplace netloc clk_1 1 0 4 -100 -270 220 -20 640 -790 1170
preplace netloc clock_divider25_0_div 1 1 3 190 -630 690 -760 1180
preplace netloc clock_divider_0_div 1 1 3 230 -10 710 -110 1050
preplace netloc controls_0_aluA 1 1 3 320 -640 580J -750 1050
preplace netloc controls_0_aluB 1 1 3 200 -920 NJ -920 1000
preplace netloc controls_0_aluOp 1 1 3 210 -910 NJ -910 1100
preplace netloc controls_0_charSend 1 3 1 1070 -320n
preplace netloc controls_0_dAddr 1 3 1 1110 -740n
preplace netloc controls_0_dOut 1 3 1 1130 -700n
preplace netloc controls_0_d_wr_en 1 3 1 1140 -660n
preplace netloc controls_0_fbAddr1 1 1 3 300 -310 650J -250 1020
preplace netloc controls_0_fbDout1 1 1 3 320 -290 580J -240 1010
preplace netloc controls_0_fbRST 1 1 3 310 -300 590J -230 1030
preplace netloc controls_0_fbWr_en 1 1 3 250 -900 NJ -900 1090
preplace netloc controls_0_irAddr 1 3 1 1120 -520n
preplace netloc controls_0_rID1 1 1 3 260 -890 NJ -890 1010
preplace netloc controls_0_rID2 1 1 3 270 -880 NJ -880 1020
preplace netloc controls_0_regwD1 1 1 3 300 -850 NJ -850 1070
preplace netloc controls_0_regwD2 1 1 3 310 -840 NJ -840 1080
preplace netloc controls_0_send 1 3 1 1100 -340n
preplace netloc controls_0_wr_en1 1 1 3 280 -870 NJ -870 1030
preplace netloc controls_0_wr_en2 1 1 3 290 -860 NJ -860 1040
preplace netloc framebuffer_0_dout1 1 2 1 670 -510n
preplace netloc framebuffer_0_dout2 1 2 2 NJ -150 1080
preplace netloc my_alu_0_alu_out 1 2 1 680 -740n
preplace netloc pixel_pusher_0_B 1 4 1 1480 -80n
preplace netloc pixel_pusher_0_G 1 4 1 N -50
preplace netloc pixel_pusher_0_R 1 4 1 1480 -110n
preplace netloc pixel_pusher_0_addr 1 1 4 240 -30 700J -170 NJ -170 1470
preplace netloc regs_0_dout1 1 2 1 650 -550n
preplace netloc regs_0_dout2 1 2 1 660 -530n
preplace netloc uart_0_charRec 1 2 3 720 -190 NJ -190 1470
preplace netloc uart_0_newChar 1 2 3 700 -180 NJ -180 1480
preplace netloc uart_0_ready 1 2 3 700 -820 NJ -820 1470
preplace netloc uart_0_tx 1 4 1 N -310
preplace netloc vga_ctrl_0_HS 1 3 2 1050J 80 NJ
preplace netloc vga_ctrl_0_VS 1 3 2 1190J 50 NJ
preplace netloc vga_ctrl_0_hcount 1 3 1 1010 -50n
preplace netloc vga_ctrl_0_vid 1 3 1 1160 -50n
levelinfo -pg 1 -380 0 450 860 1330 1500
pagesize -pg 1 -db -bbox -sgen -470 -930 1620 290
"
}
0
