============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 28 2024  02:53:15 am
  Module:                 top
  Technology library:     typical 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Pin         Type     Fanout Load Slew Delay Arrival   
                                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------
(clock clk)      launch                                0 R 
uuti
  dout_reg/CK                            0    +0       0 R 
  dout_reg/Q     DFFQX1        1  1.8   18  +134     134 F 
uuti/dout 
g14__6260/B                                   +0     134   
g14__6260/Y      AND2X1        1  5.0   23   +48     182 F 
uutf/cin 
  g72__2398/CI                                +0     182   
  g72__2398/CO   ADDFXL        2  1.8   33   +87     269 F 
uutf/cout 
uuti/cout 
  g4__5107/AN                                 +0     269   
  g4__5107/Y     NOR2BXL       1  1.6   18   +42     311 F 
  dout_reg/D     DFFQX1                       +0     311   
  dout_reg/CK    setup                   0   +97     408 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                            5000 R 
-----------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4592ps 
Start-point  : uuti/dout_reg/CK
End-point    : uuti/dout_reg/D

