// CUSTOM
reg WR[4]<uint1024,uint3>; // wide registers
reg WRa <uint1024> alias WR[0] read(wrar) write(wraw);
reg WRb <uint1024> alias WR[1] read(wrbr) write(wrbw);
reg WRc <uint1024> alias WR[2] read(wrcr) write(wrcw);

fu rsa;

//opn rsa_instr (REDC | add1024 | sub1024 | gt1024 | div2);
opn rsa_instr(add1024);

opn add1024()
{
    action {
        stage DE:
            WRc = add1024(wrar = WRa, wrbr = WRb) @ rsa;
    }
    syntax  : "add1024" ",x3,x4";
    image : "0x000111";
}
// end CUSTOM