{
  "questions": [
    {
      "question": "Which description language is commonly used to model the behavior and structure of digital circuits at an abstract level before physical implementation?",
      "options": [
        "C++",
        "Python",
        "Assembly Language",
        "Hardware Description Language (HDL)",
        "SQL"
      ],
      "correct": 3
    },
    {
      "question": "What is the primary benefit of instruction pipelining in a CPU?",
      "options": [
        "Reducing the total number of instructions in a program",
        "Decreasing the latency of a single instruction",
        "Increasing the clock frequency of the CPU",
        "Improving the overall instruction throughput",
        "Simplifying the instruction set architecture"
      ],
      "correct": 3
    },
    {
      "question": "In digital IC design, what is the main purpose of Static Timing Analysis (STA)?",
      "options": [
        "To verify the functional correctness of the circuit for all possible inputs",
        "To estimate the total power consumption of the chip under various workloads",
        "To ensure that all timing requirements (e.g., clock frequency, setup/hold times) are met",
        "To optimize the physical placement of standard cells on the silicon die",
        "To generate test vectors for post-fabrication testing"
      ],
      "correct": 2
    },
    {
      "question": "Which concept addresses the problem of maintaining consistent data across multiple private caches in a multi-processor system when shared data is modified?",
      "options": [
        "Virtual Memory Management",
        "Instruction Set Architecture (ISA)",
        "Memory Paging",
        "Cache Coherence",
        "Branch Prediction"
      ],
      "correct": 3
    },
    {
      "question": "What does the acronym FPGA stand for in the context of digital electronics?",
      "options": [
        "Field Programmable Gate Array",
        "Fast Processing Global Accelerator",
        "Functional Peripheral General Application",
        "Fabrication Process Gate Algorithm",
        "Frequency Pre-scaler Giga-Array"
      ],
      "correct": 0
    }
  ]
}