-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\SR_Flip_Flop\hdl_prj\hdlsrc\SR_Flip_Flop\SR_Flip_Flop_src_S_R_Flip_Flop.vhd
-- Created: 2022-08-31 14:52:08
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: SR_Flip_Flop_src_S_R_Flip_Flop
-- Source Path: SR_Flip_Flop/SR_Flip_Flop/S-R Flip Flop
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.SR_Flip_Flop_src_SR_Flip_Flop_pkg.ALL;

ENTITY SR_Flip_Flop_src_S_R_Flip_Flop IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        in1                               :   IN    std_logic;
        in2                               :   IN    std_logic;
        out1                              :   OUT   std_logic
        );
END SR_Flip_Flop_src_S_R_Flip_Flop;


ARCHITECTURE rtl OF SR_Flip_Flop_src_S_R_Flip_Flop IS

  -- Constants
  CONSTANT S_R_Flip_FlopDirect_Lookup_Table_data : vector_of_unsigned3(0 TO 7) := 
    (to_unsigned(16#1#, 3), to_unsigned(16#2#, 3), to_unsigned(16#1#, 3), to_unsigned(16#1#, 3),
     to_unsigned(16#2#, 3), to_unsigned(16#2#, 3), to_unsigned(16#0#, 3), to_unsigned(16#0#, 3));  -- ufix3 [8]

  -- Signals
  SIGNAL out1_1                           : std_logic;
  SIGNAL Previous_Q                       : std_logic;
  SIGNAL InpCombined                      : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL OutCombined                      : unsigned(2 DOWNTO 0);  -- ufix3

BEGIN
  S_R_Flip_Flop_memory_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Previous_Q <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Previous_Q <= out1_1;
      END IF;
    END IF;
  END PROCESS S_R_Flip_Flop_memory_process;


  InpCombined <= unsigned'(in1 & in2 & Previous_Q);

  OutCombined <= S_R_Flip_FlopDirect_Lookup_Table_data(to_integer(InpCombined));

  out1_1 <= OutCombined(1);

  out1 <= out1_1;

END rtl;

