

================================================================
== Vivado HLS Report for 'HLS_sort'
================================================================
* Date:           Tue Jan 21 11:03:25 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_sorting
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |                         |              |     Latency     |     Interval    | Pipeline|
        |         Instance        |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |grp_count_occ_v2_fu_366  |count_occ_v2  |  213438|  213438|  213438|  213438|   none  |
        |grp_sort_occ_v2_fu_375   |sort_occ_v2   |  327681|  327681|  327681|  327681|   none  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- memset_tab       |   65535|   65535|         1|          -|          -|  65536|    no    |
        |- Loop 2           |       ?|       ?|   1852879|          -|          -|  inf  |    no    |
        | + Loop 2.1        |  131072|  131072|         2|          -|          -|  65536|    no    |
        | + memset_count_1  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_2  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_3  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_4  |     255|     255|         1|          -|          -|    256|    no    |
        | + Loop 2.6        |  196608|  196608|         3|          -|          -|  65536|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond1)
	6  / (exitcond1)
5 --> 
	4  / true
6 --> 
	6  / (!tmp_i_16)
	7  / (tmp_i_16)
7 --> 
	7  / (!tmp_2_i)
	8  / (tmp_2_i)
8 --> 
	8  / (!tmp_4_i)
	9  / (tmp_4_i)
9 --> 
	9  / (!tmp_6_i)
	10  / (tmp_6_i)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond)
	3  / (exitcond)
21 --> 
	22  / true
22 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%array2 = alloca [65536 x i32], align 16" [hls_src/radix/radix.cpp:43->hls_src/main.cpp:38]   --->   Operation 23 'alloca' 'array2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%count_1 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 24 'alloca' 'count_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%count_2 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 25 'alloca' 'count_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%count_3 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 26 'alloca' 'count_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%count_4 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 27 'alloca' 'count_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %S_AXIS_V_data_V), !map !62"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %S_AXIS_V_keep_V), !map !66"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %S_AXIS_V_strb_V), !map !70"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_user_V), !map !74"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last_V), !map !78"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_id_V), !map !82"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_dest_V), !map !86"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_AXIS_V_data_V), !map !90"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %M_AXIS_V_keep_V), !map !94"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %M_AXIS_V_strb_V), !map !98"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_user_V), !map !102"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last_V), !map !106"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_id_V), !map !110"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_dest_V), !map !114"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @HLS_sort_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%tab = alloca [65536 x i32], align 16" [hls_src/main.cpp:27]   --->   Operation 43 'alloca' 'tab' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [hls_src/main.cpp:23]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %S_AXIS_V_data_V, i4* %S_AXIS_V_keep_V, i4* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [hls_src/main.cpp:24]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %M_AXIS_V_data_V, i4* %M_AXIS_V_keep_V, i4* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [hls_src/main.cpp:25]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%invdar = phi i16 [ 0, %0 ], [ %indvarinc, %meminst ]" [hls_src/main.cpp:27]   --->   Operation 48 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.07ns)   --->   "%indvarinc = add i16 %invdar, 1" [hls_src/main.cpp:27]   --->   Operation 49 'add' 'indvarinc' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = zext i16 %invdar to i64" [hls_src/main.cpp:27]   --->   Operation 50 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tab_addr = getelementptr [65536 x i32]* %tab, i64 0, i64 %tmp" [hls_src/main.cpp:27]   --->   Operation 51 'getelementptr' 'tab_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.25ns)   --->   "store i32 0, i32* %tab_addr, align 4" [hls_src/main.cpp:27]   --->   Operation 52 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 53 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %invdar, -1" [hls_src/main.cpp:27]   --->   Operation 53 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_tab_str) nounwind"   --->   Operation 54 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 55 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit.preheader, label %meminst" [hls_src/main.cpp:27]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i4"   --->   Operation 57 'alloca' 'tmp_keep_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i4"   --->   Operation 58 'alloca' 'tmp_strb_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 59 'alloca' 'tmp_user_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i1"   --->   Operation 60 'alloca' 'tmp_id_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i1"   --->   Operation 61 'alloca' 'tmp_dest_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 62 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 63 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.76ns)   --->   "br label %1" [hls_src/main.cpp:32]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i17 [ 0, %.loopexit ], [ %i_2, %2 ]"   --->   Operation 65 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %i, -65536" [hls_src/main.cpp:32]   --->   Operation 66 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 67 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.10ns)   --->   "%i_2 = add i17 %i, 1" [hls_src/main.cpp:32]   --->   Operation 68 'add' 'i_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %meminst.i.preheader, label %2" [hls_src/main.cpp:32]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.00ns)   --->   "%empty_15 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %S_AXIS_V_data_V, i4* %S_AXIS_V_keep_V, i4* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V)" [hls_src/main.cpp:34]   --->   Operation 70 'read' 'empty_15' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "br label %meminst.i" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 71 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 72 [1/2] (0.00ns)   --->   "%empty_15 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %S_AXIS_V_data_V, i4* %S_AXIS_V_keep_V, i4* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V)" [hls_src/main.cpp:34]   --->   Operation 72 'read' 'empty_15' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 0" [hls_src/main.cpp:34]   --->   Operation 73 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 1" [hls_src/main.cpp:34]   --->   Operation 74 'extractvalue' 'tmp_keep_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_strb_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 2" [hls_src/main.cpp:34]   --->   Operation 75 'extractvalue' 'tmp_strb_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 3" [hls_src/main.cpp:34]   --->   Operation 76 'extractvalue' 'tmp_user_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 5" [hls_src/main.cpp:34]   --->   Operation 77 'extractvalue' 'tmp_id_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 6" [hls_src/main.cpp:34]   --->   Operation 78 'extractvalue' 'tmp_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = zext i17 %i to i64" [hls_src/main.cpp:35]   --->   Operation 79 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tab_addr_1 = getelementptr inbounds [65536 x i32]* %tab, i64 0, i64 %tmp_2" [hls_src/main.cpp:35]   --->   Operation 80 'getelementptr' 'tab_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %tmp_data_V_1, i32* %tab_addr_1, align 4" [hls_src/main.cpp:35]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "store i1 %tmp_dest_V_3, i1* %tmp_dest_V" [hls_src/main.cpp:34]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "store i1 %tmp_id_V_3, i1* %tmp_id_V" [hls_src/main.cpp:34]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "store i1 %tmp_user_V_3, i1* %tmp_user_V" [hls_src/main.cpp:34]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "store i4 %tmp_strb_V_3, i4* %tmp_strb_V" [hls_src/main.cpp:34]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "store i4 %tmp_keep_V_3, i4* %tmp_keep_V" [hls_src/main.cpp:34]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [hls_src/main.cpp:32]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%invdar_i = phi i8 [ %indvarinc_i, %meminst.i ], [ 0, %meminst.i.preheader ]" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 88 'phi' 'invdar_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.91ns)   --->   "%indvarinc_i = add i8 %invdar_i, 1" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 89 'add' 'indvarinc_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %invdar_i to i64" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 90 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%count_1_addr = getelementptr [256 x i32]* %count_1, i64 0, i64 %tmp_i" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 91 'getelementptr' 'count_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_1_addr, align 4" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 93 [1/1] (1.55ns)   --->   "%tmp_i_16 = icmp eq i8 %invdar_i, -1" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 93 'icmp' 'tmp_i_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_1_str) nounwind"   --->   Operation 94 'specloopname' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 95 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_i_16, label %meminst1.i.preheader, label %meminst.i" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.76ns)   --->   "br label %meminst1.i" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 97 'br' <Predicate = (tmp_i_16)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%invdar2_i = phi i8 [ %indvarinc3_i, %meminst1.i ], [ 0, %meminst1.i.preheader ]" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 98 'phi' 'invdar2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.91ns)   --->   "%indvarinc3_i = add i8 %invdar2_i, 1" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 99 'add' 'indvarinc3_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i8 %invdar2_i to i64" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 100 'zext' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%count_2_addr = getelementptr [256 x i32]* %count_2, i64 0, i64 %tmp_1_i" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 101 'getelementptr' 'count_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_2_addr, align 4" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 102 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 103 [1/1] (1.55ns)   --->   "%tmp_2_i = icmp eq i8 %invdar2_i, -1" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 103 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_2_str) nounwind"   --->   Operation 104 'specloopname' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 105 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_2_i, label %meminst4.i.preheader, label %meminst1.i" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.76ns)   --->   "br label %meminst4.i" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 107 'br' <Predicate = (tmp_2_i)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%invdar5_i = phi i8 [ %indvarinc6_i, %meminst4.i ], [ 0, %meminst4.i.preheader ]" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 108 'phi' 'invdar5_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%indvarinc6_i = add i8 %invdar5_i, 1" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 109 'add' 'indvarinc6_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i8 %invdar5_i to i64" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 110 'zext' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%count_3_addr = getelementptr [256 x i32]* %count_3, i64 0, i64 %tmp_3_i" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 111 'getelementptr' 'count_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_3_addr, align 4" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 113 [1/1] (1.55ns)   --->   "%tmp_4_i = icmp eq i8 %invdar5_i, -1" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 113 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_3_str) nounwind"   --->   Operation 114 'specloopname' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 115 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %meminst7.i.preheader, label %meminst4.i" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.76ns)   --->   "br label %meminst7.i" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 117 'br' <Predicate = (tmp_4_i)> <Delay = 1.76>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%invdar8_i = phi i8 [ %indvarinc9_i, %meminst7.i ], [ 0, %meminst7.i.preheader ]" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 118 'phi' 'invdar8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.91ns)   --->   "%indvarinc9_i = add i8 %invdar8_i, 1" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 119 'add' 'indvarinc9_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i8 %invdar8_i to i64" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 120 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%count_4_addr = getelementptr [256 x i32]* %count_4, i64 0, i64 %tmp_5_i" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 121 'getelementptr' 'count_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_4_addr, align 4" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 123 [1/1] (1.55ns)   --->   "%tmp_6_i = icmp eq i8 %invdar8_i, -1" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 123 'icmp' 'tmp_6_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_4_str) nounwind"   --->   Operation 124 'specloopname' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 125 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_6_i, label %radix_sort_v2.exit, label %meminst7.i" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (0.00ns)   --->   "call fastcc void @count_occ_v2([65536 x i32]* %tab, [256 x i32]* %count_1, [256 x i32]* %count_2, [256 x i32]* %count_3, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:49->hls_src/main.cpp:38]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @count_occ_v2([65536 x i32]* %tab, [256 x i32]* %count_1, [256 x i32]* %count_2, [256 x i32]* %count_3, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:49->hls_src/main.cpp:38]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 1.86>
ST_12 : Operation 129 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 0, [256 x i32]* %count_1)" [hls_src/radix/radix.cpp:51->hls_src/main.cpp:38]   --->   Operation 129 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 0, [256 x i32]* %count_1)" [hls_src/radix/radix.cpp:51->hls_src/main.cpp:38]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 1.86>
ST_14 : Operation 131 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 8, [256 x i32]* %count_2)" [hls_src/radix/radix.cpp:53->hls_src/main.cpp:38]   --->   Operation 131 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 8, [256 x i32]* %count_2)" [hls_src/radix/radix.cpp:53->hls_src/main.cpp:38]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 1.86>
ST_16 : Operation 133 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 16, [256 x i32]* %count_3)" [hls_src/radix/radix.cpp:55->hls_src/main.cpp:38]   --->   Operation 133 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 16, [256 x i32]* %count_3)" [hls_src/radix/radix.cpp:55->hls_src/main.cpp:38]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 1.86>
ST_18 : Operation 135 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 24, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:57->hls_src/main.cpp:38]   --->   Operation 135 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 1.76>
ST_19 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 24, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:57->hls_src/main.cpp:38]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 137 [1/1] (1.76ns)   --->   "br label %3" [hls_src/main.cpp:41]   --->   Operation 137 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 18> <Delay = 3.40>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%val_4 = phi i1 [ false, %radix_sort_v2.exit ], [ %tmp_last_V, %._crit_edge ]"   --->   Operation 138 'phi' 'val_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%i_1 = phi i17 [ 0, %radix_sort_v2.exit ], [ %i_3, %._crit_edge ]"   --->   Operation 139 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (2.43ns)   --->   "%exitcond = icmp eq i17 %i_1, -65536" [hls_src/main.cpp:41]   --->   Operation 140 'icmp' 'exitcond' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 141 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (2.10ns)   --->   "%i_3 = add i17 %i_1, 1" [hls_src/main.cpp:41]   --->   Operation 142 'add' 'i_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %._crit_edge" [hls_src/main.cpp:41]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = zext i17 %i_1 to i64" [hls_src/main.cpp:43]   --->   Operation 144 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%tab_addr_2 = getelementptr inbounds [65536 x i32]* %tab, i64 0, i64 %tmp_3" [hls_src/main.cpp:43]   --->   Operation 145 'getelementptr' 'tab_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 146 [2/2] (3.25ns)   --->   "%tmp_data_V = load i32* %tab_addr_2, align 4" [hls_src/main.cpp:43]   --->   Operation 146 'load' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 147 [1/1] (2.43ns)   --->   "%tmp_4 = icmp eq i17 %i_1, 65535" [hls_src/main.cpp:45]   --->   Operation 147 'icmp' 'tmp_4' <Predicate = (!exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.97ns)   --->   "%tmp_last_V = or i1 %tmp_4, %val_4" [hls_src/main.cpp:45]   --->   Operation 148 'or' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 149 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 21 <SV = 19> <Delay = 3.25>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i4* %tmp_keep_V" [hls_src/main.cpp:48]   --->   Operation 150 'load' 'tmp_keep_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_strb_V_load = load i4* %tmp_strb_V" [hls_src/main.cpp:48]   --->   Operation 151 'load' 'tmp_strb_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [hls_src/main.cpp:48]   --->   Operation 152 'load' 'tmp_user_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i1* %tmp_id_V" [hls_src/main.cpp:48]   --->   Operation 153 'load' 'tmp_id_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i1* %tmp_dest_V" [hls_src/main.cpp:48]   --->   Operation 154 'load' 'tmp_dest_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (3.25ns)   --->   "%tmp_data_V = load i32* %tab_addr_2, align 4" [hls_src/main.cpp:43]   --->   Operation 155 'load' 'tmp_data_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 156 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %M_AXIS_V_data_V, i4* %M_AXIS_V_keep_V, i4* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V_load, i4 %tmp_strb_V_load, i1 %tmp_user_V_load, i1 %tmp_last_V, i1 %tmp_id_V_load, i1 %tmp_dest_V_load)" [hls_src/main.cpp:48]   --->   Operation 156 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 20> <Delay = 0.00>
ST_22 : Operation 157 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %M_AXIS_V_data_V, i4* %M_AXIS_V_keep_V, i4* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V_load, i4 %tmp_strb_V_load, i1 %tmp_user_V_load, i1 %tmp_last_V, i1 %tmp_id_V_load, i1 %tmp_dest_V_load)" [hls_src/main.cpp:48]   --->   Operation 157 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "br label %3" [hls_src/main.cpp:41]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ S_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
array2          (alloca           ) [ 00111111111111111111111]
count_1         (alloca           ) [ 00111111111111111111111]
count_2         (alloca           ) [ 00111111111111111111111]
count_3         (alloca           ) [ 00111111111111111111111]
count_4         (alloca           ) [ 00111111111111111111111]
StgValue_28     (specbitsmap      ) [ 00000000000000000000000]
StgValue_29     (specbitsmap      ) [ 00000000000000000000000]
StgValue_30     (specbitsmap      ) [ 00000000000000000000000]
StgValue_31     (specbitsmap      ) [ 00000000000000000000000]
StgValue_32     (specbitsmap      ) [ 00000000000000000000000]
StgValue_33     (specbitsmap      ) [ 00000000000000000000000]
StgValue_34     (specbitsmap      ) [ 00000000000000000000000]
StgValue_35     (specbitsmap      ) [ 00000000000000000000000]
StgValue_36     (specbitsmap      ) [ 00000000000000000000000]
StgValue_37     (specbitsmap      ) [ 00000000000000000000000]
StgValue_38     (specbitsmap      ) [ 00000000000000000000000]
StgValue_39     (specbitsmap      ) [ 00000000000000000000000]
StgValue_40     (specbitsmap      ) [ 00000000000000000000000]
StgValue_41     (specbitsmap      ) [ 00000000000000000000000]
StgValue_42     (spectopmodule    ) [ 00000000000000000000000]
tab             (alloca           ) [ 00111111111111111111111]
StgValue_44     (specinterface    ) [ 00000000000000000000000]
StgValue_45     (specinterface    ) [ 00000000000000000000000]
StgValue_46     (specinterface    ) [ 00000000000000000000000]
StgValue_47     (br               ) [ 01100000000000000000000]
invdar          (phi              ) [ 00100000000000000000000]
indvarinc       (add              ) [ 01100000000000000000000]
tmp             (zext             ) [ 00000000000000000000000]
tab_addr        (getelementptr    ) [ 00000000000000000000000]
StgValue_52     (store            ) [ 00000000000000000000000]
tmp_s           (icmp             ) [ 00100000000000000000000]
empty           (specloopname     ) [ 00000000000000000000000]
empty_13        (speclooptripcount) [ 00000000000000000000000]
StgValue_56     (br               ) [ 01100000000000000000000]
tmp_keep_V      (alloca           ) [ 00011111111111111111111]
tmp_strb_V      (alloca           ) [ 00011111111111111111111]
tmp_user_V      (alloca           ) [ 00011111111111111111111]
tmp_id_V        (alloca           ) [ 00011111111111111111111]
tmp_dest_V      (alloca           ) [ 00011111111111111111111]
StgValue_62     (br               ) [ 00000000000000000000000]
loop_begin      (specloopbegin    ) [ 00000000000000000000000]
StgValue_64     (br               ) [ 00011111111111111111111]
i               (phi              ) [ 00001100000000000000000]
exitcond1       (icmp             ) [ 00011111111111111111111]
empty_14        (speclooptripcount) [ 00000000000000000000000]
i_2             (add              ) [ 00011111111111111111111]
StgValue_69     (br               ) [ 00000000000000000000000]
StgValue_71     (br               ) [ 00011111111111111111111]
empty_15        (read             ) [ 00000000000000000000000]
tmp_data_V_1    (extractvalue     ) [ 00000000000000000000000]
tmp_keep_V_3    (extractvalue     ) [ 00000000000000000000000]
tmp_strb_V_3    (extractvalue     ) [ 00000000000000000000000]
tmp_user_V_3    (extractvalue     ) [ 00000000000000000000000]
tmp_id_V_3      (extractvalue     ) [ 00000000000000000000000]
tmp_dest_V_3    (extractvalue     ) [ 00000000000000000000000]
tmp_2           (zext             ) [ 00000000000000000000000]
tab_addr_1      (getelementptr    ) [ 00000000000000000000000]
StgValue_81     (store            ) [ 00000000000000000000000]
StgValue_82     (store            ) [ 00000000000000000000000]
StgValue_83     (store            ) [ 00000000000000000000000]
StgValue_84     (store            ) [ 00000000000000000000000]
StgValue_85     (store            ) [ 00000000000000000000000]
StgValue_86     (store            ) [ 00000000000000000000000]
StgValue_87     (br               ) [ 00011111111111111111111]
invdar_i        (phi              ) [ 00000010000000000000000]
indvarinc_i     (add              ) [ 00011111111111111111111]
tmp_i           (zext             ) [ 00000000000000000000000]
count_1_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_92     (store            ) [ 00000000000000000000000]
tmp_i_16        (icmp             ) [ 00011111111111111111111]
empty_17        (specloopname     ) [ 00000000000000000000000]
empty_18        (speclooptripcount) [ 00000000000000000000000]
StgValue_96     (br               ) [ 00011111111111111111111]
StgValue_97     (br               ) [ 00011111111111111111111]
invdar2_i       (phi              ) [ 00000001000000000000000]
indvarinc3_i    (add              ) [ 00011111111111111111111]
tmp_1_i         (zext             ) [ 00000000000000000000000]
count_2_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_102    (store            ) [ 00000000000000000000000]
tmp_2_i         (icmp             ) [ 00011111111111111111111]
empty_19        (specloopname     ) [ 00000000000000000000000]
empty_20        (speclooptripcount) [ 00000000000000000000000]
StgValue_106    (br               ) [ 00011111111111111111111]
StgValue_107    (br               ) [ 00011111111111111111111]
invdar5_i       (phi              ) [ 00000000100000000000000]
indvarinc6_i    (add              ) [ 00011111111111111111111]
tmp_3_i         (zext             ) [ 00000000000000000000000]
count_3_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_112    (store            ) [ 00000000000000000000000]
tmp_4_i         (icmp             ) [ 00011111111111111111111]
empty_21        (specloopname     ) [ 00000000000000000000000]
empty_22        (speclooptripcount) [ 00000000000000000000000]
StgValue_116    (br               ) [ 00011111111111111111111]
StgValue_117    (br               ) [ 00011111111111111111111]
invdar8_i       (phi              ) [ 00000000010000000000000]
indvarinc9_i    (add              ) [ 00011111111111111111111]
tmp_5_i         (zext             ) [ 00000000000000000000000]
count_4_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_122    (store            ) [ 00000000000000000000000]
tmp_6_i         (icmp             ) [ 00011111111111111111111]
empty_23        (specloopname     ) [ 00000000000000000000000]
empty_24        (speclooptripcount) [ 00000000000000000000000]
StgValue_126    (br               ) [ 00011111111111111111111]
StgValue_128    (call             ) [ 00000000000000000000000]
StgValue_130    (call             ) [ 00000000000000000000000]
StgValue_132    (call             ) [ 00000000000000000000000]
StgValue_134    (call             ) [ 00000000000000000000000]
StgValue_136    (call             ) [ 00000000000000000000000]
StgValue_137    (br               ) [ 00011111111111111111111]
val_4           (phi              ) [ 00000000000000000000100]
i_1             (phi              ) [ 00000000000000000000100]
exitcond        (icmp             ) [ 00011111111111111111111]
empty_25        (speclooptripcount) [ 00000000000000000000000]
i_3             (add              ) [ 00011111111111111111111]
StgValue_143    (br               ) [ 00000000000000000000000]
tmp_3           (zext             ) [ 00000000000000000000000]
tab_addr_2      (getelementptr    ) [ 00000000000000000000010]
tmp_4           (icmp             ) [ 00000000000000000000000]
tmp_last_V      (or               ) [ 00011111111111111111111]
StgValue_149    (br               ) [ 00000000000000000000000]
tmp_keep_V_load (load             ) [ 00000000000000000000001]
tmp_strb_V_load (load             ) [ 00000000000000000000001]
tmp_user_V_load (load             ) [ 00000000000000000000001]
tmp_id_V_load   (load             ) [ 00000000000000000000001]
tmp_dest_V_load (load             ) [ 00000000000000000000001]
tmp_data_V      (load             ) [ 00000000000000000000001]
StgValue_157    (write            ) [ 00000000000000000000000]
StgValue_158    (br               ) [ 00011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S_AXIS_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S_AXIS_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="S_AXIS_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S_AXIS_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="S_AXIS_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="S_AXIS_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="S_AXIS_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_AXIS_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_AXIS_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_AXIS_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_AXIS_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_AXIS_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_AXIS_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="M_AXIS_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLS_sort_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_tab_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_count_1_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_count_2_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_count_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_count_4_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_occ_v2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_occ_v2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="array2_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="count_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="count_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="count_3_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="count_4_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tab_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tab/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_keep_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_strb_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_user_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_id_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_dest_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="44" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="4" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="1" slack="0"/>
<pin id="162" dir="0" index="7" bw="1" slack="0"/>
<pin id="163" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_15/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="4" slack="0"/>
<pin id="177" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="1" slack="0"/>
<pin id="180" dir="0" index="7" bw="1" slack="0"/>
<pin id="181" dir="0" index="8" bw="32" slack="0"/>
<pin id="182" dir="0" index="9" bw="4" slack="0"/>
<pin id="183" dir="0" index="10" bw="4" slack="0"/>
<pin id="184" dir="0" index="11" bw="1" slack="0"/>
<pin id="185" dir="0" index="12" bw="1" slack="1"/>
<pin id="186" dir="0" index="13" bw="1" slack="0"/>
<pin id="187" dir="0" index="14" bw="1" slack="0"/>
<pin id="188" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_156/21 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tab_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tab_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_52/2 StgValue_81/5 tmp_data_V/20 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tab_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="17" slack="0"/>
<pin id="214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tab_addr_1/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="count_1_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_1_addr/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="StgValue_92_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="count_2_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_2_addr/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="StgValue_102_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="count_3_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_3_addr/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="StgValue_112_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="count_4_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_4_addr/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_122_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tab_addr_2_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="17" slack="0"/>
<pin id="273" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tab_addr_2/20 "/>
</bind>
</comp>

<comp id="277" class="1005" name="invdar_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="invdar_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="16" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="1"/>
<pin id="290" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="17" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="invdar_i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="invdar_i (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="invdar_i_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar_i/6 "/>
</bind>
</comp>

<comp id="311" class="1005" name="invdar2_i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="invdar2_i (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="invdar2_i_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar2_i/7 "/>
</bind>
</comp>

<comp id="322" class="1005" name="invdar5_i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="invdar5_i (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="invdar5_i_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar5_i/8 "/>
</bind>
</comp>

<comp id="333" class="1005" name="invdar8_i_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="invdar8_i (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="invdar8_i_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar8_i/9 "/>
</bind>
</comp>

<comp id="344" class="1005" name="val_4_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="val_4 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="val_4_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_4/20 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="17" slack="1"/>
<pin id="357" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_1_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="17" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/20 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_count_occ_v2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="373" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_127/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_sort_occ_v2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="381" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_129/12 StgValue_131/14 StgValue_133/16 StgValue_135/18 "/>
</bind>
</comp>

<comp id="387" class="1004" name="indvarinc_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exitcond1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="17" slack="0"/>
<pin id="406" dir="0" index="1" bw="17" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="17" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_data_V_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="44" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_keep_V_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="44" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_3/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_strb_V_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="44" slack="0"/>
<pin id="427" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V_3/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_user_V_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="44" slack="0"/>
<pin id="431" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_3/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_id_V_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="44" slack="0"/>
<pin id="435" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_3/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_dest_V_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="44" slack="0"/>
<pin id="439" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_3/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="17" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_82_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="3"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="StgValue_83_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="3"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_84_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="3"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="StgValue_85_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="3"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_86_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="3"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="indvarinc_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc_i/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_i_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_i_16_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_16/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="indvarinc3_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc3_i/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_1_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_2_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="indvarinc6_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc6_i/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_3_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_4_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="indvarinc9_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc9_i/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_5_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_6_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="exitcond_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="17" slack="0"/>
<pin id="541" dir="0" index="1" bw="17" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/20 "/>
</bind>
</comp>

<comp id="545" class="1004" name="i_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/20 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="17" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="17" slack="0"/>
<pin id="558" dir="0" index="1" bw="17" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_last_V_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_last_V/20 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_keep_V_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="18"/>
<pin id="570" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_keep_V_load/21 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_strb_V_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="18"/>
<pin id="574" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_strb_V_load/21 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_user_V_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="18"/>
<pin id="578" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/21 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_id_V_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="18"/>
<pin id="582" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V_load/21 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_dest_V_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="18"/>
<pin id="586" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V_load/21 "/>
</bind>
</comp>

<comp id="588" class="1005" name="indvarinc_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_keep_V_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="3"/>
<pin id="598" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_strb_V_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="3"/>
<pin id="604" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_user_V_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="3"/>
<pin id="610" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_id_V_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="3"/>
<pin id="616" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_dest_V_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="3"/>
<pin id="622" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="629" class="1005" name="i_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="17" slack="0"/>
<pin id="631" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="indvarinc_i_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc_i "/>
</bind>
</comp>

<comp id="642" class="1005" name="indvarinc3_i_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc3_i "/>
</bind>
</comp>

<comp id="650" class="1005" name="indvarinc6_i_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc6_i "/>
</bind>
</comp>

<comp id="658" class="1005" name="indvarinc9_i_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc9_i "/>
</bind>
</comp>

<comp id="669" class="1005" name="i_3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="17" slack="0"/>
<pin id="671" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="674" class="1005" name="tab_addr_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tab_addr_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_last_V_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_keep_V_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_strb_V_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="1"/>
<pin id="692" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_user_V_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_id_V_load_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_dest_V_load_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_load "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_data_V_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="74" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="189"><net_src comp="108" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="203" pin="3"/><net_sink comp="172" pin=8"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="76" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="76" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="104" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="68" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="92" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="382"><net_src comp="94" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="96" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="384"><net_src comp="98" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="385"><net_src comp="100" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="386"><net_src comp="102" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="281" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="281" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="402"><net_src comp="281" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="292" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="292" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="72" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="154" pin="8"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="424"><net_src comp="154" pin="8"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="154" pin="8"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="154" pin="8"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="154" pin="8"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="154" pin="8"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="288" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="450"><net_src comp="437" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="433" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="429" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="425" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="421" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="304" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="78" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="304" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="486"><net_src comp="304" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="315" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="315" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="503"><net_src comp="315" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="80" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="326" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="326" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="520"><net_src comp="326" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="80" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="337" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="337" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="537"><net_src comp="337" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="359" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="70" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="359" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="72" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="359" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="560"><net_src comp="359" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="106" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="348" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="172" pin=14"/></net>

<net id="591"><net_src comp="387" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="599"><net_src comp="134" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="605"><net_src comp="138" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="611"><net_src comp="142" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="617"><net_src comp="146" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="623"><net_src comp="150" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="632"><net_src comp="410" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="637"><net_src comp="471" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="645"><net_src comp="488" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="653"><net_src comp="505" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="661"><net_src comp="522" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="672"><net_src comp="545" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="677"><net_src comp="269" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="682"><net_src comp="562" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="172" pin=12"/></net>

<net id="688"><net_src comp="568" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="693"><net_src comp="572" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="698"><net_src comp="576" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="703"><net_src comp="580" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="708"><net_src comp="584" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="172" pin=14"/></net>

<net id="713"><net_src comp="203" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="172" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V_data_V | {22 }
	Port: M_AXIS_V_keep_V | {22 }
	Port: M_AXIS_V_strb_V | {22 }
	Port: M_AXIS_V_user_V | {22 }
	Port: M_AXIS_V_last_V | {22 }
	Port: M_AXIS_V_id_V | {22 }
	Port: M_AXIS_V_dest_V | {22 }
 - Input state : 
	Port: HLS_sort : S_AXIS_V_data_V | {4 }
	Port: HLS_sort : S_AXIS_V_keep_V | {4 }
	Port: HLS_sort : S_AXIS_V_strb_V | {4 }
	Port: HLS_sort : S_AXIS_V_user_V | {4 }
	Port: HLS_sort : S_AXIS_V_last_V | {4 }
	Port: HLS_sort : S_AXIS_V_id_V | {4 }
	Port: HLS_sort : S_AXIS_V_dest_V | {4 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		tab_addr : 2
		StgValue_52 : 3
		tmp_s : 1
		StgValue_56 : 2
	State 3
	State 4
		exitcond1 : 1
		i_2 : 1
		StgValue_69 : 2
	State 5
		tab_addr_1 : 1
		StgValue_81 : 2
		StgValue_82 : 1
		StgValue_83 : 1
		StgValue_84 : 1
		StgValue_85 : 1
		StgValue_86 : 1
	State 6
		indvarinc_i : 1
		tmp_i : 1
		count_1_addr : 2
		StgValue_92 : 3
		tmp_i_16 : 1
		StgValue_96 : 2
	State 7
		indvarinc3_i : 1
		tmp_1_i : 1
		count_2_addr : 2
		StgValue_102 : 3
		tmp_2_i : 1
		StgValue_106 : 2
	State 8
		indvarinc6_i : 1
		tmp_3_i : 1
		count_3_addr : 2
		StgValue_112 : 3
		tmp_4_i : 1
		StgValue_116 : 2
	State 9
		indvarinc9_i : 1
		tmp_5_i : 1
		count_4_addr : 2
		StgValue_122 : 3
		tmp_6_i : 1
		StgValue_126 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		exitcond : 1
		i_3 : 1
		StgValue_143 : 2
		tmp_3 : 1
		tab_addr_2 : 2
		tmp_data_V : 3
		tmp_4 : 1
		tmp_last_V : 2
	State 21
		StgValue_156 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   | grp_count_occ_v2_fu_366 | 34.3142 |   1067  |   1400  |
|          |  grp_sort_occ_v2_fu_375 |  3.538  |   162   |   200   |
|----------|-------------------------|---------|---------|---------|
|          |     indvarinc_fu_387    |    0    |    0    |    23   |
|          |        i_2_fu_410       |    0    |    0    |    24   |
|          |    indvarinc_i_fu_471   |    0    |    0    |    15   |
|    add   |   indvarinc3_i_fu_488   |    0    |    0    |    15   |
|          |   indvarinc6_i_fu_505   |    0    |    0    |    15   |
|          |   indvarinc9_i_fu_522   |    0    |    0    |    15   |
|          |        i_3_fu_545       |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_398      |    0    |    0    |    13   |
|          |     exitcond1_fu_404    |    0    |    0    |    18   |
|          |     tmp_i_16_fu_482     |    0    |    0    |    11   |
|   icmp   |      tmp_2_i_fu_499     |    0    |    0    |    11   |
|          |      tmp_4_i_fu_516     |    0    |    0    |    11   |
|          |      tmp_6_i_fu_533     |    0    |    0    |    11   |
|          |     exitcond_fu_539     |    0    |    0    |    18   |
|          |       tmp_4_fu_556      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    or    |    tmp_last_V_fu_562    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |     grp_read_fu_154     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_172    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_393       |    0    |    0    |    0    |
|          |       tmp_2_fu_441      |    0    |    0    |    0    |
|          |       tmp_i_fu_477      |    0    |    0    |    0    |
|   zext   |      tmp_1_i_fu_494     |    0    |    0    |    0    |
|          |      tmp_3_i_fu_511     |    0    |    0    |    0    |
|          |      tmp_5_i_fu_528     |    0    |    0    |    0    |
|          |       tmp_3_fu_551      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_V_1_fu_416   |    0    |    0    |    0    |
|          |   tmp_keep_V_3_fu_421   |    0    |    0    |    0    |
|extractvalue|   tmp_strb_V_3_fu_425   |    0    |    0    |    0    |
|          |   tmp_user_V_3_fu_429   |    0    |    0    |    0    |
|          |    tmp_id_V_3_fu_433    |    0    |    0    |    0    |
|          |   tmp_dest_V_3_fu_437   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         | 37.8522 |   1229  |   1844  |
|----------|-------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| array2|   128  |    0   |    0   |
|count_1|    2   |    0   |    0   |
|count_2|    2   |    0   |    0   |
|count_3|    2   |    0   |    0   |
|count_4|    2   |    0   |    0   |
|  tab  |   128  |    0   |    0   |
+-------+--------+--------+--------+
| Total |   264  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_355      |   17   |
|      i_2_reg_629      |   17   |
|      i_3_reg_669      |   17   |
|       i_reg_288       |   17   |
|  indvarinc3_i_reg_642 |    8   |
|  indvarinc6_i_reg_650 |    8   |
|  indvarinc9_i_reg_658 |    8   |
|  indvarinc_i_reg_634  |    8   |
|   indvarinc_reg_588   |   16   |
|   invdar2_i_reg_311   |    8   |
|   invdar5_i_reg_322   |    8   |
|   invdar8_i_reg_333   |    8   |
|    invdar_i_reg_300   |    8   |
|     invdar_reg_277    |   16   |
|   tab_addr_2_reg_674  |   16   |
|   tmp_data_V_reg_710  |   32   |
|tmp_dest_V_load_reg_705|    1   |
|   tmp_dest_V_reg_620  |    1   |
| tmp_id_V_load_reg_700 |    1   |
|    tmp_id_V_reg_614   |    1   |
|tmp_keep_V_load_reg_685|    4   |
|   tmp_keep_V_reg_596  |    4   |
|   tmp_last_V_reg_679  |    1   |
|tmp_strb_V_load_reg_690|    4   |
|   tmp_strb_V_reg_602  |    4   |
|tmp_user_V_load_reg_695|    1   |
|   tmp_user_V_reg_608  |    1   |
|     val_4_reg_344     |    1   |
+-----------------------+--------+
|         Total         |   236  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_172    |  p8  |   2  |  32  |   64   ||    9    |
|    grp_write_fu_172    |  p9  |   2  |   4  |    8   ||    9    |
|    grp_write_fu_172    |  p10 |   2  |   4  |    8   ||    9    |
|    grp_write_fu_172    |  p11 |   2  |   1  |    2   ||    9    |
|    grp_write_fu_172    |  p13 |   2  |   1  |    2   ||    9    |
|    grp_write_fu_172    |  p14 |   2  |   1  |    2   ||    9    |
|    grp_access_fu_203   |  p0  |   4  |  16  |   64   ||    21   |
|    grp_access_fu_203   |  p1  |   2  |  32  |   64   ||    9    |
|        i_reg_288       |  p0  |   2  |  17  |   34   ||    9    |
| grp_sort_occ_v2_fu_375 |  p3  |   4  |   6  |   24   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   272  ||  17.873 ||   102   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   37   |  1229  |  1844  |
|   Memory  |   264  |    -   |    0   |    0   |
|Multiplexer|    -   |   17   |    -   |   102  |
|  Register |    -   |    -   |   236  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   264  |   55   |  1465  |  1946  |
+-----------+--------+--------+--------+--------+
