// Seed: 1408151412
module module_0;
  always begin
    id_1 <= 1;
    $display(id_1);
    id_1 <= 1 ^ id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wire id_5,
    output tri id_6,
    input wire id_7,
    output supply0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wire id_12
);
  always #1;
  module_0();
endmodule
