BUILD_NAME_OPTION = _b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200
Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=conv_pad MAXSOURCEDIRS=../../src:../../../src \
	maxJavaRun -v -m 8192 ConvPadManager \
	DFEModel=MAIA maxFileName=ConvPad target='DFE_SIM' enableMPCX=false \
	bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 PAD=0 SEQ=0 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
]0; maxJavaRun: ConvPadManager DFEModel=MAIA maxFileName=ConvPad target=DFE_SIM enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 PAD=0 SEQ=0 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:../../../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : conv_pad
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : conv_pad.ConvPadManager
Class arguments     : DFEModel=MAIA maxFileName=ConvPad target=DFE_SIM enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 PAD=0 SEQ=0 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      ../../../src:
                      ../../../test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Fri 21:46: MaxCompiler version: 2021.1
Fri 21:46: Build "ConvPad" start time: Fri Dec 10 21:46:45 GMT 2021
Fri 21:46: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Fri 21:46: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200
Fri 21:46: Detailed build log available in "_build.log"
Fri 21:46: 
Fri 21:46: ENGINE BUILD PARAMETERS
Fri 21:46: 	              Build name: ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200
Fri 21:46: 	             maxFileName: ConvPad                                                                         
Fri 21:46: 	                  target: DFE_SIM                                                                         
Fri 21:46: 	                DFEModel: MAIA                                                                            
Fri 21:46: 	              enableMPCX: false                                                                           
Fri 21:46: 	                bitWidth: 16                                                                              
Fri 21:46: 	                   DTYPE: fixed                                                                           
Fri 21:46: 	           NUM_FRAC_BITS: 8                                                                               
Fri 21:46: 	                      PF: 1                                                                               
Fri 21:46: 	                      PC: 1                                                                               
Fri 21:46: 	                      PK: 1                                                                               
Fri 21:46: 	                       H: 32                                                                              
Fri 21:46: 	                       W: 32                                                                              
Fri 21:46: 	                       C: 32                                                                              
Fri 21:46: 	                       F: 32                                                                              
Fri 21:46: 	                       K: 3                                                                               
Fri 21:46: 	                     PAD: 0                                                                               
Fri 21:46: 	                     SEQ: 0                                                                               
Fri 21:46: 	                    FREQ: 200                                                                             
Fri 21:46: 	                USE_DRAM: true                                                                            
Fri 21:46: 	                 USE_BNN: false                                                                           
Fri 21:46: 	            USE_WINOGRAD: false                                                                           
Fri 21:46: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                           
Fri 21:46: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                               
Fri 21:46: 	                   DEBUG: false                                                                           
Fri 21:46: 	           COEFF_ON_CHIP: true                                                                            
Fri 21:46: Generating kernel conv0 ...
Fri 21:46: Instantiating kernel "conv0"
Fri 21:46: coeffOnChip = true
Fri 21:46: Input height = 34, output height = 34, pad = 0
Fri 21:46: Counter H = 34 W = 34
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k0
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k1
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k2
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k3
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k4
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k5
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k6
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k7
Fri 21:46: Created new memory for coeff: conv0_coeff_f0_c0_k8
Fri 21:46: Ifmap buffer configuration 36992 x 1
Fri 21:46: loop = false
Fri 21:46: Building line buffer for "conv0" ...
Fri 21:46: Line buffer shape 3 x 34, produces 1 number of 3 x 3 tiles per cycle
Fri 21:46: Line buffer input vector size: 1, output vector size: 9.
Fri 21:46: Number of separated line buffers: 1
Fri 21:46: Initialising line buffer kernel with 3 x 34 x 1
Fri 21:46: Size of line buffer output: 3
Fri 21:46: Number of line buffer output chunks: 3
Fri 21:46: Connecting outputs from chunk (#000) ...
Fri 21:46: Connecting outputs from chunk (#001) ...
Fri 21:46: Connecting outputs from chunk (#002) ...
Fri 21:46: Building the CORE arithmetic unit for "conv0" ...
Fri 21:46: CORE ifmap vector size: 9
Fri 21:46: CORE coefficient vector size: 9
Fri 21:46: CORE ofmap vector size: 1
Fri 21:46: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Fri 21:46: Compiling kernel "conv0"
Fri 21:46: 
Fri 21:46: Generating padding kernels for DRAM access
Fri 21:46: Instantiating kernel "ifmap_unpad"
Fri 21:46: Compiling kernel "ifmap_unpad"
Fri 21:46: 
Fri 21:46: Instantiating kernel "ofmap_pad"
Fri 21:46: Compiling kernel "ofmap_pad"
Fri 21:46: 
Fri 21:46: Setting up stream connections for conv0
Fri 21:46: Running back-end simulation build (3 phases)
Fri 21:46: (1/3) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Fri 21:46: (2/3) - Compile Simulation Modules (SimCompilePass)
Fri 21:46: (3/3) - Generate MaxFile (AddSimObjectToMaxFilePass)
Fri 21:46: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200/results/ConvPad.max (MD5Sum: d3d5fd06e6a29a6a8f2bbeb259148596)
Fri 21:46: Build completed: Fri Dec 10 21:46:59 GMT 2021 (took 14 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200/results/ConvPad.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200/results/Maxfiles.h
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200/results/ConvPad.max ConvPad_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200_sim.o
Processing maxfile for MAX5_LIMA_SIM from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200/results/ConvPad.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_3622304484249581772/cobject/max_8459142449667639199.c -o /tmp/sliccompile_3622304484249581772/cobject/max_8459142449667639199.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200/results/ConvPad.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_2930133298156829473.o 
ld -r /tmp/sliccompile_3622304484249581772/cobject/max_8459142449667639199.c.o max_2930133298156829473.o -o ConvPad_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200_sim.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/conv_pad'
g++ ../../src/conv_pad/ConvPadCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM  -g -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvPad_MAIA_DFE_SIM_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200/results -D__SIM__ -DDESIGN_NAME=ConvPad -c -o ConvPad_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200_simc.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM  -g -o ConvPad_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200_sim ConvPad_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200_sim.o ConvPad_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200_simc.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
maxcompilersim -n rz3515a -cLIMA -d1 restart

Simulated system 'rz3515a' started:
    Board:                   MAX5C (default: 48GB RAM)
    RAM size for simulation: 51539607552 bytes.
    Temporary RAM file in    /tmp/. (Use option -k to preserve it.)
    Simulation log:          /homes/rz3515/.maxcompilersim/rz3515a-cccad5.log
    Daemon log:              /homes/rz3515/.maxcompilersim/rz3515a-cccad5_daemon.log

Simulated devices available:
    rz3515a0:rz3515a

To use simulated devices you need to set the environment variables
LD_PRELOAD and MAXELEROSDIR. As LD_PRELOAD must not contain spaces,
you might need to set LD_LIBRARY_PATH in addition (see the MaxCompiler
tutorial for details).  Also, ensure that you add the correct simulated
system name (namely "rz3515a") to your SLiC configuration. The following
examples assume there are no spaces in LD_PRELOAD or SLIC_CONF.
Example for BASH:
    export MAXELEROSDIR=$MAXCOMPILERDIR/lib/maxeleros-sim
    export LD_PRELOAD=$MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    export SLIC_CONF="$SLIC_CONF;use_simulation=rz3515a"
Example for CSH:
    setenv MAXELEROSDIR $MAXCOMPILERDIR/lib/maxeleros-sim
    setenv LD_PRELOAD $MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    setenv SLIC_CONF "$SLIC_CONF;use_simulation=rz3515a"

SLIC_CONF+="default_maxdebug_mode=MAX_DEBUG_ALWAYS;" SLIC_CONF+="use_simulation=rz3515a" LD_PRELOAD=/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib/libmaxeleros.so ./ConvPad_b16_H32_W32_C32_F32_K3_PAD0_f1_c1_k1_SEQ0_DRAM_COC_FREQ_200_sim -n 1
Running ...
Done
elapsed time: 9.00944s
GOP/s: 0.00209495
make stopsim
make[1]: Entering directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/conv_pad'
maxcompilersim -n rz3515a -cLIMA stop
Terminating MaxelerOS daemon (PID 163216)...
MaxelerOS daemon killed
Terminating simulated system (PID 163211)...
Simulated system killed
make[1]: Leaving directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/conv_pad'
