Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr  7 18:20:48 2024
| Host         : DESKTOP-FVC51P8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_Moving_Image_control_sets_placed.rpt
| Design       : VGA_Moving_Image
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |              78 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             268 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  clka_BUFG     | Vsync_i_2_n_0             | Vsync_i_1_n_0             |                1 |              1 |         1.00 |
|  clka_BUFG     | R_out1                    | Hsync_i_1_n_0             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                           |                           |                2 |              2 |         1.00 |
|  clka_BUFG     | Img_left[8]_i_2_n_0       | Img_left[8]_i_1_n_0       |                2 |              5 |         2.50 |
|  clka_BUFG     | Img_left[8]_i_2_n_0       | Img_right[8]_i_1_n_0      |                2 |              6 |         3.00 |
|  clka_BUFG     |                           |                           |                4 |              8 |         2.00 |
|  clka_BUFG     | R_out[3]_i_2_n_0          | R_out[3]_i_1_n_0          |                4 |             12 |         3.00 |
|  clka_BUFG     | address0__2               |                           |               10 |             14 |         1.40 |
|  clka_BUFG     | Img_left[31]_i_2_n_0      | Img_right[31]_i_1_n_0     |                9 |             26 |         2.89 |
|  clka_BUFG     | Img_left[31]_i_2_n_0      | Img_left[31]_i_1_n_0      |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG |                           | clk25                     |                8 |             31 |         3.88 |
|  clka_BUFG     | delay_counter[31]_i_2_n_0 | delay_counter[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clka_BUFG     | Smooth_top[31]_i_2_n_0    | Smooth_top[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  clka_BUFG     |                           | p_1_in                    |                8 |             32 |         4.00 |
|  clka_BUFG     | p_1_in                    | VC                        |                8 |             32 |         4.00 |
|  clka_BUFG     | Smooth_bot[31]_i_1_n_0    | Smooth_top[31]_i_2_n_0    |               11 |             32 |         2.91 |
|  clka_BUFG     | Smooth_right[31]_i_2_n_0  | p_1_in                    |               15 |             32 |         2.13 |
|  clka_BUFG     | VC_line                   | VC_line[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  clka_BUFG     | Img_bot[31]_i_1_n_0       |                           |               18 |             64 |         3.56 |
+----------------+---------------------------+---------------------------+------------------+----------------+--------------+


