V 50
K 6302016380 RAM_CTRL
Y 1
D 0 0 260 140
Z 10
i 8
P 1 0 40 20 40 0 2 0
A 0 40 10 0 8 0 PINTYPE=IN
A 0 40 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 40 10 0 2 0 1 0 PRT_CNTRL
P 2 0 60 20 60 0 2 0
A 0 60 10 0 8 0 PINTYPE=IN
A 0 60 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 60 10 0 2 0 1 0 PAR_RDY
P 3 0 80 20 80 0 2 0
A 0 80 10 0 8 0 PINTYPE=IN
A 0 80 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 80 10 0 2 0 1 0 RESET
P 4 260 40 240 40 0 3 0
A 260 40 10 0 2 0 PINTYPE=OUT
A 260 40 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 240 40 10 0 8 0 1 0 R_W_BAR
P 5 260 60 240 60 0 3 0
A 260 60 10 0 2 0 PINTYPE=OUT
A 260 60 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 240 60 10 0 8 0 1 0 CE_BAR
P 6 260 80 240 80 0 3 0
A 260 80 10 0 2 0 PINTYPE=OUT
A 260 80 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 240 80 10 0 8 0 1 0 ADDR_CLK
P 7 260 100 240 100 0 3 0
A 260 100 10 0 2 0 PINTYPE=OUT
A 260 100 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 240 100 10 0 8 0 1 0 WORD_SYNC
P 8 0 100 20 100 0 2 0
A 0 100 10 0 8 0 PINTYPE=IN
A 0 100 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 100 10 0 2 0 1 0 CLOCK
U 0 -10 10 0 3 0 VHDLFILE=RAM_CNTRL_BEH.VHD
U 1 -10 10 0 2 0 PINORDER=PRT_CNTRL PAR_RDY RESET R_W_BAR CE_BAR ADDR_CLK WORD_S
+ YNC CLOCK
U 1 -30 10 0 2 0 ACCEL=VANTAGE
U 1 -40 10 0 2 0 LEVEL=VHDL
U 1 -50 10 0 2 0 VHDL_IMPORT_IEEE$STD_LOGIC_1164=PACKAGE
U 1 -60 10 0 2 0 VHDL_IMPORT_IEEE=LIBRARY
U 91 10 10 0 2 3 VHDL=RAM_CNTRL
b 20 20 240 120
E
