Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Feb  7 09:13:43 2018
| Host         : mitag.st.cs.kumamoto-u.ac.jp running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_control_sets -verbose -file pic16_control_sets_placed.rpt
| Design       : pic16
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               9 |            6 |
| No           | Yes                   | No                     |              13 |            3 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |              61 |           22 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-------------------------+------------------+----------------+
|  dcm0/CLK_OUT2 | i_pic16core/PCLATH[4]_i_1_n_0           | dcm0/SR[0]              |                3 |              5 |
|  dcm0/CLK_OUT2 | i_pic16core/FSR[7]_i_1_n_0              | dcm0/SR[0]              |                3 |              8 |
|  dcm0/CLK_OUT2 | i_pic16core/i_alu/W_W                   |                         |                6 |              8 |
|  dcm0/CLK_OUT2 | i_pic16core/TRISB[7]_i_1_n_0            | dcm0/SR[0]              |                2 |              8 |
|  dcm0/CLK_OUT2 | i_pic16core/TRISA[7]_i_1_n_0            | dcm0/SR[0]              |                2 |              8 |
|  dcm0/CLK_OUT2 | i_pic16core/STK_reg_0_7_0_4_i_1_n_0     |                         |                1 |              8 |
|  dcm0/CLK_OUT2 | i_pic16core/RAM_reg_0_63_0_0_i_1_n_0    |                         |                2 |              8 |
|  dcm0/CLK_OUT2 | i_pic16core/RAM_reg_0_31_0_0_i_1_n_0    |                         |                2 |              8 |
|  dcm0/CLK_OUT2 | i_pic16core/RAM_reg_0_15_0_0__0_i_1_n_0 |                         |                2 |              8 |
|  dcm0/CLK_OUT2 |                                         | dcm0/SR[0]              |                6 |              9 |
|  dcm0/CLK_OUT2 |                                         |                         |                3 |             11 |
|  dcm0/CLK_OUT2 | i_pic16core/PC[7]_i_2_n_0               | dcm0/SR[0]              |                4 |             12 |
|  dcm0/CLK_OUT2 |                                         | i_pic16core/i_alu/SR[0] |                3 |             13 |
|  dcm0/CLK_OUT2 | i_pic16core/PORTB[7]_i_1_n_0            | dcm0/SR[0]              |                6 |             16 |
|  dcm0/CLK_OUT2 | i_pic16core/PORTA[7]_i_1_n_0            | dcm0/SR[0]              |                6 |             16 |
+----------------+-----------------------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 8      |                     8 |
| 9      |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


