D:\cgra4ml\deepsocflow\test\sv\axi_sys_tb.sv
D:\cgra4ml\deepsocflow\test\sv\cgra4ml_axi2ram_tb.sv
D:\cgra4ml\deepsocflow\test\sv\ext\axi_addr.v
D:\cgra4ml\deepsocflow\test\sv\ext\skidbuffer.v
D:\cgra4ml\deepsocflow\test\sv\ext\zipcpu_axi2ram.v
D:\cgra4ml\deepsocflow\rtl\axi_cgra4ml.v
D:\cgra4ml\deepsocflow\rtl\dnn_engine.v
D:\cgra4ml\deepsocflow\rtl\ext\alex_axis_pipeline_register.v
D:\cgra4ml\deepsocflow\rtl\ext\alex_axis_register.v
D:\cgra4ml\deepsocflow\rtl\ext\xilinx_spwf.v
D:\cgra4ml\deepsocflow\rtl\axis_out_shift.sv
D:\cgra4ml\deepsocflow\rtl\axis_pixels.sv
D:\cgra4ml\deepsocflow\rtl\axis_weight_rotator.sv
D:\cgra4ml\deepsocflow\rtl\counter.sv
D:\cgra4ml\deepsocflow\rtl\cyclic_bram.sv
D:\cgra4ml\deepsocflow\rtl\dma_controller.sv
D:\cgra4ml\deepsocflow\rtl\n_delay.sv
D:\cgra4ml\deepsocflow\rtl\proc_engine.sv
D:\cgra4ml\deepsocflow\rtl\ram.sv
D:\cgra4ml\deepsocflow\rtl\ext\alex_axilite_ram.sv
D:\cgra4ml\deepsocflow\rtl\ext\alex_axilite_rd.sv
D:\cgra4ml\deepsocflow\rtl\ext\alex_axilite_wr.sv
D:\cgra4ml\deepsocflow\rtl\ext\alex_axis_adapter.sv
D:\cgra4ml\deepsocflow\rtl\ext\alex_axis_adapter_any.sv
D:\cgra4ml\deepsocflow\rtl\ext\alex_axi_dma_rd.sv
D:\cgra4ml\deepsocflow\rtl\ext\alex_axi_dma_wr.sv
D:\cgra4ml\deepsocflow\rtl\ext\xilinx_sdp.sv
D:\cgra4ml\run\work\config_hw.svh
D:\cgra4ml\run\work\config_tb.svh