cell_type {
	name: "io"
	site: io
	port { name: "outpad" dir: IN}
	port { name: "inpad" dir: OUT}
	port { name: "INPAD" dir: IN}
	port { name: "OUTPAD" dir: OUT}
	mode {
		name: "inpad"
		timing_arc { type: DELAY from: "INPAD" to: "inpad" value: 420 }
	}
	mode {
		name: "outpad"
		timing_arc { type: DELAY from: "outpad" to: "OUTPAD" value: 420 }
	}
}
cell_type {
	name: "eftio"
	site: eftio
	port { name: "I[0]" dir: IN}
	port { name: "I[1]" dir: IN}
	port { name: "I[2]" dir: IN}
	port { name: "I[3]" dir: IN}
	port { name: "inpad" dir: IN}
	port { name: "O" dir: OUT}
	port { name: "outpad" dir: OUT}
	mode {
		name: "eftio"
		timing_arc { type: DELAY from: "I[0]" to: "outpad" value: 560 }
		timing_arc { type: DELAY from: "I[1]" to: "outpad" value: 560 }
		timing_arc { type: DELAY from: "I[2]" to: "outpad" value: 560 }
		timing_arc { type: DELAY from: "I[3]" to: "outpad" value: 560 }
	}
}
cell_type {
	name: "gbuf_block"
	site: gbuf_block
	port { name: "IO_in" dir: IN}
	port { name: "I[0]" dir: IN}
	port { name: "I[1]" dir: IN}
	port { name: "I[2]" dir: IN}
	port { name: "I[3]" dir: IN}
	port { name: "O" dir: OUT}
	port { name: "clkout" dir: OUT}
	mode {
		name: "gbuf_block"
		timing_arc { type: DELAY from: "IO_in" to: "clkout" value: 4337 }
		timing_arc { type: DELAY from: "I[0]" to: "clkout" value: 4140 }
		timing_arc { type: DELAY from: "I[1]" to: "clkout" value: 4136 }
		timing_arc { type: DELAY from: "I[2]" to: "clkout" value: 4130 }
		timing_arc { type: DELAY from: "I[3]" to: "clkout" value: 4103 }
	}
}
cell_type {
	name: "gbuf_ctrl_block"
	site: gbuf_ctrl_block
	port { name: "inpad" dir: IN}
	port { name: "I[0]" dir: IN}
	port { name: "I[1]" dir: IN}
	port { name: "I[2]" dir: IN}
	port { name: "I[3]" dir: IN}
	port { name: "O" dir: OUT}
	port { name: "global" dir: OUT}
	mode {
		name: "gbuf_ctrl_block"
		timing_arc { type: DELAY from: "I[0]" to: "global" value: 4518 }
		timing_arc { type: DELAY from: "I[1]" to: "global" value: 4514 }
		timing_arc { type: DELAY from: "I[2]" to: "global" value: 4508 }
		timing_arc { type: DELAY from: "I[3]" to: "global" value: 4481 }
		timing_arc { type: DELAY from: "inpad" to: "global" value: 4715 }
	}
}
cell_type {
	name: "efl"
	site: efl
	site: eft
	port { name: "I[0]" dir: IN}
	port { name: "I[1]" dir: IN}
	port { name: "I[2]" dir: IN}
	port { name: "I[3]" dir: IN}
	port { name: "cin" dir: IN is_carry: 1}
	port { name: "O" dir: OUT}
	port { name: "cout" dir: OUT is_carry: 1}
	mode {
		name: "arithmetic"
		site: efl
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 638 }
		timing_arc { type: DELAY from: "I[0]" to: "cout" value: 638 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 535 }
		timing_arc { type: DELAY from: "I[1]" to: "cout" value: 535 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 638 }
		timing_arc { type: DELAY from: "I[2]" to: "cout" value: 638 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 535 }
		timing_arc { type: DELAY from: "I[3]" to: "cout" value: 535 }
		timing_arc { type: DELAY from: "cin" to: "O" value: 460 }
		timing_arc { type: DELAY from: "cin" to: "cout" value: 140 }
	}
	mode {
		name: "logic"
		site: efl
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 638 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 535 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 396 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 261 }
	}
	mode {
		name: "arithmetic"
		site: eft
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[0]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[1]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[2]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[3]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "cin" to: "O" value: 456 }
		timing_arc { type: DELAY from: "cin" to: "cout" value: 141 }
	}
	mode {
		name: "logic"
		site: eft
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 400 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 259 }
	}
}
cell_type {
	name: "eft"
	site: eft
	port { name: "I[0]" dir: IN}
	port { name: "I[1]" dir: IN}
	port { name: "I[2]" dir: IN}
	port { name: "I[3]" dir: IN}
	port { name: "cin" dir: IN is_carry: 1}
	port { name: "CE" dir: IN}
	port { name: "RE" dir: IN}
	port { name: "O" dir: OUT}
	port { name: "O_seq" dir: OUT}
	port { name: "cout" dir: OUT is_carry: 1}
	port { name: "clk" dir: IN is_clock: 1}
	mode {
		name: "arithmetic"
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[0]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[1]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[2]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[3]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "cin" to: "O" value: 456 }
		timing_arc { type: DELAY from: "cin" to: "cout" value: 141 }
	}
	mode {
		name: "arithmetic_ff_clk_RISING"
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[0]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[1]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[2]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[3]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "cin" to: "cout" value: 141 }
		timing_arc { type: SETUP from: "clk" to: "CE" value: 493 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[0]" value: 1026 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[1]" value: 916 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[2]" value: 1026 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[3]" value: 916 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "RE" value: 662 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "cin" value: 840 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "clk" to: "O_seq" value: 650 active_clock_edge: RISING }
	}
	mode {
		name: "arithmetic_ff_clk_FALLING"
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[0]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[1]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[2]" to: "cout" value: 642 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[3]" to: "cout" value: 533 }
		timing_arc { type: DELAY from: "cin" to: "cout" value: 141 }
		timing_arc { type: SETUP from: "clk" to: "CE" value: 493 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[0]" value: 1026 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[1]" value: 916 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[2]" value: 1026 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[3]" value: 916 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "RE" value: 662 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "cin" value: 840 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "clk" to: "O_seq" value: 650 active_clock_edge: FALLING }
	}
	mode {
		name: "logic"
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 400 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 259 }
	}
	mode {
		name: "logic_ff_clk_RISING"
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 400 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 259 }
		timing_arc { type: SETUP from: "clk" to: "CE" value: 493 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[0]" value: 1026 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[1]" value: 917 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[2]" value: 784 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "I[3]" value: 643 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "clk" to: "RE" value: 662 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "clk" to: "O_seq" value: 650 active_clock_edge: RISING }
	}
	mode {
		name: "logic_ff_clk_FALLING"
		timing_arc { type: DELAY from: "I[0]" to: "O" value: 642 }
		timing_arc { type: DELAY from: "I[1]" to: "O" value: 533 }
		timing_arc { type: DELAY from: "I[2]" to: "O" value: 400 }
		timing_arc { type: DELAY from: "I[3]" to: "O" value: 259 }
		timing_arc { type: SETUP from: "clk" to: "CE" value: 493 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[0]" value: 1026 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[1]" value: 917 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[2]" value: 784 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "I[3]" value: 643 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "clk" to: "RE" value: 662 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "clk" to: "O_seq" value: 650 active_clock_edge: FALLING }
	}
}
cell_type {
	name: "memory"
	site: memory
	height: 20
	port { name: "RADDR[0]" dir: IN offset_y: 0 }
	port { name: "RADDR[10]" dir: IN offset_y: 10 }
	port { name: "RADDR[11]" dir: IN offset_y: 11 }
	port { name: "RADDR[1]" dir: IN offset_y: 1 }
	port { name: "RADDR[2]" dir: IN offset_y: 2 }
	port { name: "RADDR[3]" dir: IN offset_y: 3 }
	port { name: "RADDR[4]" dir: IN offset_y: 4 }
	port { name: "RADDR[5]" dir: IN offset_y: 5 }
	port { name: "RADDR[6]" dir: IN offset_y: 6 }
	port { name: "RADDR[7]" dir: IN offset_y: 7 }
	port { name: "RADDR[8]" dir: IN offset_y: 8 }
	port { name: "RADDR[9]" dir: IN offset_y: 9 }
	port { name: "RCLK" dir: IN is_clock: 1 offset_y: 10 }
	port { name: "RCLKE" dir: IN offset_y: 19 }
	port { name: "RE" dir: IN offset_y: 17 }
	port { name: "WADDR[0]" dir: IN offset_y: 8 }
	port { name: "WADDR[10]" dir: IN offset_y: 18 }
	port { name: "WADDR[11]" dir: IN offset_y: 19 }
	port { name: "WADDR[1]" dir: IN offset_y: 9 }
	port { name: "WADDR[2]" dir: IN offset_y: 10 }
	port { name: "WADDR[3]" dir: IN offset_y: 11 }
	port { name: "WADDR[4]" dir: IN offset_y: 12 }
	port { name: "WADDR[5]" dir: IN offset_y: 13 }
	port { name: "WADDR[6]" dir: IN offset_y: 14 }
	port { name: "WADDR[7]" dir: IN offset_y: 15 }
	port { name: "WADDR[8]" dir: IN offset_y: 16 }
	port { name: "WADDR[9]" dir: IN offset_y: 17 }
	port { name: "WCLK" dir: IN is_clock: 1 offset_y: 9 }
	port { name: "WCLKE" dir: IN offset_y: 18 }
	port { name: "WDATA[0]" dir: IN offset_y: 0 }
	port { name: "WDATA[10]" dir: IN offset_y: 14 }
	port { name: "WDATA[11]" dir: IN offset_y: 15 }
	port { name: "WDATA[12]" dir: IN offset_y: 16 }
	port { name: "WDATA[13]" dir: IN offset_y: 17 }
	port { name: "WDATA[14]" dir: IN offset_y: 18 }
	port { name: "WDATA[15]" dir: IN offset_y: 19 }
	port { name: "WDATA[16]" dir: IN offset_y: 8 }
	port { name: "WDATA[17]" dir: IN offset_y: 9 }
	port { name: "WDATA[18]" dir: IN offset_y: 10 }
	port { name: "WDATA[19]" dir: IN offset_y: 11 }
	port { name: "WDATA[1]" dir: IN offset_y: 1 }
	port { name: "WDATA[2]" dir: IN offset_y: 2 }
	port { name: "WDATA[3]" dir: IN offset_y: 3 }
	port { name: "WDATA[4]" dir: IN offset_y: 4 }
	port { name: "WDATA[5]" dir: IN offset_y: 5 }
	port { name: "WDATA[6]" dir: IN offset_y: 6 }
	port { name: "WDATA[7]" dir: IN offset_y: 7 }
	port { name: "WDATA[8]" dir: IN offset_y: 12 }
	port { name: "WDATA[9]" dir: IN offset_y: 13 }
	port { name: "WE" dir: IN offset_y: 16 }
	port { name: "RCLK" dir: IN is_clock: 1 offset_y: 10 }
	port { name: "WCLK" dir: IN is_clock: 1 offset_y: 9 }
	port { name: "RDATA[0]" dir: OUT offset_y: 0 }
	port { name: "RDATA[10]" dir: OUT offset_y: 10 }
	port { name: "RDATA[11]" dir: OUT offset_y: 11 }
	port { name: "RDATA[12]" dir: OUT offset_y: 12 }
	port { name: "RDATA[13]" dir: OUT offset_y: 13 }
	port { name: "RDATA[14]" dir: OUT offset_y: 14 }
	port { name: "RDATA[15]" dir: OUT offset_y: 15 }
	port { name: "RDATA[16]" dir: OUT offset_y: 16 }
	port { name: "RDATA[17]" dir: OUT offset_y: 17 }
	port { name: "RDATA[18]" dir: OUT offset_y: 18 }
	port { name: "RDATA[19]" dir: OUT offset_y: 19 }
	port { name: "RDATA[1]" dir: OUT offset_y: 1 }
	port { name: "RDATA[2]" dir: OUT offset_y: 2 }
	port { name: "RDATA[3]" dir: OUT offset_y: 3 }
	port { name: "RDATA[4]" dir: OUT offset_y: 4 }
	port { name: "RDATA[5]" dir: OUT offset_y: 5 }
	port { name: "RDATA[6]" dir: OUT offset_y: 6 }
	port { name: "RDATA[7]" dir: OUT offset_y: 7 }
	port { name: "RDATA[8]" dir: OUT offset_y: 8 }
	port { name: "RDATA[9]" dir: OUT offset_y: 9 }
	mode {
		name: "dpram_4096x20_0_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_0_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_0_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_0_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_1_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_1_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_1_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_1_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_2_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_2_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_2_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_2_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_3_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_3_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_3_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_3_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_4_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_4_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_4_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_4_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_5_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_5_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_5_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_5_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_6_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_6_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_6_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_6_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_7_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_7_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_7_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_7_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_8_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_8_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "dpram_4096x20_8_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "dpram_4096x20_8_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ram_4096x20_0_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ram_4096x20_0_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ram_4096x20_0_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ram_4096x20_0_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ram_4096x20_1_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9324 active_clock_edge: RISING }
	}
	mode {
		name: "ram_4096x20_1_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9324 active_clock_edge: FALLING }
	}
	mode {
		name: "ram_4096x20_1_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9324 active_clock_edge: RISING }
	}
	mode {
		name: "ram_4096x20_1_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9324 active_clock_edge: FALLING }
	}
	mode {
		name: "ram_4096x20_2_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ram_4096x20_2_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ram_4096x20_2_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ram_4096x20_2_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1154 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 518 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_0_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_0_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_0_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_0_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_1_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_1_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_1_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_1_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_2_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_2_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_2_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_2_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_3_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_3_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_3_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_3_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_4_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_4_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_4_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_4_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_5_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_5_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_5_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_5_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_6_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_6_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_6_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_6_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_7_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_7_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_7_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_7_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_8_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_8_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_sdp_8_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_sdp_8_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_0_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_0_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_0_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_0_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_1_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_1_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_1_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_1_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_2_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_2_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_2_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_2_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 5264 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 5264 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_3_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_3_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_3_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_3_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_4_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_4_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_4_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_4_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_5_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_5_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_5_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_5_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 9072 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 9072 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_6_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_6_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_6_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_6_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 4732 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_7_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_7_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_7_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_7_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 9324 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_8_RCLK_RISING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_8_RCLK_FALLING_WCLK_RISING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: RISING }
	}
	mode {
		name: "ramb5_tdp_8_RCLK_RISING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
	mode {
		name: "ramb5_tdp_8_RCLK_FALLING_WCLK_FALLING"
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[8]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[6]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[7]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[9]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[10]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[11]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[0]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[1]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[2]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[3]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[4]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RADDR[5]" value: 333 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[8]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[6]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[7]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[9]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[10]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[11]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[0]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[1]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[2]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[3]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[4]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WADDR[5]" value: 251 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[10]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[11]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[12]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[13]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[14]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[15]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[16]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[17]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[0]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[1]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[2]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[3]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[4]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[5]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[6]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[7]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[18]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "WDATA[19]" value: 0 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[8]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WDATA[9]" value: 279 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RCLKE" value: 822 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WCLKE" value: 1084 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "RCLK" to: "RE" value: 503 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "WCLK" to: "WE" value: 300 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[10]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[11]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[12]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[13]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[15]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[16]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[17]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[18]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[14]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "RCLK" to: "RDATA[19]" value: 1638 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[0]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[1]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[2]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[3]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[5]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[6]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[7]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[8]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[4]" value: 1960 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "WCLK" to: "RDATA[9]" value: 1960 active_clock_edge: FALLING }
	}
}
cell_type {
	name: "mult"
	site: mult
	height: 20
	port { name: "A[0]" dir: IN offset_y: 0 }
	port { name: "A[10]" dir: IN offset_y: 10 }
	port { name: "A[11]" dir: IN offset_y: 11 }
	port { name: "A[12]" dir: IN offset_y: 12 }
	port { name: "A[13]" dir: IN offset_y: 13 }
	port { name: "A[14]" dir: IN offset_y: 14 }
	port { name: "A[15]" dir: IN offset_y: 15 }
	port { name: "A[16]" dir: IN offset_y: 16 }
	port { name: "A[17]" dir: IN offset_y: 17 }
	port { name: "A[1]" dir: IN offset_y: 1 }
	port { name: "A[2]" dir: IN offset_y: 2 }
	port { name: "A[3]" dir: IN offset_y: 3 }
	port { name: "A[4]" dir: IN offset_y: 4 }
	port { name: "A[5]" dir: IN offset_y: 5 }
	port { name: "A[6]" dir: IN offset_y: 6 }
	port { name: "A[7]" dir: IN offset_y: 7 }
	port { name: "A[8]" dir: IN offset_y: 8 }
	port { name: "A[9]" dir: IN offset_y: 9 }
	port { name: "B[0]" dir: IN offset_y: 0 }
	port { name: "B[10]" dir: IN offset_y: 10 }
	port { name: "B[11]" dir: IN offset_y: 11 }
	port { name: "B[12]" dir: IN offset_y: 12 }
	port { name: "B[13]" dir: IN offset_y: 13 }
	port { name: "B[14]" dir: IN offset_y: 14 }
	port { name: "B[15]" dir: IN offset_y: 15 }
	port { name: "B[16]" dir: IN offset_y: 16 }
	port { name: "B[17]" dir: IN offset_y: 17 }
	port { name: "B[1]" dir: IN offset_y: 1 }
	port { name: "B[2]" dir: IN offset_y: 2 }
	port { name: "B[3]" dir: IN offset_y: 3 }
	port { name: "B[4]" dir: IN offset_y: 4 }
	port { name: "B[5]" dir: IN offset_y: 5 }
	port { name: "B[6]" dir: IN offset_y: 6 }
	port { name: "B[7]" dir: IN offset_y: 7 }
	port { name: "B[8]" dir: IN offset_y: 8 }
	port { name: "B[9]" dir: IN offset_y: 9 }
	port { name: "CEA" dir: IN offset_y: 18 }
	port { name: "CEB" dir: IN offset_y: 19 }
	port { name: "CEO" dir: IN offset_y: 18 }
	port { name: "CLK" dir: IN is_clock: 1 offset_y: 9 }
	port { name: "RSTA" dir: IN offset_y: 19 }
	port { name: "RSTB" dir: IN offset_y: 18 }
	port { name: "RSTO" dir: IN offset_y: 19 }
	port { name: "CLK" dir: IN is_clock: 1 offset_y: 9 }
	port { name: "O[0]" dir: OUT offset_y: 0 }
	port { name: "O[10]" dir: OUT offset_y: 2 }
	port { name: "O[11]" dir: OUT offset_y: 11 }
	port { name: "O[12]" dir: OUT offset_y: 3 }
	port { name: "O[13]" dir: OUT offset_y: 12 }
	port { name: "O[14]" dir: OUT offset_y: 3 }
	port { name: "O[15]" dir: OUT offset_y: 12 }
	port { name: "O[16]" dir: OUT offset_y: 4 }
	port { name: "O[17]" dir: OUT offset_y: 13 }
	port { name: "O[18]" dir: OUT offset_y: 4 }
	port { name: "O[19]" dir: OUT offset_y: 13 }
	port { name: "O[1]" dir: OUT offset_y: 9 }
	port { name: "O[20]" dir: OUT offset_y: 5 }
	port { name: "O[21]" dir: OUT offset_y: 14 }
	port { name: "O[22]" dir: OUT offset_y: 5 }
	port { name: "O[23]" dir: OUT offset_y: 14 }
	port { name: "O[24]" dir: OUT offset_y: 6 }
	port { name: "O[25]" dir: OUT offset_y: 15 }
	port { name: "O[26]" dir: OUT offset_y: 6 }
	port { name: "O[27]" dir: OUT offset_y: 15 }
	port { name: "O[28]" dir: OUT offset_y: 7 }
	port { name: "O[29]" dir: OUT offset_y: 16 }
	port { name: "O[2]" dir: OUT offset_y: 0 }
	port { name: "O[30]" dir: OUT offset_y: 7 }
	port { name: "O[31]" dir: OUT offset_y: 16 }
	port { name: "O[32]" dir: OUT offset_y: 8 }
	port { name: "O[33]" dir: OUT offset_y: 17 }
	port { name: "O[34]" dir: OUT offset_y: 8 }
	port { name: "O[35]" dir: OUT offset_y: 17 }
	port { name: "O[3]" dir: OUT offset_y: 9 }
	port { name: "O[4]" dir: OUT offset_y: 1 }
	port { name: "O[5]" dir: OUT offset_y: 10 }
	port { name: "O[6]" dir: OUT offset_y: 1 }
	port { name: "O[7]" dir: OUT offset_y: 10 }
	port { name: "O[8]" dir: OUT offset_y: 2 }
	port { name: "O[9]" dir: OUT offset_y: 11 }
	mode {
		name: "mult000"
		timing_arc { type: DELAY from: "A[0]" to: "O[0]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[0]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[35]" value: 3567 }
	}
	mode {
		name: "mult001_CLK_RISING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: RISING }
	}
	mode {
		name: "mult001_CLK_FALLING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: FALLING }
	}
	mode {
		name: "mult010_CLK_RISING"
		timing_arc { type: DELAY from: "A[0]" to: "O[0]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[35]" value: 3567 }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 3220 active_clock_edge: RISING }
	}
	mode {
		name: "mult010_CLK_FALLING"
		timing_arc { type: DELAY from: "A[0]" to: "O[0]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[0]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[10]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[11]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[12]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[13]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[14]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[15]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[16]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[17]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[1]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[2]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[3]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[4]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[5]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[6]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[7]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[8]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "A[9]" to: "O[35]" value: 3567 }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 3220 active_clock_edge: FALLING }
	}
	mode {
		name: "mult011_CLK_RISING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 2880 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: RISING }
	}
	mode {
		name: "mult011_CLK_FALLING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 2880 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: FALLING }
	}
	mode {
		name: "mult100_CLK_RISING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: RISING }
		timing_arc { type: DELAY from: "B[0]" to: "O[0]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[35]" value: 3567 }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 3220 active_clock_edge: RISING }
	}
	mode {
		name: "mult100_CLK_FALLING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: DELAY from: "B[0]" to: "O[0]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[0]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[10]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[11]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[12]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[13]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[14]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[15]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[16]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[17]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[1]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[1]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[2]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[2]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[3]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[3]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[4]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[4]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[5]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[5]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[6]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[6]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[7]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[7]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[8]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[8]" to: "O[35]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[9]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[10]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[11]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[12]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[13]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[14]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[15]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[16]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[17]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[18]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[19]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[20]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[21]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[22]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[23]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[24]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[25]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[26]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[27]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[28]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[29]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[30]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[31]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[32]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[33]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[34]" value: 3567 }
		timing_arc { type: DELAY from: "B[9]" to: "O[35]" value: 3567 }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 3220 active_clock_edge: FALLING }
	}
	mode {
		name: "mult101_CLK_RISING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 2716 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: RISING }
	}
	mode {
		name: "mult101_CLK_FALLING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 2716 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: FALLING }
	}
	mode {
		name: "mult110_CLK_RISING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 3220 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 3220 active_clock_edge: RISING }
	}
	mode {
		name: "mult110_CLK_FALLING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 3220 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 3220 active_clock_edge: FALLING }
	}
	mode {
		name: "mult111_CLK_RISING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: RISING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: RISING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: RISING }
	}
	mode {
		name: "mult111_CLK_FALLING"
		timing_arc { type: SETUP from: "CLK" to: "A[0]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[10]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[11]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[12]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[13]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[14]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[15]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[16]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[17]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[1]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[2]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[3]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[4]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[5]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[6]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[7]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[8]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "A[9]" value: 433 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[0]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[10]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[11]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[12]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[13]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[14]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[15]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[16]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[17]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[1]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[2]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[3]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[4]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[5]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[6]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[7]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[8]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "B[9]" value: 298 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEA" value: 669 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEB" value: 693 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "CEO" value: 662 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTA" value: 672 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTB" value: 466 active_clock_edge: FALLING }
		timing_arc { type: SETUP from: "CLK" to: "RSTO" value: 617 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[0]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[10]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[11]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[12]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[13]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[14]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[15]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[16]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[17]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[18]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[19]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[1]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[20]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[21]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[22]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[23]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[24]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[25]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[26]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[27]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[28]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[29]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[2]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[30]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[31]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[32]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[33]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[34]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[35]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[3]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[4]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[5]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[6]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[7]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[8]" value: 1091 active_clock_edge: FALLING }
		timing_arc { type: CLK_TO_Q from: "CLK" to: "O[9]" value: 1091 active_clock_edge: FALLING }
	}
}
