[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9648       tick       2999088       1366426       1315579       2999088 
      2   9648       tick       4567087       2190678       2175178       4567087 
      3   9648       tick       4583765       2198051       2172883       4583765 
      4   9648       tick       4564733       2189948       2174697       4564733 
      5   9648       tick       4399999       2111899       2091051       4399999 
      6   9648       tick       4751999       2279310       2254398       4751999 
      7   9648       tick       4567903       2191584       2173160       4567903 
      8   9648       tick       4569270       2193349       2164745       4569270 
      9   9648       tick       4573068       2192860       2171320       4573068 
     10   9648       tick       4569669       2192151       2173814       4569669 
     11   9648       tick       4574450       2194668       2173173       4574450 
     12   9648       tick       4570952       2193175       2177555       4570952 
     13   9648       tick       4570811       2192413       2173906       4570811 
     14   9648       tick       4580836       2196741       2181100       4580836 
     15   9648       tick       4570428       2191398       2164206       4570428 
     16   9648       tick       4569069       2191560       2168425       4569069 
     17   9648       tick       4585960       2198739       2178663       4585960 
     18   9648       tick       4575054       2192834       2172378       4575054 
     19   9648       tick       4566495       2190114       2170643       4566495 
     20   9648       exit       1778314        852846        845369       1778314 
