

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Wed Feb 28 12:04:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        XOR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    225|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    192|    -|
|Register         |        -|    -|      6|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|      6|    417|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_236_p2          |         +|   0|  0|  10|           2|           1|
    |icmp_ln47_fu_230_p2         |      icmp|   0|  0|  11|           2|           3|
    |or_ln51_fu_260_p2           |        or|   0|  0|   6|           2|           1|
    |bias_1_local_1_3_fu_325_p3  |    select|   0|  0|  16|           1|          16|
    |bias_1_local_1_4_fu_332_p3  |    select|   0|  0|  16|           1|          16|
    |bias_2_local_1_3_fu_339_p3  |    select|   0|  0|  16|           1|          16|
    |bias_2_local_1_4_fu_346_p3  |    select|   0|  0|  16|           1|          16|
    |w1_local_0_1_3_fu_353_p3    |    select|   0|  0|  16|           1|          16|
    |w1_local_0_1_4_fu_360_p3    |    select|   0|  0|  16|           1|          16|
    |w1_local_1_1_3_fu_381_p3    |    select|   0|  0|  16|           1|          16|
    |w1_local_1_1_4_fu_388_p3    |    select|   0|  0|  16|           1|          16|
    |w2_local_0_1_3_fu_367_p3    |    select|   0|  0|  16|           1|          16|
    |w2_local_0_1_4_fu_374_p3    |    select|   0|  0|  16|           1|          16|
    |w2_local_1_1_3_fu_395_p3    |    select|   0|  0|  16|           1|          16|
    |w2_local_1_1_4_fu_402_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   6|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 225|          19|         199|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1     |   9|          2|    2|          4|
    |bias_1_local_0_0_out_o   |  13|          3|   16|         48|
    |bias_1_local_1_0_out_o   |  13|          3|   16|         48|
    |bias_2_local_0_0_out_o   |  13|          3|   16|         48|
    |bias_2_local_1_0_out_o   |  13|          3|   16|         48|
    |n_fu_66                  |   9|          2|    2|          4|
    |w1_local_0_0_0_out_o     |  13|          3|   16|         48|
    |w1_local_0_1_0_out_o     |  13|          3|   16|         48|
    |w1_local_1_0_0_out_o     |  13|          3|   16|         48|
    |w1_local_1_1_0_out_o     |  13|          3|   16|         48|
    |w2_local_0_0_0_out_o     |  13|          3|   16|         48|
    |w2_local_0_1_0_out_o     |  13|          3|   16|         48|
    |w2_local_1_0_0_out_o     |  13|          3|   16|         48|
    |w2_local_1_1_0_out_o     |  13|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 192|         44|  198|        588|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |empty_reg_488            |  1|   0|    1|          0|
    |n_fu_66                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|w1_address0                    |  out|    2|   ap_memory|                                    w1|         array|
|w1_ce0                         |  out|    1|   ap_memory|                                    w1|         array|
|w1_q0                          |   in|   16|   ap_memory|                                    w1|         array|
|w1_address1                    |  out|    2|   ap_memory|                                    w1|         array|
|w1_ce1                         |  out|    1|   ap_memory|                                    w1|         array|
|w1_q1                          |   in|   16|   ap_memory|                                    w1|         array|
|w2_address0                    |  out|    2|   ap_memory|                                    w2|         array|
|w2_ce0                         |  out|    1|   ap_memory|                                    w2|         array|
|w2_q0                          |   in|   16|   ap_memory|                                    w2|         array|
|w2_address1                    |  out|    2|   ap_memory|                                    w2|         array|
|w2_ce1                         |  out|    1|   ap_memory|                                    w2|         array|
|w2_q1                          |   in|   16|   ap_memory|                                    w2|         array|
|bias_1_address0                |  out|    1|   ap_memory|                                bias_1|         array|
|bias_1_ce0                     |  out|    1|   ap_memory|                                bias_1|         array|
|bias_1_q0                      |   in|   16|   ap_memory|                                bias_1|         array|
|bias_2_address0                |  out|    1|   ap_memory|                                bias_2|         array|
|bias_2_ce0                     |  out|    1|   ap_memory|                                bias_2|         array|
|bias_2_q0                      |   in|   16|   ap_memory|                                bias_2|         array|
|bias_2_local_1_0_out_i         |   in|   16|     ap_ovld|                  bias_2_local_1_0_out|       pointer|
|bias_2_local_1_0_out_o         |  out|   16|     ap_ovld|                  bias_2_local_1_0_out|       pointer|
|bias_2_local_1_0_out_o_ap_vld  |  out|    1|     ap_ovld|                  bias_2_local_1_0_out|       pointer|
|bias_2_local_0_0_out_i         |   in|   16|     ap_ovld|                  bias_2_local_0_0_out|       pointer|
|bias_2_local_0_0_out_o         |  out|   16|     ap_ovld|                  bias_2_local_0_0_out|       pointer|
|bias_2_local_0_0_out_o_ap_vld  |  out|    1|     ap_ovld|                  bias_2_local_0_0_out|       pointer|
|bias_1_local_1_0_out_i         |   in|   16|     ap_ovld|                  bias_1_local_1_0_out|       pointer|
|bias_1_local_1_0_out_o         |  out|   16|     ap_ovld|                  bias_1_local_1_0_out|       pointer|
|bias_1_local_1_0_out_o_ap_vld  |  out|    1|     ap_ovld|                  bias_1_local_1_0_out|       pointer|
|bias_1_local_0_0_out_i         |   in|   16|     ap_ovld|                  bias_1_local_0_0_out|       pointer|
|bias_1_local_0_0_out_o         |  out|   16|     ap_ovld|                  bias_1_local_0_0_out|       pointer|
|bias_1_local_0_0_out_o_ap_vld  |  out|    1|     ap_ovld|                  bias_1_local_0_0_out|       pointer|
|w2_local_1_1_0_out_i           |   in|   16|     ap_ovld|                    w2_local_1_1_0_out|       pointer|
|w2_local_1_1_0_out_o           |  out|   16|     ap_ovld|                    w2_local_1_1_0_out|       pointer|
|w2_local_1_1_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w2_local_1_1_0_out|       pointer|
|w2_local_1_0_0_out_i           |   in|   16|     ap_ovld|                    w2_local_1_0_0_out|       pointer|
|w2_local_1_0_0_out_o           |  out|   16|     ap_ovld|                    w2_local_1_0_0_out|       pointer|
|w2_local_1_0_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w2_local_1_0_0_out|       pointer|
|w2_local_0_1_0_out_i           |   in|   16|     ap_ovld|                    w2_local_0_1_0_out|       pointer|
|w2_local_0_1_0_out_o           |  out|   16|     ap_ovld|                    w2_local_0_1_0_out|       pointer|
|w2_local_0_1_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w2_local_0_1_0_out|       pointer|
|w2_local_0_0_0_out_i           |   in|   16|     ap_ovld|                    w2_local_0_0_0_out|       pointer|
|w2_local_0_0_0_out_o           |  out|   16|     ap_ovld|                    w2_local_0_0_0_out|       pointer|
|w2_local_0_0_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w2_local_0_0_0_out|       pointer|
|w1_local_1_1_0_out_i           |   in|   16|     ap_ovld|                    w1_local_1_1_0_out|       pointer|
|w1_local_1_1_0_out_o           |  out|   16|     ap_ovld|                    w1_local_1_1_0_out|       pointer|
|w1_local_1_1_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w1_local_1_1_0_out|       pointer|
|w1_local_1_0_0_out_i           |   in|   16|     ap_ovld|                    w1_local_1_0_0_out|       pointer|
|w1_local_1_0_0_out_o           |  out|   16|     ap_ovld|                    w1_local_1_0_0_out|       pointer|
|w1_local_1_0_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w1_local_1_0_0_out|       pointer|
|w1_local_0_1_0_out_i           |   in|   16|     ap_ovld|                    w1_local_0_1_0_out|       pointer|
|w1_local_0_1_0_out_o           |  out|   16|     ap_ovld|                    w1_local_0_1_0_out|       pointer|
|w1_local_0_1_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w1_local_0_1_0_out|       pointer|
|w1_local_0_0_0_out_i           |   in|   16|     ap_ovld|                    w1_local_0_0_0_out|       pointer|
|w1_local_0_0_0_out_o           |  out|   16|     ap_ovld|                    w1_local_0_0_0_out|       pointer|
|w1_local_0_0_0_out_o_ap_vld    |  out|    1|     ap_ovld|                    w1_local_0_0_0_out|       pointer|
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_2_local_1_0_out"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 11 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_2_local_0_0_out"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 12 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_1_local_1_0_out"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %bias_1_local_0_0_out"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_1_1_0_out"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 15 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_1_0_0_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_0_1_0_out"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 17 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_0_0_0_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_1_1_0_out"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_1_0_0_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_0_1_0_out"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_0_0_0_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%store_ln0 = store i2 0, i2 %n"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_50_2"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%n_1 = load i2 %n" [accelerator.cpp:51]   --->   Operation 24 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i2 %n_1" [accelerator.cpp:51]   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%icmp_ln47 = icmp_eq  i2 %n_1, i2 2" [accelerator.cpp:47]   --->   Operation 27 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%add_ln47 = add i2 %n_1, i2 1" [accelerator.cpp:47]   --->   Operation 28 'add' 'add_ln47' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %VITIS_LOOP_50_2.split, void %for.end112.exitStub" [accelerator.cpp:47]   --->   Operation 29 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%n_cast = zext i2 %n_1" [accelerator.cpp:51]   --->   Operation 30 'zext' 'n_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln51 = shl i2 %n_1, i2 1" [accelerator.cpp:51]   --->   Operation 31 'shl' 'shl_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %shl_ln51" [accelerator.cpp:51]   --->   Operation 32 'zext' 'zext_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i16 %w1, i64 0, i64 %zext_ln51" [accelerator.cpp:51]   --->   Operation 33 'getelementptr' 'w1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln51 = or i2 %shl_ln51, i2 1" [accelerator.cpp:51]   --->   Operation 34 'or' 'or_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i2 %or_ln51" [accelerator.cpp:51]   --->   Operation 35 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i16 %w1, i64 0, i64 %zext_ln51_1" [accelerator.cpp:51]   --->   Operation 36 'getelementptr' 'w1_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i16 %w2, i64 0, i64 %zext_ln51" [accelerator.cpp:52]   --->   Operation 37 'getelementptr' 'w2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w2_addr_1 = getelementptr i16 %w2, i64 0, i64 %zext_ln51_1" [accelerator.cpp:52]   --->   Operation 38 'getelementptr' 'w2_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr i16 %bias_1, i64 0, i64 %n_cast" [accelerator.cpp:48]   --->   Operation 39 'getelementptr' 'bias_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.42ns)   --->   "%bias_1_local_0 = load i1 %bias_1_addr" [accelerator.cpp:48]   --->   Operation 40 'load' 'bias_1_local_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bias_2_addr = getelementptr i16 %bias_2, i64 0, i64 %n_cast" [accelerator.cpp:49]   --->   Operation 41 'getelementptr' 'bias_2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.42ns)   --->   "%bias_2_local_0 = load i1 %bias_2_addr" [accelerator.cpp:49]   --->   Operation 42 'load' 'bias_2_local_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 43 [2/2] (1.42ns)   --->   "%w1_local_0_0 = load i2 %w1_addr" [accelerator.cpp:51]   --->   Operation 43 'load' 'w1_local_0_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 44 [2/2] (1.42ns)   --->   "%w2_local_0_0 = load i2 %w2_addr" [accelerator.cpp:52]   --->   Operation 44 'load' 'w2_local_0_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 45 [2/2] (1.42ns)   --->   "%w1_local_1_0 = load i2 %w1_addr_1" [accelerator.cpp:51]   --->   Operation 45 'load' 'w1_local_1_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 46 [2/2] (1.42ns)   --->   "%w2_local_1_0 = load i2 %w2_addr_1" [accelerator.cpp:52]   --->   Operation 46 'load' 'w2_local_1_0' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (1.02ns)   --->   "%store_ln47 = store i2 %add_ln47, i2 %n" [accelerator.cpp:47]   --->   Operation 47 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.02>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%w1_local_0_0_0_out_load = load i16 %w1_local_0_0_0_out" [accelerator.cpp:51]   --->   Operation 48 'load' 'w1_local_0_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w1_local_0_1_0_out_load = load i16 %w1_local_0_1_0_out" [accelerator.cpp:51]   --->   Operation 49 'load' 'w1_local_0_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%w1_local_1_0_0_out_load = load i16 %w1_local_1_0_0_out" [accelerator.cpp:51]   --->   Operation 50 'load' 'w1_local_1_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%w1_local_1_1_0_out_load = load i16 %w1_local_1_1_0_out" [accelerator.cpp:51]   --->   Operation 51 'load' 'w1_local_1_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%w2_local_0_0_0_out_load = load i16 %w2_local_0_0_0_out" [accelerator.cpp:52]   --->   Operation 52 'load' 'w2_local_0_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%w2_local_0_1_0_out_load = load i16 %w2_local_0_1_0_out" [accelerator.cpp:52]   --->   Operation 53 'load' 'w2_local_0_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%w2_local_1_0_0_out_load = load i16 %w2_local_1_0_0_out" [accelerator.cpp:52]   --->   Operation 54 'load' 'w2_local_1_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%w2_local_1_1_0_out_load = load i16 %w2_local_1_1_0_out" [accelerator.cpp:52]   --->   Operation 55 'load' 'w2_local_1_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bias_1_local_0_0_out_load = load i16 %bias_1_local_0_0_out" [accelerator.cpp:48]   --->   Operation 56 'load' 'bias_1_local_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bias_1_local_1_0_out_load = load i16 %bias_1_local_1_0_out" [accelerator.cpp:48]   --->   Operation 57 'load' 'bias_1_local_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bias_2_local_0_0_out_load = load i16 %bias_2_local_0_0_out" [accelerator.cpp:49]   --->   Operation 58 'load' 'bias_2_local_0_0_out_load' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bias_2_local_1_0_out_load = load i16 %bias_2_local_1_0_out" [accelerator.cpp:49]   --->   Operation 59 'load' 'bias_2_local_1_0_out_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [accelerator.cpp:47]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [accelerator.cpp:47]   --->   Operation 61 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (1.42ns)   --->   "%bias_1_local_0 = load i1 %bias_1_addr" [accelerator.cpp:48]   --->   Operation 62 'load' 'bias_1_local_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 63 [1/1] (0.54ns)   --->   "%bias_1_local_1_3 = select i1 %empty, i16 %bias_1_local_0, i16 %bias_1_local_1_0_out_load" [accelerator.cpp:48]   --->   Operation 63 'select' 'bias_1_local_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.54ns)   --->   "%bias_1_local_1_4 = select i1 %empty, i16 %bias_1_local_0_0_out_load, i16 %bias_1_local_0" [accelerator.cpp:48]   --->   Operation 64 'select' 'bias_1_local_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (1.42ns)   --->   "%bias_2_local_0 = load i1 %bias_2_addr" [accelerator.cpp:49]   --->   Operation 65 'load' 'bias_2_local_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 66 [1/1] (0.54ns)   --->   "%bias_2_local_1_3 = select i1 %empty, i16 %bias_2_local_0, i16 %bias_2_local_1_0_out_load" [accelerator.cpp:49]   --->   Operation 66 'select' 'bias_2_local_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.54ns)   --->   "%bias_2_local_1_4 = select i1 %empty, i16 %bias_2_local_0_0_out_load, i16 %bias_2_local_0" [accelerator.cpp:49]   --->   Operation 67 'select' 'bias_2_local_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (1.42ns)   --->   "%w1_local_0_0 = load i2 %w1_addr" [accelerator.cpp:51]   --->   Operation 68 'load' 'w1_local_0_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (0.54ns)   --->   "%w1_local_0_1_3 = select i1 %empty, i16 %w1_local_0_0, i16 %w1_local_0_1_0_out_load" [accelerator.cpp:51]   --->   Operation 69 'select' 'w1_local_0_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.54ns)   --->   "%w1_local_0_1_4 = select i1 %empty, i16 %w1_local_0_0_0_out_load, i16 %w1_local_0_0" [accelerator.cpp:51]   --->   Operation 70 'select' 'w1_local_0_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (1.42ns)   --->   "%w2_local_0_0 = load i2 %w2_addr" [accelerator.cpp:52]   --->   Operation 71 'load' 'w2_local_0_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.54ns)   --->   "%w2_local_0_1_3 = select i1 %empty, i16 %w2_local_0_0, i16 %w2_local_0_1_0_out_load" [accelerator.cpp:52]   --->   Operation 72 'select' 'w2_local_0_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.54ns)   --->   "%w2_local_0_1_4 = select i1 %empty, i16 %w2_local_0_0_0_out_load, i16 %w2_local_0_0" [accelerator.cpp:52]   --->   Operation 73 'select' 'w2_local_0_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (1.42ns)   --->   "%w1_local_1_0 = load i2 %w1_addr_1" [accelerator.cpp:51]   --->   Operation 74 'load' 'w1_local_1_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/1] (0.54ns)   --->   "%w1_local_1_1_3 = select i1 %empty, i16 %w1_local_1_0, i16 %w1_local_1_1_0_out_load" [accelerator.cpp:51]   --->   Operation 75 'select' 'w1_local_1_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.54ns)   --->   "%w1_local_1_1_4 = select i1 %empty, i16 %w1_local_1_0_0_out_load, i16 %w1_local_1_0" [accelerator.cpp:51]   --->   Operation 76 'select' 'w1_local_1_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/2] (1.42ns)   --->   "%w2_local_1_0 = load i2 %w2_addr_1" [accelerator.cpp:52]   --->   Operation 77 'load' 'w2_local_1_0' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.54ns)   --->   "%w2_local_1_1_3 = select i1 %empty, i16 %w2_local_1_0, i16 %w2_local_1_1_0_out_load" [accelerator.cpp:52]   --->   Operation 78 'select' 'w2_local_1_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%w2_local_1_1_4 = select i1 %empty, i16 %w2_local_1_0_0_out_load, i16 %w2_local_1_0" [accelerator.cpp:52]   --->   Operation 79 'select' 'w2_local_1_1_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_2_local_1_3, i16 %bias_2_local_1_0_out" [accelerator.cpp:47]   --->   Operation 80 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 81 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_2_local_1_4, i16 %bias_2_local_0_0_out" [accelerator.cpp:47]   --->   Operation 81 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 82 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_1_local_1_3, i16 %bias_1_local_1_0_out" [accelerator.cpp:47]   --->   Operation 82 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 83 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %bias_1_local_1_4, i16 %bias_1_local_0_0_out" [accelerator.cpp:47]   --->   Operation 83 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 84 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_1_1_3, i16 %w2_local_1_1_0_out" [accelerator.cpp:47]   --->   Operation 84 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 85 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_1_1_4, i16 %w2_local_1_0_0_out" [accelerator.cpp:47]   --->   Operation 85 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 86 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_0_1_3, i16 %w2_local_0_1_0_out" [accelerator.cpp:47]   --->   Operation 86 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 87 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w2_local_0_1_4, i16 %w2_local_0_0_0_out" [accelerator.cpp:47]   --->   Operation 87 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 88 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_1_1_3, i16 %w1_local_1_1_0_out" [accelerator.cpp:47]   --->   Operation 88 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 89 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_1_1_4, i16 %w1_local_1_0_0_out" [accelerator.cpp:47]   --->   Operation 89 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 90 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_0_1_3, i16 %w1_local_0_1_0_out" [accelerator.cpp:47]   --->   Operation 90 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 91 [1/1] (1.02ns)   --->   "%store_ln47 = store i16 %w1_local_0_1_4, i16 %w1_local_0_0_0_out" [accelerator.cpp:47]   --->   Operation 91 'store' 'store_ln47' <Predicate = true> <Delay = 1.02>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln47 = br void %VITIS_LOOP_50_2" [accelerator.cpp:47]   --->   Operation 92 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_2_local_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bias_2_local_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bias_1_local_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bias_1_local_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w2_local_1_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w2_local_1_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w2_local_0_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w2_local_0_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w1_local_1_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w1_local_1_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w1_local_0_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w1_local_0_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                         (alloca           ) [ 010]
specinterface_ln0         (specinterface    ) [ 000]
specinterface_ln0         (specinterface    ) [ 000]
specinterface_ln0         (specinterface    ) [ 000]
specinterface_ln0         (specinterface    ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
n_1                       (load             ) [ 000]
empty                     (trunc            ) [ 011]
specpipeline_ln0          (specpipeline     ) [ 000]
icmp_ln47                 (icmp             ) [ 010]
add_ln47                  (add              ) [ 000]
br_ln47                   (br               ) [ 000]
n_cast                    (zext             ) [ 000]
shl_ln51                  (shl              ) [ 000]
zext_ln51                 (zext             ) [ 000]
w1_addr                   (getelementptr    ) [ 011]
or_ln51                   (or               ) [ 000]
zext_ln51_1               (zext             ) [ 000]
w1_addr_1                 (getelementptr    ) [ 011]
w2_addr                   (getelementptr    ) [ 011]
w2_addr_1                 (getelementptr    ) [ 011]
bias_1_addr               (getelementptr    ) [ 011]
bias_2_addr               (getelementptr    ) [ 011]
store_ln47                (store            ) [ 000]
w1_local_0_0_0_out_load   (load             ) [ 000]
w1_local_0_1_0_out_load   (load             ) [ 000]
w1_local_1_0_0_out_load   (load             ) [ 000]
w1_local_1_1_0_out_load   (load             ) [ 000]
w2_local_0_0_0_out_load   (load             ) [ 000]
w2_local_0_1_0_out_load   (load             ) [ 000]
w2_local_1_0_0_out_load   (load             ) [ 000]
w2_local_1_1_0_out_load   (load             ) [ 000]
bias_1_local_0_0_out_load (load             ) [ 000]
bias_1_local_1_0_out_load (load             ) [ 000]
bias_2_local_0_0_out_load (load             ) [ 000]
bias_2_local_1_0_out_load (load             ) [ 000]
speclooptripcount_ln47    (speclooptripcount) [ 000]
specloopname_ln47         (specloopname     ) [ 000]
bias_1_local_0            (load             ) [ 000]
bias_1_local_1_3          (select           ) [ 000]
bias_1_local_1_4          (select           ) [ 000]
bias_2_local_0            (load             ) [ 000]
bias_2_local_1_3          (select           ) [ 000]
bias_2_local_1_4          (select           ) [ 000]
w1_local_0_0              (load             ) [ 000]
w1_local_0_1_3            (select           ) [ 000]
w1_local_0_1_4            (select           ) [ 000]
w2_local_0_0              (load             ) [ 000]
w2_local_0_1_3            (select           ) [ 000]
w2_local_0_1_4            (select           ) [ 000]
w1_local_1_0              (load             ) [ 000]
w1_local_1_1_3            (select           ) [ 000]
w1_local_1_1_4            (select           ) [ 000]
w2_local_1_0              (load             ) [ 000]
w2_local_1_1_3            (select           ) [ 000]
w2_local_1_1_4            (select           ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
store_ln47                (store            ) [ 000]
br_ln47                   (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias_2_local_1_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2_local_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_2_local_0_0_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2_local_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_1_local_1_0_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1_local_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_1_local_0_0_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1_local_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w2_local_1_1_0_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_local_1_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w2_local_1_0_0_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_local_1_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w2_local_0_1_0_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_local_0_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w2_local_0_0_0_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_local_0_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w1_local_1_1_0_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_1_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w1_local_1_0_0_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_1_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w1_local_0_1_0_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_0_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w1_local_0_0_0_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_0_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="n_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="w1_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="2" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="w1_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="2" slack="0"/>
<pin id="81" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="w2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="2" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="w2_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="2" slack="0"/>
<pin id="95" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bias_1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_1_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_1_local_0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="bias_2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="2" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_2_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_2_local_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="130" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="0"/>
<pin id="132" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_0_0/1 w1_local_1_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
<pin id="142" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_local_0_0/1 w2_local_1_0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="n_1_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln47_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln47_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="n_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shl_ln51_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln51/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln51_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln51_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln51_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln47_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="w1_local_0_0_0_out_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_0_0_0_out_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="w1_local_0_1_0_out_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_0_1_0_out_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="w1_local_1_0_0_out_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_1_0_0_out_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="w1_local_1_1_0_out_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_1_1_0_out_load/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="w2_local_0_0_0_out_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_local_0_0_0_out_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="w2_local_0_1_0_out_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_local_0_1_0_out_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="w2_local_1_0_0_out_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_local_1_0_0_out_load/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="w2_local_1_1_0_out_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_local_1_1_0_out_load/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bias_1_local_0_0_out_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_1_local_0_0_out_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bias_1_local_1_0_out_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_1_local_1_0_out_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bias_2_local_0_0_out_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_2_local_0_0_out_load/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bias_2_local_1_0_out_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_2_local_1_0_out_load/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="bias_1_local_1_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="0" index="2" bw="16" slack="0"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bias_1_local_1_3/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="bias_1_local_1_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bias_1_local_1_4/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="bias_2_local_1_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="0" index="2" bw="16" slack="0"/>
<pin id="343" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bias_2_local_1_3/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="bias_2_local_1_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="16" slack="0"/>
<pin id="350" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bias_2_local_1_4/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="w1_local_0_1_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="0" index="2" bw="16" slack="0"/>
<pin id="357" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w1_local_0_1_3/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="w1_local_0_1_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="16" slack="0"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w1_local_0_1_4/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="w2_local_0_1_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="0" index="2" bw="16" slack="0"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w2_local_0_1_3/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="w2_local_0_1_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w2_local_0_1_4/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="w1_local_1_1_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="0" index="2" bw="16" slack="0"/>
<pin id="385" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w1_local_1_1_3/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="w1_local_1_1_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="0" index="2" bw="16" slack="0"/>
<pin id="392" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w1_local_1_1_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="w2_local_1_1_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="0" index="2" bw="16" slack="0"/>
<pin id="399" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w2_local_1_1_3/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="w2_local_1_1_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="0" index="2" bw="16" slack="0"/>
<pin id="406" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w2_local_1_1_4/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln47_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln47_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln47_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln47_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln47_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln47_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln47_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln47_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln47_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln47_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln47_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln47_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="n_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="488" class="1005" name="empty_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="507" class="1005" name="w1_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="1"/>
<pin id="509" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="w1_addr_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="1"/>
<pin id="514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="w2_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="1"/>
<pin id="519" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="w2_addr_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="1"/>
<pin id="524" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w2_addr_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="bias_1_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="bias_2_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bias_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="56" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="70" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="143"><net_src comp="84" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="77" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="145"><net_src comp="91" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="223" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="223" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="223" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="252"><net_src comp="223" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="264"><net_src comp="248" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="276"><net_src comp="236" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="10" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="8" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="105" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="313" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="309" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="105" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="118" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="321" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="317" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="118" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="124" pin="7"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="281" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="277" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="124" pin="7"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="134" pin="7"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="297" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="293" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="134" pin="7"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="124" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="289" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="285" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="124" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="134" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="305" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="301" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="134" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="339" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="8" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="346" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="10" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="325" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="332" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="14" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="395" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="402" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="367" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="20" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="374" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="381" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="24" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="388" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="353" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="360" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="66" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="491"><net_src comp="226" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="499"><net_src comp="488" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="500"><net_src comp="488" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="501"><net_src comp="488" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="502"><net_src comp="488" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="503"><net_src comp="488" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="510"><net_src comp="70" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="515"><net_src comp="77" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="520"><net_src comp="84" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="525"><net_src comp="91" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="530"><net_src comp="98" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="535"><net_src comp="111" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w1 | {}
	Port: w2 | {}
	Port: bias_1 | {}
	Port: bias_2 | {}
	Port: bias_2_local_1_0_out | {1 2 }
	Port: bias_2_local_0_0_out | {1 2 }
	Port: bias_1_local_1_0_out | {1 2 }
	Port: bias_1_local_0_0_out | {1 2 }
	Port: w2_local_1_1_0_out | {1 2 }
	Port: w2_local_1_0_0_out | {1 2 }
	Port: w2_local_0_1_0_out | {1 2 }
	Port: w2_local_0_0_0_out | {1 2 }
	Port: w1_local_1_1_0_out | {1 2 }
	Port: w1_local_1_0_0_out | {1 2 }
	Port: w1_local_0_1_0_out | {1 2 }
	Port: w1_local_0_0_0_out | {1 2 }
 - Input state : 
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w1 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w2 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : bias_1 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : bias_2 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : bias_2_local_1_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : bias_2_local_0_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : bias_1_local_1_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : bias_1_local_0_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w2_local_1_1_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w2_local_1_0_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w2_local_0_1_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w2_local_0_0_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w1_local_1_1_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w1_local_1_0_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w1_local_0_1_0_out | {2 }
	Port: accelerator_Pipeline_VITIS_LOOP_47_1 : w1_local_0_0_0_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n_1 : 1
		empty : 2
		icmp_ln47 : 2
		add_ln47 : 2
		br_ln47 : 3
		n_cast : 2
		shl_ln51 : 2
		zext_ln51 : 2
		w1_addr : 3
		or_ln51 : 2
		zext_ln51_1 : 2
		w1_addr_1 : 3
		w2_addr : 3
		w2_addr_1 : 3
		bias_1_addr : 3
		bias_1_local_0 : 4
		bias_2_addr : 3
		bias_2_local_0 : 4
		w1_local_0_0 : 4
		w2_local_0_0 : 4
		w1_local_1_0 : 4
		w2_local_1_0 : 4
		store_ln47 : 3
	State 2
		bias_1_local_1_3 : 1
		bias_1_local_1_4 : 1
		bias_2_local_1_3 : 1
		bias_2_local_1_4 : 1
		w1_local_0_1_3 : 1
		w1_local_0_1_4 : 1
		w2_local_0_1_3 : 1
		w2_local_0_1_4 : 1
		w1_local_1_1_3 : 1
		w1_local_1_1_4 : 1
		w2_local_1_1_3 : 1
		w2_local_1_1_4 : 1
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          | bias_1_local_1_3_fu_325 |    0    |    16   |
|          | bias_1_local_1_4_fu_332 |    0    |    16   |
|          | bias_2_local_1_3_fu_339 |    0    |    16   |
|          | bias_2_local_1_4_fu_346 |    0    |    16   |
|          |  w1_local_0_1_3_fu_353  |    0    |    16   |
|  select  |  w1_local_0_1_4_fu_360  |    0    |    16   |
|          |  w2_local_0_1_3_fu_367  |    0    |    16   |
|          |  w2_local_0_1_4_fu_374  |    0    |    16   |
|          |  w1_local_1_1_3_fu_381  |    0    |    16   |
|          |  w1_local_1_1_4_fu_388  |    0    |    16   |
|          |  w2_local_1_1_3_fu_395  |    0    |    16   |
|          |  w2_local_1_1_4_fu_402  |    0    |    16   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln47_fu_230    |    0    |    10   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln47_fu_236     |    0    |    10   |
|----------|-------------------------|---------|---------|
|   trunc  |       empty_fu_226      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      n_cast_fu_242      |    0    |    0    |
|   zext   |     zext_ln51_fu_254    |    0    |    0    |
|          |    zext_ln51_1_fu_266   |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln51_fu_248     |    0    |    0    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln51_fu_260     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   212   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|bias_1_addr_reg_527|    1   |
|bias_2_addr_reg_532|    1   |
|   empty_reg_488   |    1   |
|     n_reg_481     |    2   |
| w1_addr_1_reg_512 |    2   |
|  w1_addr_reg_507  |    2   |
| w2_addr_1_reg_522 |    2   |
|  w2_addr_reg_517  |    2   |
+-------------------+--------+
|       Total       |   13   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_124 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_134 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  6.174  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   212  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   54   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   13   |   266  |
+-----------+--------+--------+--------+
