{"bookmarked": 5, "bucket_name": "Today", "bucket_order": 3, "change_log": [{"anon": "stud", "data": "j3dgd5qcfey73y", "type": "create", "uid_a": "a_0", "when": "2017-05-31T20:36:52Z"}, {"anon": "no", "data": "j3esqq6c33954f", "to": "j3dgd5qa5ga73x", "type": "s_answer", "uid": "hzd1l3z09bv2n5", "when": "2017-06-01T19:11:07Z"}], "children": [{"bucket_name": "Today", "bucket_order": 3, "children": [], "config": {}, "created": "2017-06-01T19:11:07Z", "data": {"embed_links": []}, "folders": [], "history": [{"anon": "no", "content": "<p>From this semester&#39;s experience, 151 (FPGA) uses Verilog as the HDL, and ModelSim\u00a0test benches for simulation.</p>", "created": "2017-06-01T19:11:07Z", "subject": "", "uid": "hzd1l3z09bv2n5"}], "id": "j3esqq65hyx54e", "is_tag_endorse": false, "tag_endorse": [{"admin": false, "class_sections": ["classof2019_hyq0br1u3kx7dg"], "endorser": {}, "facebook_id": null, "id": "icguxs6dab51fp", "name": "Udaya Jonnalagadda", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}], "tag_endorse_arr": ["icguxs6dab51fp"], "type": "s_answer"}], "config": {}, "created": "2017-05-31T20:36:52Z", "data": {"embed_links": []}, "default_anonymity": "no", "drafts": null, "folders": ["other", "eecs", "peer_directed"], "history": [{"anon": "stud", "content": "question is in the title", "created": "2017-05-31T20:36:52Z", "subject": "What verification language does EECS 151 use?", "uid_a": "a_0"}], "i_edits": [], "id": "j3dgd5qa5ga73x", "is_bookmarked": false, "is_tag_good": false, "my_favorite": false, "no_answer": 0, "no_answer_followup": 0, "nr": 4343, "num_favorites": 1, "q_edits": [], "request_instructor": 0, "request_instructor_me": false, "s_edits": [], "status": "active", "t": 1654551991496, "tag_good": [], "tag_good_arr": [], "tags": ["eecs", "other", "peer_directed", "student"], "type": "question", "unique_views": 437}