5 12 101 37 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm9.vcd -o fsm9.cdd -v fsm9.v -F main=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm9.v 1 59 1
2 1 16 110013 25 1 100c 0 0 1 1 clk
2 2 16 90013 38 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 16 34003d 4 1 100c 0 0 2 1 next_state
2 4 16 270030 1 32 1004 0 0 2 1 STATE_IDLE
2 5 16 1f0030 6 1a 10cc 3 4 2 18 0 3 3 3 0 0
2 6 16 1f0023 2 1 100c 0 0 1 1 reset
2 7 16 1f003d 6 19 100c 5 6 2 18 0 3 3 3 0 0
2 8 16 16001a 0 1 1410 0 0 2 1 state
2 9 16 16003d 12 38 e 7 8
2 10 19 230026 3 1 100c 0 0 1 1 tail
2 11 19 230026 3 29 1008 10 0 1 18 0 1 0 0 0 0
2 12 19 1a001e 3 1 100c 0 0 1 1 valid
2 13 19 1a001e 3 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 19 120015 3 1 100c 0 0 1 1 head
2 15 19 120015 3 29 1008 14 0 1 18 0 1 0 0 0 0
2 16 19 9000d 4 1 100c 0 0 2 1 state
2 17 19 9000d 4 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 19 90015 6 2b 1008 15 17 1 18 0 1 0 0 0 0
2 19 19 9001e 6 2b 1008 13 18 1 18 0 1 0 0 0 0
2 20 19 90026 d 2b 100a 11 19 1 18 0 1 0 0 0 0
2 21 20 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 54 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 0 0 6 1 100e 0 0 2 1 next_state
2 24 0 0 5 1 100e 0 0 2 1 state
2 25 0 0 6 1 100e 0 0 2 1 next_state
2 26 0 0 5 1 100e 0 0 2 1 state
1 STATE_IDLE 8 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
1 clk 1 8 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 7 14 107000b 1 0 1 0 2 17 0 3 0 3 3 0
4 26 f 26 26
4 25 f 25 25
4 24 f 24 24
4 23 f 23 23
4 9 6 2 2
4 2 1 9 0
4 21 6 20 0
4 20 1 21 0
4 22 1 0 0
6 24 23 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
6 26 25 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
3 1 main.$u0 "main.$u0" fsm9.v 0 27 1
2 27 22 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 28 21 9000d d 1 100e 0 0 2 1 state
2 29 22 0 6 2d 114e 27 28 1 18 0 1 1 1 0 0
2 30 23 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 31 23 0 3 2d 120e 30 28 1 18 0 1 1 1 0 0
2 32 24 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 33 24 0 2 2d 1206 32 28 1 18 0 1 1 0 0 0
2 34 25 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 35 25 0 2 2d 120e 34 28 1 18 0 1 1 1 0 0
2 36 25 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 37 25 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 38 25 1f0039 1 1a 1104 36 37 2 18 0 3 3 0 0 0
2 39 25 28002b 1 1 1004 0 0 1 1 head
2 40 25 200024 1 1 1004 0 0 1 1 valid
2 41 25 20002b 1 8 1044 39 40 1 18 0 1 1 1 0 0
2 42 25 1f0046 1 19 1004 38 41 2 18 0 3 3 0 0 0
2 43 25 12001b 0 1 1410 0 0 2 1 next_state
2 44 25 120046 1 37 16 42 43
2 45 24 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 46 24 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 47 24 1f0039 0 1a 1030 45 46 2 18 0 3 0 0 0 0
2 48 24 28002b 0 1 1010 0 0 1 1 tail
2 49 24 200024 0 1 1010 0 0 1 1 valid
2 50 24 20002b 0 8 1030 48 49 1 18 0 1 0 0 0 0
2 51 24 1f0046 0 19 1030 47 50 2 18 0 3 0 0 0 0
2 52 24 12001b 0 1 1410 0 0 2 1 next_state
2 53 24 120046 0 37 32 51 52
2 54 23 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 55 23 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 56 23 1f0039 1 1a 1208 54 55 2 18 0 3 0 3 0 0
2 57 23 28002b 1 1 1018 0 0 1 1 tail
2 58 23 200024 1 1 1018 0 0 1 1 valid
2 59 23 20002b 1 8 1238 57 58 1 18 0 1 0 0 1 0
2 60 23 1f0046 1 19 1038 56 59 2 18 0 3 0 3 0 0
2 61 23 12001b 0 1 1410 0 0 2 1 next_state
2 62 23 120046 1 37 3a 60 61
2 63 22 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 64 22 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 65 22 1f0039 3 1a 110c 63 64 2 18 0 3 3 1 0 0
2 66 22 28002b 3 1 100c 0 0 1 1 head
2 67 22 200024 3 1 100c 0 0 1 1 valid
2 68 22 20002b 3 8 124c 66 67 1 18 0 1 1 1 1 0
2 69 22 1f0046 3 19 100c 65 68 2 18 0 3 3 1 0 0
2 70 22 12001b 0 1 1410 0 0 2 1 next_state
2 71 22 120046 3 37 e 69 70
4 44 0 0 0
4 35 0 44 0
4 53 0 0 0
4 33 0 53 35
4 62 0 0 0
4 31 0 62 33
4 71 0 0 0
4 29 11 71 31
3 1 main.$u1 "main.$u1" fsm9.v 0 52 1
3 1 main.$u2 "main.$u2" fsm9.v 0 57 1
2 72 55 7000a 1 0 21004 0 0 1 16 0 0
2 73 55 10003 0 1 1410 0 0 1 1 clk
2 74 55 1000a 1 37 16 72 73
2 75 56 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 76 56 120012 1 0 1008 0 0 32 48 2 0
2 77 56 100013 49 2c 900a 76 0 32 18 0 ffffffff 0 0 0 0
2 78 56 1c001e 24 1 101c 0 0 1 1 clk
2 79 56 1b001b 24 1b 102c 78 0 1 18 0 1 1 1 0 0
2 80 56 150017 0 1 1410 0 0 1 1 clk
2 81 56 15001e 24 37 3e 79 80
4 81 6 77 77
4 77 0 81 0
4 75 0 0 77
4 74 11 75 75
