********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Sat Dec  9 10:01:28 2023)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 178)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode post-synthesis -type functional -run_dir {D:/Verilog Projects/CPU/CPU.sim/sim_1/synth/func/xsim} ..."
