
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000025                       # Number of seconds simulated
sim_ticks                                    25298000                       # Number of ticks simulated
final_tick                                   25298000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68723                       # Simulator instruction rate (inst/s)
host_op_rate                                    81624                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116159482                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667024                       # Number of bytes of host memory used
host_seconds                                     0.22                       # Real time elapsed on the host
sim_insts                                       14966                       # Number of instructions simulated
sim_ops                                         17776                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 679                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1163728358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         554035892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1717764250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1163728358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1163728358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1163728358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        554035892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1717764250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022003250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1376                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        101                       # Number of write requests accepted
system.mem_ctrls.readBursts                       680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  42048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   43520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      25291000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.754386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.839570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.039284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           27     23.68%     23.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           25     21.93%     45.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18     15.79%     61.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      7.02%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      8.77%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.51%     80.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.63%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.51%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15     13.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     155.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.615955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    199.063432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        28288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1118191161.356628894806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 543916515.139536738396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161910032.413629531860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          101                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15316500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7625500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    269738500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33224.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34819.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2670678.22                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     10623250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                22942000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16169.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34919.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1662.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1720.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    255.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      547                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      51                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      32382.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3077340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  99180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4622130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                34560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         6872490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy             480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               17424000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            688.750099                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             14988500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE         7000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         1250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       9447250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     15062500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   292740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   144210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              4289250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               159360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         6940890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy           98400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               15617310                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            617.333781                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             15477750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       318500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       256500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       8721750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     15221250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    6667                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4566                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               826                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5185                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2199                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.410800                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     695                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 90                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             354                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 98                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              256                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           95                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        25298000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            50597                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              13944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          32569                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        6667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2992                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         10155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1772                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            57                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      5342                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   529                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              25119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.498746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.766547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    18127     72.16%     72.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      591      2.35%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      875      3.48%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      646      2.57%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      525      2.09%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      692      2.75%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      537      2.14%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      422      1.68%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2704     10.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                25119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.131767                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.643694                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    11967                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  6477                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5662                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   358                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    655                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2201                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   237                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  32588                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   764                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    655                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    12401                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2682                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2405                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      5550                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1426                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  30885                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    111                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     99                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1149                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               32407                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                140916                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            35858                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 18325                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    14081                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 65                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1022                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 5665                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4129                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               322                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              181                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      27765                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  99                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     23593                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                20                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           10087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        25127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         25119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.939249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.635624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16369     65.17%     65.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2877     11.45%     76.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1961      7.81%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1356      5.40%     89.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1079      4.30%     94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 834      3.32%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 363      1.45%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 178      0.71%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 102      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           25119                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      36      8.80%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    155     37.90%     46.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   214     52.32%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 14945     63.35%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   16      0.07%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5068     21.48%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3543     15.02%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  23593                       # Type of FU issued
system.cpu.iq.rate                           0.466292                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         409                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017336                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              72698                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             37982                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        22081                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  36                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  23977                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      20                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              203                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2265                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1118                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          145                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    655                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2412                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   145                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               27864                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               306                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5665                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4129                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 63                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   124                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             48                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            182                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          482                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  664                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 22910                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  4850                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               683                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         8324                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4004                       # Number of branches executed
system.cpu.iew.exec_stores                       3474                       # Number of stores executed
system.cpu.iew.exec_rate                     0.452794                       # Inst execution rate
system.cpu.iew.wb_sent                          22295                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         22097                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     11527                       # num instructions producing a value
system.cpu.iew.wb_consumers                     20485                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.436725                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.562704                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10093                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              92                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               600                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        23441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.758329                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735225                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        17276     73.70%     73.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2584     11.02%     84.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1130      4.82%     89.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          567      2.42%     91.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          501      2.14%     94.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          395      1.69%     95.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          254      1.08%     96.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          144      0.61%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          590      2.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        23441                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                14966                       # Number of instructions committed
system.cpu.commit.committedOps                  17776                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           6411                       # Number of memory references committed
system.cpu.commit.loads                          3400                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.branches                       3162                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     15452                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  332                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            11352     63.86%     63.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.07%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            3400     19.13%     83.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2995     16.85%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             17776                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   590                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        50473                       # The number of ROB reads
system.cpu.rob.rob_writes                       57427                       # The number of ROB writes
system.cpu.timesIdled                             296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           25478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       14966                       # Number of Instructions Simulated
system.cpu.committedOps                         17776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.380796                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.380796                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.295788                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.295788                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    24684                       # number of integer regfile reads
system.cpu.int_regfile_writes                   13217                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     81053                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     9397                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    8282                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           137.986642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.246575                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   137.986642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.134753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.134753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             14681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            14681                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         3998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3998                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         2335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2335                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         6333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6333                       # number of overall hits
system.cpu.dcache.overall_hits::total            6333                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data          825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          825                       # number of overall misses
system.cpu.dcache.overall_misses::total           825                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18068500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18068500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28069499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28069499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     46137999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46137999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46137999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46137999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         2858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         7158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7158                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.070233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070233                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.182995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.182995                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.115256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.115256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115256                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59829.470199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59829.470199                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53670.170172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53670.170172                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55924.847273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55924.847273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55924.847273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55924.847273                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          457                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          606                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          153                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           66                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           66                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          219                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4262499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4262499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14599999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14599999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14599999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14599999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030595                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67565.359477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67565.359477                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64583.318182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64583.318182                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66666.662100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66666.662100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66666.662100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66666.662100                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.937313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.304348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.937313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.402221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.402221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11140                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11140                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         4740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4740                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         4740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4740                       # number of overall hits
system.cpu.icache.overall_hits::total            4740                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           600                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          600                       # number of overall misses
system.cpu.icache.overall_misses::total           600                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36806500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36806500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     36806500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36806500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36806500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36806500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         5340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5340                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.112360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.112360                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.112360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.112360                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.112360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.112360                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61344.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61344.166667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61344.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61344.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61344.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61344.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          973                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   108.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.icache.writebacks::total               110                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29830500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29830500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29830500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29830500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.086330                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.086330                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.086330                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.086330                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.086330                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.086330                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64708.242950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64708.242950                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64708.242950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64708.242950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64708.242950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64708.242950                       # average overall mshr miss latency
system.cpu.icache.replacements                    110                       # number of replacements
system.membus.snoop_filter.tot_requests           790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     25298000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                613                       # Transaction distribution
system.membus.trans_dist::WritebackClean          110                       # Transaction distribution
system.membus.trans_dist::ReadExReq                66                       # Transaction distribution
system.membus.trans_dist::ReadExResp               66                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           153                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        36480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        14016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               680                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.080882                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.272855                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     625     91.91%     91.91% # Request fanout histogram
system.membus.snoop_fanout::1                      55      8.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 680                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1368500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2433750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1170500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
