// Seed: 429385354
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_24 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  output wire _id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout logic [7:0] id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : (  1  !=  id_24  )] id_27 = id_10 - {-1'b0{{-1{id_12[1]}}}};
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_5,
      id_8,
      id_19,
      id_15,
      id_8
  );
  wire id_28;
  assign id_3[1'b0] = 1'b0;
endmodule
