INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/DD_project/pratice/Novatek/latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_tb
