strict digraph "" {
	node [label="\N"];
	"13:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f4546eefd50>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="13:AS
out = (present_state == 1) && (in == 0) || (present_state == 0) && (in == 1);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in', 'present_state', 'in']"];
}
