$date
	Mon Dec 12 20:09:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$var wire 1 ! _Q $end
$var wire 1 " Q $end
$var reg 1 # T $end
$var reg 1 $ clk $end
$var reg 1 % clr $end
$var reg 1 & pr $end
$scope module TF $end
$var wire 1 # T $end
$var wire 1 $ clk $end
$var wire 1 % clr $end
$var wire 1 & pr $end
$var reg 1 " Q $end
$var reg 1 ! _Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
1"
0!
$end
#5
1$
#10
1!
0"
0$
1%
0&
#15
1$
#20
0$
0%
#25
1$
#30
0!
1"
0$
1#
#35
1$
#40
1!
0"
0$
#45
1$
#50
0!
1"
0$
