<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>114</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 113 clock pins with no clock driven</data>
                        <row>
                            <data>u_i2c_dri/addr_t[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/addr_t[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/addr_t[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/addr_t[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/addr_t[4]/opit_0_inv_L5Q/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/addr_t[5]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/addr_t[6]/opit_0_inv_L5Q/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/addr_t[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cnt[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cnt[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cnt[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cnt[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cnt[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cnt[5]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cnt[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cur_state_reg[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cur_state_reg[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cur_state_reg[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cur_state_reg[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cur_state_reg[5]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cur_state_reg[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/cur_state_reg[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[6]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_r[7]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/data_wr_t[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[6]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_data_r[7]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/i2c_done/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/scl/opit_0_inv_MUX4TO1Q/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/sda_dir/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/sda_out/opit_0_inv_MUX4TO1Q/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/st_done/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_i2c_dri/wr_flag/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/day[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/day[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/day[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/day[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/day[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/day[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/flow_cnt[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/flow_cnt[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/flow_cnt[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/flow_cnt[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/hour[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/hour[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/hour[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/hour[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/hour[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/hour[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_addr[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_addr[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_addr[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_addr[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_data_w[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_data_w[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_data_w[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_data_w[5]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_exec/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/i2c_rh_wl/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/min[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/min[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/min[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/min[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/min[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/min[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/min[6]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/mon[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/mon[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/mon[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/mon[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/mon[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/sec[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/sec[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/sec[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/sec[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/sec[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/sec[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/sec[6]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[2]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[4]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[5]/opit_0_inv_A2Q0/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[8]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[10]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/wait_cnt[12]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[5]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[6]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>u_pcf8563_ctrl/year[7]/opit_0_inv/CLK</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 1 nodes without an associated clock assignment.</data>
                        <row>
                            <data>u_i2c_dri/dri_clk/opit_0_inv_L5Q_perm/Q (net : dri_clk)</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>4</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 4 input ports with no input delay specified.</data>
                        <row>
                            <data>lcd_rgb[7]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[15]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[23]</data>
                        </row>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>32</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 32 output ports with no output delay specified.</data>
                        <row>
                            <data>iic_sda</data>
                        </row>
                        <row>
                            <data>lcd_rgb[0]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[1]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[2]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[3]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[4]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[5]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[6]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[7]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[8]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[9]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[10]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[11]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[12]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[13]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[14]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[15]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[16]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[17]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[18]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[19]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[20]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[21]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[22]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[23]</data>
                        </row>
                        <row>
                            <data>iic_scl</data>
                        </row>
                        <row>
                            <data>lcd_bl</data>
                        </row>
                        <row>
                            <data>lcd_clk</data>
                        </row>
                        <row>
                            <data>lcd_de</data>
                        </row>
                        <row>
                            <data>lcd_hs</data>
                        </row>
                        <row>
                            <data>lcd_rst</data>
                        </row>
                        <row>
                            <data>lcd_vs</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>Declared</data>
            <data>20.0000</data>
            <data>50.0000MHz</data>
            <data>0.0000</data>
            <data>10.0000</data>
            <data>1310</data>
            <data>1</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>Declared</data>
            <data>50.0000</data>
            <data>20.0000MHz</data>
            <data>0.0000</data>
            <data>25.0000</data>
            <data>377</data>
            <data>0</data>
            <data/>
            <data>{ u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER }</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>Declared</data>
            <data>100.0000</data>
            <data>10.0000MHz</data>
            <data>25.0000</data>
            <data>75.0000</data>
            <data>11</data>
            <data>0</data>
            <data/>
            <data>{ u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR }</data>
        </row>
    </table>
    <table id="report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>103.9609MHz</data>
            <data>50.0000MHz</data>
            <data>10.381</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>115.8346MHz</data>
            <data>20.0000MHz</data>
            <data>41.367</data>
        </row>
    </table>
    <table id="report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>10.381</data>
            <data>0.000</data>
            <data>0</data>
            <data>3165</data>
            <data>0.254</data>
            <data>0.000</data>
            <data>0</data>
            <data>3165</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>sys_clk</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>347</data>
            <data/>
            <data/>
            <data/>
            <data>347</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>sys_clk</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>2</data>
            <data/>
            <data/>
            <data/>
            <data>2</data>
        </row>
        <row>
            <data>sys_clk</data>
            <data>DebugCore_JCLK</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>317</data>
            <data/>
            <data/>
            <data/>
            <data>317</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>YES</data>
            <data>Timed</data>
            <data>23.526</data>
            <data>0.000</data>
            <data>0</data>
            <data>1177</data>
            <data>0.268</data>
            <data>0.000</data>
            <data>0</data>
            <data>1177</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>YES</data>
            <data>Timed</data>
            <data>21.790</data>
            <data>0.000</data>
            <data>0</data>
            <data>111</data>
            <data>22.796</data>
            <data>0.000</data>
            <data>0</data>
            <data>111</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>YES</data>
            <data>Timed</data>
            <data>46.050</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
            <data>1.851</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_slow_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>10.381</data>
            <data>0.000</data>
            <data>0</data>
            <data>2239</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>21.790</data>
            <data>0.000</data>
            <data>0</data>
            <data>111</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>23.526</data>
            <data>0.000</data>
            <data>0</data>
            <data>1177</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>46.050</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_slow_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>0.254</data>
            <data>0.000</data>
            <data>0</data>
            <data>2239</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>0.268</data>
            <data>0.000</data>
            <data>0</data>
            <data>1177</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>1.851</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>22.796</data>
            <data>0.000</data>
            <data>0</data>
            <data>111</data>
        </row>
    </table>
    <table id="report_timing_slow_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>15.471</data>
            <data>0.000</data>
            <data>0</data>
            <data>926</data>
        </row>
    </table>
    <table id="report_timing_slow_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>0.439</data>
            <data>0.000</data>
            <data>0</data>
            <data>926</data>
        </row>
    </table>
    <table id="report_timing_slow_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>9.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>1310</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>24.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>377</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>49.380</data>
            <data>0.000</data>
            <data>0</data>
            <data>11</data>
        </row>
    </table>
    <table id="report_clock_network_slow" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 1310 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O (0.957, 1.298, 1.019, 1.411)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/IN (0.957, 1.298, 1.019, 1.411)</data>
                                <row>
                                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK (1.005, 1.374, 1.067, 1.486)</data>
                                    <row>
                                        <data object_valid="true">_N4 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLK (1.883, 2.406, 1.940, 2.529)</data>
                                            <row>
                                                <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT (1.883, 2.406, 1.940, 2.529)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK (3.582, 4.443, 3.644, 4.576)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK (3.685, 4.548, 3.747, 4.681)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][28]/opit_0/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][29]/opit_0/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][30]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][31]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][32]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][33]/opit_0/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][34]/opit_0/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][35]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][36]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][37]/opit_0/CLK (3.685, 4.548, 3.747, 4.681)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][38]/opit_0/CLK (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][40]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][42]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][43]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][44]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][48]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][49]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][50]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][51]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][52]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][53]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][54]/opit_0/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][55]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][56]/opit_0/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][57]/opit_0/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][58]/opit_0/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][59]/opit_0/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][60]/opit_0/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][61]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][62]/opit_0/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][63]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][64]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][65]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][66]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][67]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][68]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][69]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][70]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][71]/opit_0/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][72]/opit_0/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][73]/opit_0/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][74]/opit_0/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][76]/opit_0/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][77]/opit_0/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][78]/opit_0/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][79]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][80]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][81]/opit_0/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][82]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][83]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][84]/opit_0/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][85]/opit_0/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][86]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][87]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][88]/opit_0/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][89]/opit_0/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][90]/opit_0/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][91]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][92]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][93]/opit_0/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][29]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][30]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][34]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][35]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv/CLK (3.682, 4.545, 3.745, 4.679)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][38]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][39]/opit_0_inv/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv/CLK (3.680, 4.543, 3.743, 4.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][41]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][42]/opit_0_inv/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][43]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][45]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][46]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][47]/opit_0_inv/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][48]/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][49]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][50]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][51]/opit_0_inv/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][52]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][53]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][54]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][55]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][56]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][57]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][58]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][59]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][60]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][61]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][63]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][64]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][65]/opit_0_inv/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/CLK (3.593, 4.454, 3.655, 4.587)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][67]/opit_0_inv_L5Q_perm/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][68]/opit_0_inv_L5Q_perm/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][69]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][70]/opit_0_inv/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][71]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][72]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][74]/opit_0_inv/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][75]/opit_0_inv/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][76]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][77]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][78]/opit_0_inv/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][79]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][80]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][81]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][82]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][83]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][84]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][85]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][86]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][87]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][88]/opit_0_inv/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][89]/opit_0_inv/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][90]/opit_0_inv/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][91]/opit_0_inv/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][92]/opit_0_inv/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][93]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][24]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][27]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][29]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][31]/opit_0_inv/CLK (3.694, 4.557, 3.756, 4.690)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][34]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][35]/opit_0_inv/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][36]/opit_0_inv/CLK (3.688, 4.551, 3.751, 4.684)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][38]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][40]/opit_0_inv/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][41]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][42]/opit_0_inv/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][43]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][45]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][47]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][51]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][53]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][54]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][55]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][56]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][57]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][58]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][59]/opit_0_inv/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][60]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][61]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][63]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][64]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/CLK (3.593, 4.454, 3.655, 4.587)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][67]/opit_0_inv/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][68]/opit_0_inv/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][69]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][70]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][71]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][72]/opit_0_inv/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][73]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][76]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][77]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][78]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][79]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][80]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][81]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][82]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][83]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][84]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][85]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][86]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][87]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][88]/opit_0_inv/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][89]/opit_0_inv/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][90]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][91]/opit_0_inv/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][92]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][93]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][30]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][32]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L5Q_perm/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][34]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][35]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][36]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][37]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][39]/opit_0_inv_L5Q_perm/CLK (3.683, 4.546, 3.746, 4.680)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][40]/opit_0_inv_L5Q_perm/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][42]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][43]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][44]/opit_0_inv_L5Q/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][48]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][49]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][52]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][54]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][55]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][56]/opit_0_inv_L5Q_perm/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][57]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][58]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][59]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][60]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][61]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][62]/opit_0_inv_L5Q_perm/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][63]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][64]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][65]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/CLK (3.585, 4.446, 3.648, 4.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][69]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][70]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][71]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][72]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][73]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][74]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][75]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][76]/opit_0_inv_L5Q_perm/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][77]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][78]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][79]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][80]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][81]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][82]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][83]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][84]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][85]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][86]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][87]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][89]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][90]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][91]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][92]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][93]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][28]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][30]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][31]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][32]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][33]/opit_0_inv_L5Q_perm/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][35]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][36]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][37]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm/CLK (3.683, 4.546, 3.746, 4.680)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][40]/opit_0_inv_L5Q_perm/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][42]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][43]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][44]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][45]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][48]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][50]/opit_0_inv_L5Q/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][54]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][55]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][56]/opit_0_inv_L5Q_perm/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][57]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][58]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][59]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][60]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][61]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][62]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][63]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][65]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][66]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/CLK (3.585, 4.446, 3.648, 4.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][69]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][70]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][71]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][72]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][73]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][74]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][75]/opit_0_inv_L5Q_perm/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][76]/opit_0_inv_L5Q_perm/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][77]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][78]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][79]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][80]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][81]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][83]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][84]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][85]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][86]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][87]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][88]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][89]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][90]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][91]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][92]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][93]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][30]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][32]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][35]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][36]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][37]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][38]/opit_0_inv_L5Q_perm/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][39]/opit_0_inv_L5Q_perm/CLK (3.683, 4.546, 3.746, 4.680)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][40]/opit_0_inv_L5Q_perm/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][43]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][44]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][45]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][46]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][47]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][48]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][54]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L5Q_perm/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][56]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][57]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][58]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][59]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][60]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][61]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][62]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][64]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][65]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][66]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][67]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][69]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][70]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][71]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][72]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][73]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][74]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][76]/opit_0_inv_L5Q_perm/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][77]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][78]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][79]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][80]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][81]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][83]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][84]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][85]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][86]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][87]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][88]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][89]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][90]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][91]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][92]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][93]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][28]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][30]/opit_0_inv_L5Q/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][31]/opit_0_inv_L5Q_perm/CLK (3.680, 4.543, 3.743, 4.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][33]/opit_0_inv_L5Q_perm/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][34]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][35]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][36]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][37]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][38]/opit_0_inv_L5Q_perm/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][39]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][44]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][45]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][46]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][47]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][48]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][49]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][51]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][52]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][54]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][55]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][56]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][57]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][58]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][59]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][60]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][62]/opit_0_inv_L5Q_perm/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][63]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][64]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][65]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][66]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][67]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][68]/opit_0_inv_L5Q_perm/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][69]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][70]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][71]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][73]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][74]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][76]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][77]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][78]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][79]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][80]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][81]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][83]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][84]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][85]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][86]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][87]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][88]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][89]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][90]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][91]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][92]/opit_0_inv_L5Q_perm/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][93]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/CLK (3.571, 4.432, 3.634, 4.566)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][30]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L5Q_perm/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][34]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][35]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][36]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][37]/opit_0_inv_L5Q_perm/CLK (3.675, 4.537, 3.737, 4.671)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][38]/opit_0_inv_L5Q_perm/CLK (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/CLK (3.678, 4.541, 3.740, 4.674)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][42]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L5Q_perm/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][44]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][45]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][46]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][47]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][49]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][54]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][57]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][58]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][60]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][61]/opit_0_inv_L5Q_perm/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][62]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][63]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][67]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][69]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][71]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][72]/opit_0_inv_L5Q_perm/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][73]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][74]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][75]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][76]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][77]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][78]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][79]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][80]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][82]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][83]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][84]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][87]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][88]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][89]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][90]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][91]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][92]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][93]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4069">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5089">u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wren/opit_0_inv_MUX4TO1Q/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/rstn_i_d1/opit_0/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5076">u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5076">u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5076">u_CORES/u_debug_core_0/start_d3/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/CLK (3.672, 4.535, 3.735, 4.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/CLK (3.667, 4.529, 3.729, 4.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[10]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[3]/opit_0/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[18]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[28]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[29]/opit_0/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[30]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[31]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[32]/opit_0/CLK (3.685, 4.548, 3.747, 4.681)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[33]/opit_0/CLK (3.648, 4.510, 3.710, 4.643)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[35]/opit_0/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[36]/opit_0/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[37]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/CLK (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[39]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[40]/opit_0/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[41]/opit_0/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[42]/opit_0/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[43]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[44]/opit_0/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[45]/opit_0/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[46]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[47]/opit_0/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[48]/opit_0/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[49]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[50]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[51]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[52]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[53]/opit_0/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[54]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[55]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[56]/opit_0/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[57]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[58]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[59]/opit_0/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[60]/opit_0/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[61]/opit_0/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[62]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[63]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[64]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[65]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[66]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[67]/opit_0/CLK (3.593, 4.454, 3.655, 4.587)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[68]/opit_0/CLK (3.582, 4.443, 3.644, 4.576)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[69]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[70]/opit_0/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[71]/opit_0/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[72]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[73]/opit_0/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[75]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[76]/opit_0/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[77]/opit_0/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[78]/opit_0/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[79]/opit_0/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[80]/opit_0/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[81]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[82]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[83]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[84]/opit_0/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[85]/opit_0/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[86]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[87]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[88]/opit_0/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[89]/opit_0/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[90]/opit_0/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[91]/opit_0/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[92]/opit_0/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[93]/opit_0/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK (3.598, 4.460, 3.661, 4.593)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[3]/opit_0/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[4]/opit_0/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[5]/opit_0/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[15]/opit_0/CLK (3.685, 4.548, 3.747, 4.681)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[17]/opit_0/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[18]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[19]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[25]/opit_0/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[27]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[28]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[29]/opit_0/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[30]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[31]/opit_0/CLK (3.685, 4.548, 3.747, 4.681)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[32]/opit_0/CLK (3.685, 4.548, 3.747, 4.681)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[33]/opit_0/CLK (3.648, 4.510, 3.710, 4.643)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[35]/opit_0/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[36]/opit_0/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[37]/opit_0/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/CLK (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[39]/opit_0/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[40]/opit_0/CLK (3.685, 4.548, 3.747, 4.681)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[41]/opit_0/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[42]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[43]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[44]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[45]/opit_0/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[47]/opit_0/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[48]/opit_0/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[49]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[50]/opit_0/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[51]/opit_0/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[52]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[53]/opit_0/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[54]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[55]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[56]/opit_0/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[57]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[58]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[59]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[60]/opit_0/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[61]/opit_0/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[62]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[63]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[64]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[65]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[66]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[67]/opit_0/CLK (3.593, 4.454, 3.655, 4.587)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[68]/opit_0/CLK (3.582, 4.443, 3.644, 4.576)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[69]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[70]/opit_0/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[71]/opit_0/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[72]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[73]/opit_0/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[75]/opit_0/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[76]/opit_0/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[77]/opit_0/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[78]/opit_0/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[79]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[80]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[81]/opit_0/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[82]/opit_0/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[83]/opit_0/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[84]/opit_0/CLK (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[85]/opit_0/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[86]/opit_0/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[87]/opit_0/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[89]/opit_0/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[90]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[91]/opit_0/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[92]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[93]/opit_0/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[28]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[29]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[30]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[31]/opit_0_inv_L5Q_perm/CLK (3.680, 4.543, 3.743, 4.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[33]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[34]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[36]/opit_0_inv_L5Q_perm/CLK (3.683, 4.546, 3.746, 4.680)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/CLK (3.680, 4.543, 3.743, 4.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[39]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/CLK (3.671, 4.534, 3.734, 4.667)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[41]/opit_0_inv_L5Q_perm/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[42]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[43]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[45]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[47]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[48]/opit_0_inv_L5Q_perm/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[49]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[50]/opit_0_inv_L5Q_perm/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[53]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[54]/opit_0_inv_L5Q_perm/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[55]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[56]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[57]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[59]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[62]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[63]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[65]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[66]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[67]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[69]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[71]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[72]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[73]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[74]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[75]/opit_0_inv_L5Q/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[77]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[78]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[79]/opit_0_inv_L5Q_perm/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[81]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[83]/opit_0_inv_L5Q_perm/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[84]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[85]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[86]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[87]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[89]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[90]/opit_0_inv_L5Q_perm/CLK (3.610, 4.471, 3.672, 4.604)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[92]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[93]/opit_0_inv_L5Q_perm/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[4]/opit_0_inv_L5Q_perm/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[5]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[34]/opit_0_inv/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[36]/opit_0_inv/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[37]/opit_0_inv/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[39]/opit_0_inv/CLK (3.679, 4.542, 3.742, 4.675)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv/CLK (3.690, 4.553, 3.753, 4.687)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[41]/opit_0_inv/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[43]/opit_0_inv/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[44]/opit_0_inv/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[46]/opit_0_inv/CLK (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[47]/opit_0_inv/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[48]/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[49]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[53]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[56]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[57]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[59]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[60]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[62]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[63]/opit_0_inv/CLK (3.632, 4.494, 3.695, 4.627)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[64]/opit_0_inv/CLK (3.604, 4.465, 3.667, 4.599)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[66]/opit_0_inv/CLK (3.593, 4.454, 3.655, 4.587)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[67]/opit_0_inv/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[68]/opit_0_inv/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[69]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[72]/opit_0_inv/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[73]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[75]/opit_0_inv/CLK (3.660, 4.522, 3.723, 4.656)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[76]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[77]/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[78]/opit_0_inv/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/CLK (3.638, 4.500, 3.700, 4.633)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[81]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[82]/opit_0_inv/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[83]/opit_0_inv/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[85]/opit_0_inv/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[86]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[87]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[88]/opit_0_inv/CLK (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[89]/opit_0_inv/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[90]/opit_0_inv/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[91]/opit_0_inv/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[92]/opit_0_inv/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[93]/opit_0_inv/CLK (3.623, 4.485, 3.686, 4.618)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0] (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0] (3.681, 4.544, 3.744, 4.677)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0] (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/CLKA[0] (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKA[0] (3.659, 4.521, 3.721, 4.655)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/CLKA[0] (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK (3.662, 4.525, 3.725, 4.658)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK (3.668, 4.530, 3.730, 4.664)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK (3.664, 4.527, 3.727, 4.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK (3.657, 4.519, 3.719, 4.652)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/CLK (3.655, 4.518, 3.718, 4.651)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/CLK (3.645, 4.508, 3.708, 4.641)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="986">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="980">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="853">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK (3.661, 4.524, 3.724, 4.657)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="967">u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/CLK (3.648, 4.510, 3.710, 4.643)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK (3.659, 4.521, 3.721, 4.655)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CLK (3.659, 4.521, 3.721, 4.655)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CLK (3.648, 4.510, 3.710, 4.643)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="477">u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/CLK (3.663, 4.526, 3.726, 4.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L5Q_perm/CLK (3.669, 4.532, 3.732, 4.665)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0/CLK (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/CLK (3.673, 4.536, 3.736, 4.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/dri_clk/opit_0_inv_L5Q_perm/CLK (3.677, 4.540, 3.739, 4.673)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="40">u_lcd_rgb_char/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/CLK (3.636, 4.499, 3.699, 4.632)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="32">u_lcd_rgb_char/u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK (3.636, 4.499, 3.699, 4.632)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="40">u_lcd_rgb_char/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK (3.636, 4.499, 3.699, 4.632)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK (3.658, 4.520, 3.720, 4.653)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/rd_flag/opit_0_inv/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                                <row>
                                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT (1.039, 1.424, 1.101, 1.538)</data>
                                    <row>
                                        <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk (net)</data>
                                        <row>
                                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/L1 (3.081, 3.791, 3.286, 4.028)</data>
                                            <row>
                                                <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z (3.300, 4.095, 3.507, 4.344)</data>
                                                <row>
                                                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk (net)</data>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/CLK (4.124, 5.096, 4.296, 5.275)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[1]/opit_0_inv/CLK (4.124, 5.096, 4.296, 5.275)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[4]/opit_0_inv/CLK (3.953, 4.892, 4.181, 5.133)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[5]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[6]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[7]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[8]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[9]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[10]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[11]/opit_0_inv/CLK (3.953, 4.892, 4.181, 5.133)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[13]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[14]/opit_0_inv/CLK (4.110, 5.079, 4.310, 5.289)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[15]/opit_0_inv/CLK (4.110, 5.079, 4.310, 5.289)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[17]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[18]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[19]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[20]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[21]/opit_0_inv/CLK (3.955, 4.893, 4.189, 5.141)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[22]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[23]/opit_0_inv/CLK (3.871, 4.785, 4.078, 5.009)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="224">u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK (3.670, 4.544, 3.862, 4.761)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.815, 4.718, 4.018, 4.940)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[2]/opit_0_inv_A2Q21/CLK (3.513, 4.355, 3.710, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[4]/opit_0_inv_A2Q21/CLK (3.513, 4.355, 3.710, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[6]/opit_0_inv_A2Q21/CLK (3.738, 4.637, 3.951, 4.870)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[8]/opit_0_inv_A2Q21/CLK (3.738, 4.637, 3.951, 4.870)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/opit_0_inv_A2Q21/CLK (3.670, 4.544, 3.862, 4.761)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="216">u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK (3.900, 4.833, 4.111, 5.059)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[0]/opit_0_inv_L5Q_perm/CLK (3.823, 4.735, 4.031, 4.956)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[1]/opit_0_inv_A2Q1/CLK (3.781, 4.681, 3.984, 4.910)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[3]/opit_0_inv_A2Q21/CLK (3.781, 4.681, 3.984, 4.910)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[5]/opit_0_inv_A2Q21/CLK (3.973, 4.909, 4.152, 5.102)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[7]/opit_0_inv_A2Q21/CLK (3.973, 4.909, 4.152, 5.102)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[9]/opit_0_inv_A2Q21/CLK (3.900, 4.833, 4.111, 5.059)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[10]/opit_0_inv_AQ_perm/CLK (3.900, 4.833, 4.111, 5.059)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK (4.257, 5.261, 4.501, 5.503)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[1]/opit_0_inv_L5Q_perm/CLK (4.257, 5.261, 4.501, 5.503)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK (4.103, 5.074, 4.334, 5.311)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[3]/opit_0_inv_L5Q_perm/CLK (4.103, 5.074, 4.334, 5.311)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q/CLK (3.993, 4.939, 4.197, 5.149)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[5]/opit_0_inv_L5Q_perm/CLK (3.993, 4.939, 4.197, 5.149)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK (3.802, 4.706, 4.012, 4.937)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK (3.685, 4.565, 3.895, 4.796)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK (3.685, 4.565, 3.895, 4.796)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.835, 4.745, 4.036, 4.963)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.825, 4.728, 4.020, 4.946)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[2]/opit_0_inv_L5Q_perm/CLK (3.825, 4.728, 4.020, 4.946)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[3]/opit_0_inv_L5Q_perm/CLK (3.825, 4.728, 4.020, 4.946)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[4]/opit_0_inv_L5Q_perm/CLK (3.825, 4.728, 4.020, 4.946)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[5]/opit_0_inv_L5Q_perm/CLK (3.816, 4.716, 4.013, 4.937)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[6]/opit_0_inv_L5Q_perm/CLK (3.816, 4.716, 4.013, 4.937)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[7]/opit_0_inv_L5Q_perm/CLK (3.816, 4.716, 4.013, 4.937)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[8]/opit_0_inv_L5Q_perm/CLK (3.816, 4.716, 4.013, 4.937)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[9]/opit_0_inv_L5Q_perm/CLK (3.800, 4.704, 4.010, 4.935)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[10]/opit_0_inv_L5Q/CLK (3.800, 4.704, 4.010, 4.935)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_JCLK (20.00MHZ) (drive 377 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o (net)</data>
                    <row>
                        <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLK (2.186, 2.623, 2.294, 2.691)</data>
                        <row>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT (2.186, 2.623, 2.294, 2.691)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_1 (net)</data>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.933, 4.709, 4.046, 4.787)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.929, 4.705, 4.043, 4.784)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (3.933, 4.709, 4.046, 4.787)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (3.924, 4.700, 4.037, 4.778)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (3.918, 4.694, 4.032, 4.772)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (3.918, 4.694, 4.032, 4.772)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (3.918, 4.694, 4.032, 4.772)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (3.918, 4.694, 4.032, 4.772)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (3.913, 4.688, 4.026, 4.766)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (3.916, 4.692, 4.030, 4.770)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (3.918, 4.694, 4.032, 4.772)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK (3.924, 4.700, 4.037, 4.778)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK (3.918, 4.694, 4.032, 4.772)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/CLK (3.924, 4.700, 4.037, 4.778)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK (3.924, 4.700, 4.037, 4.778)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK (3.918, 4.694, 4.032, 4.772)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK (3.965, 4.742, 4.079, 4.820)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK (3.965, 4.742, 4.079, 4.820)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK (3.965, 4.742, 4.079, 4.820)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK (3.965, 4.742, 4.079, 4.820)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm/CLK (3.964, 4.741, 4.078, 4.819)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/CLK (3.916, 4.692, 4.030, 4.770)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/CLK (3.916, 4.692, 4.030, 4.770)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/CLK (3.913, 4.688, 4.026, 4.766)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm/CLK (3.913, 4.688, 4.026, 4.766)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/CLK (3.913, 4.688, 4.026, 4.766)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[71]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/CLK (3.901, 4.677, 4.015, 4.755)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/CLK (3.901, 4.677, 4.015, 4.755)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/CLK (3.902, 4.678, 4.016, 4.756)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm/CLK (3.902, 4.678, 4.016, 4.756)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm/CLK (3.902, 4.678, 4.016, 4.756)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/CLK (3.914, 4.689, 4.027, 4.768)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[82]/opit_0_inv_L5Q_perm/CLK (3.902, 4.678, 4.016, 4.756)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[83]/opit_0_inv_L5Q_perm/CLK (3.908, 4.684, 4.022, 4.762)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/CLK (3.908, 4.684, 4.022, 4.762)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK (3.908, 4.684, 4.022, 4.762)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm/CLK (3.914, 4.689, 4.027, 4.768)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm/CLK (3.914, 4.689, 4.027, 4.768)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/CLK (3.914, 4.689, 4.027, 4.768)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/CLK (3.905, 4.680, 4.018, 4.758)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm/CLK (3.933, 4.709, 4.046, 4.787)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[91]/opit_0_inv_L5Q_perm/CLK (3.916, 4.692, 4.030, 4.770)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/CLK (3.933, 4.709, 4.046, 4.787)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[102]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[104]/opit_0_inv_L5Q/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[105]/opit_0_inv_L5Q_perm/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[106]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L5Q_perm/CLK (3.950, 4.726, 4.063, 4.804)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[114]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[115]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[127]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[128]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[129]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[133]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[134]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[138]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[144]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[149]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[150]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[151]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[152]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[153]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[154]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[156]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L5Q_perm/CLK (3.980, 4.757, 4.093, 4.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[160]/opit_0_inv_L5Q_perm/CLK (3.980, 4.757, 4.093, 4.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[161]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[165]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[166]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/CLK (3.980, 4.757, 4.093, 4.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/CLK (3.986, 4.763, 4.100, 4.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/CLK (3.986, 4.763, 4.100, 4.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[173]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[174]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[175]/opit_0_inv_L5Q/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[176]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[177]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[178]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[179]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[180]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[181]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[182]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[183]/opit_0_inv_L5Q_perm/CLK (3.970, 4.746, 4.083, 4.825)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[184]/opit_0_inv_L5Q_perm/CLK (3.966, 4.743, 4.080, 4.821)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[185]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[186]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[188]/opit_0_inv_L5Q_perm/CLK (3.986, 4.763, 4.100, 4.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/CLK (3.986, 4.763, 4.100, 4.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/CLK (3.980, 4.757, 4.093, 4.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[192]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[193]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[194]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[195]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[196]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[197]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[199]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[200]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[201]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[202]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[205]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/CLK (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[207]/opit_0_inv_L5Q_perm/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[208]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[211]/opit_0_inv_L5Q_perm/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[214]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[215]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[216]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[219]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[220]/opit_0_inv_L5Q_perm/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[221]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[222]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[223]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[224]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[225]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[226]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[227]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[228]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[229]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[230]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[233]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[234]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[235]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[236]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[237]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[238]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[239]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[240]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[241]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[242]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[243]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[244]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[248]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[249]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[251]/opit_0_inv_L5Q_perm/CLK (3.935, 4.711, 4.049, 4.789)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[252]/opit_0_inv_L5Q_perm/CLK (3.935, 4.711, 4.049, 4.789)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/CLK (3.935, 4.711, 4.049, 4.789)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[254]/opit_0_inv_L5Q_perm/CLK (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[255]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[256]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[257]/opit_0_inv_L5Q_perm/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[258]/opit_0_inv_L5Q_perm/CLK (3.964, 4.741, 4.078, 4.819)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[259]/opit_0_inv_L5Q/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[260]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[261]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[262]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[263]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[264]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[265]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[266]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[267]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[268]/opit_0_inv_L5Q_perm/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[269]/opit_0_inv_L5Q_perm/CLK (3.964, 4.741, 4.078, 4.819)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[270]/opit_0_inv_L5Q_perm/CLK (3.964, 4.741, 4.078, 4.819)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[271]/opit_0_inv_L5Q_perm/CLK (3.964, 4.741, 4.078, 4.819)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[272]/opit_0_inv_L5Q_perm/CLK (3.957, 4.734, 4.071, 4.812)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[273]/opit_0_inv_L5Q_perm/CLK (3.957, 4.734, 4.071, 4.812)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[274]/opit_0_inv_L5Q_perm/CLK (3.957, 4.734, 4.071, 4.812)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[275]/opit_0_inv_L5Q_perm/CLK (3.957, 4.734, 4.071, 4.812)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/CLK (3.946, 4.722, 4.060, 4.801)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[278]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[279]/opit_0_inv_L5Q_perm/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[280]/opit_0_inv_L5Q/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[281]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[282]/opit_0_inv/CLK (3.963, 4.739, 4.077, 4.818)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.938, 4.714, 4.052, 4.793)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0] (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0] (3.967, 4.744, 4.081, 4.822)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKB[0] (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/CLKB[0] (3.939, 4.716, 4.053, 4.794)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKB[0] (3.979, 4.755, 4.092, 4.834)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/CLKB[0] (3.951, 4.727, 4.064, 4.805)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.951, 4.727, 4.064, 4.805)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.962, 4.738, 4.075, 4.817)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (3.962, 4.738, 4.075, 4.817)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (3.951, 4.727, 4.064, 4.805)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (3.962, 4.738, 4.075, 4.817)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (3.951, 4.727, 4.064, 4.805)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (3.951, 4.727, 4.064, 4.805)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (3.962, 4.738, 4.075, 4.817)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv/CLK (3.975, 4.752, 4.089, 4.830)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (3.958, 4.735, 4.072, 4.813)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.957, 4.734, 4.071, 4.812)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.957, 4.734, 4.071, 4.812)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK (3.957, 4.734, 4.071, 4.812)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (3.952, 4.728, 4.065, 4.806)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK (3.948, 4.725, 4.062, 4.803)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv_L5Q_perm/CLK (3.954, 4.730, 4.068, 4.809)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK (3.974, 4.751, 4.088, 4.829)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/CLK (3.974, 4.751, 4.088, 4.829)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK (3.974, 4.751, 4.088, 4.829)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK (3.978, 4.754, 4.091, 4.833)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK (3.978, 4.754, 4.091, 4.833)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK (3.978, 4.754, 4.091, 4.833)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="404">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK (3.955, 4.731, 4.069, 4.810)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="333">u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK (3.974, 4.751, 4.088, 4.829)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK (3.971, 4.747, 4.084, 4.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_A2Q21/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_A2Q21/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CLK (3.942, 4.718, 4.055, 4.796)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK (3.978, 4.754, 4.091, 4.833)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK (3.960, 4.736, 4.073, 4.814)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK (3.978, 4.754, 4.091, 4.833)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK (3.973, 4.750, 4.087, 4.828)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK (3.983, 4.760, 4.097, 4.838)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK (3.981, 4.758, 4.094, 4.836)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK (3.981, 4.758, 4.094, 4.836)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK (3.981, 4.758, 4.094, 4.836)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK (3.981, 4.758, 4.094, 4.836)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK (3.981, 4.758, 4.094, 4.836)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK (3.976, 4.753, 4.090, 4.831)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK (3.976, 4.753, 4.090, 4.831)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK (3.976, 4.753, 4.090, 4.831)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK (3.976, 4.753, 4.090, 4.831)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="354">u_CORES/u_jtag_hub/shift/opit_0/CLK (3.989, 4.766, 4.102, 4.844)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="354">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK (3.974, 4.751, 4.088, 4.829)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_CAPTURE (10.00MHZ) (drive 11 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o (net)</data>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK (2.234, 2.657, 2.464, 2.831)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK (2.234, 2.657, 2.464, 2.831)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK (2.234, 2.657, 2.464, 2.831)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK (2.234, 2.657, 2.464, 2.831)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK (2.234, 2.657, 2.464, 2.831)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK (2.247, 2.669, 2.477, 2.844)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK (2.247, 2.669, 2.477, 2.844)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK (2.247, 2.669, 2.477, 2.844)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK (2.247, 2.669, 2.477, 2.844)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK (2.247, 2.669, 2.477, 2.844)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK (2.196, 2.612, 2.444, 2.808)</data>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_slow_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>10.381</data>
            <data>9</data>
            <data>184</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.595</data>
            <data>5.261</data>
            <data>3.871</data>
            <data>0.795</data>
            <data>20.000</data>
            <data>8.886</data>
            <data>2.608 (29.3%)</data>
            <data>6.278 (70.7%)</data>
            <general_container>
                <data>Path #1: setup slack is 10.381(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 14.147" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.367</data>
                            <data>3.791</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.095</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>1.166</data>
                            <data>5.261</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>5.550</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.406</data>
                            <data>5.956</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="43">u_lcd_rgb_char/pixel_ypos [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_100/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>6.166</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.442</data>
                            <data>6.608</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/pixel_ypos[0]_inv</data>
                        </row>
                        <row>
                            <data>CLMA_62_108/Y1</data>
                            <data>td</data>
                            <data>0.288</data>
                            <data>6.896</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=184)</data>
                            <data>0.627</data>
                            <data>7.523</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54 [4]</data>
                        </row>
                        <row>
                            <data>CLMS_50_105/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.733</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=31)</data>
                            <data>0.961</data>
                            <data>8.694</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N4678</data>
                        </row>
                        <row>
                            <data>CLMS_66_141/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>8.904</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.562</data>
                            <data>9.466</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2492</data>
                        </row>
                        <row>
                            <data>CLMA_70_140/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>9.678</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.759</data>
                            <data>10.437</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2558</data>
                        </row>
                        <row>
                            <data>CLMA_50_128/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>10.647</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.564</data>
                            <data>11.211</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2570</data>
                        </row>
                        <row>
                            <data>CLMA_50_132/Y6CD</data>
                            <data>td</data>
                            <data>0.270</data>
                            <data>11.481</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.448</data>
                            <data>11.929</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N5972</data>
                        </row>
                        <row>
                            <data>CLMA_50_124/Y6CD</data>
                            <data>td</data>
                            <data>0.452</data>
                            <data>12.381</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.715</data>
                            <data>13.096</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880 [0]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y6AB</data>
                            <data>td</data>
                            <data>0.257</data>
                            <data>13.353</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=23)</data>
                            <data>0.794</data>
                            <data>14.147</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4872 [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.528" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>21.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.042</data>
                            <data>23.081</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>23.300</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.571</data>
                            <data>23.871</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.795</data>
                            <data>24.666</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.616</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.088</data>
                            <data>24.528</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>10.381</data>
            <data>9</data>
            <data>184</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.595</data>
            <data>5.261</data>
            <data>3.871</data>
            <data>0.795</data>
            <data>20.000</data>
            <data>8.886</data>
            <data>2.608 (29.3%)</data>
            <data>6.278 (70.7%)</data>
            <general_container>
                <data>Path #2: setup slack is 10.381(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 14.147" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.367</data>
                            <data>3.791</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.095</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>1.166</data>
                            <data>5.261</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>5.550</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.406</data>
                            <data>5.956</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="43">u_lcd_rgb_char/pixel_ypos [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_100/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>6.166</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.442</data>
                            <data>6.608</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/pixel_ypos[0]_inv</data>
                        </row>
                        <row>
                            <data>CLMA_62_108/Y1</data>
                            <data>td</data>
                            <data>0.288</data>
                            <data>6.896</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=184)</data>
                            <data>0.627</data>
                            <data>7.523</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54 [4]</data>
                        </row>
                        <row>
                            <data>CLMS_50_105/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.733</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=31)</data>
                            <data>0.961</data>
                            <data>8.694</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N4678</data>
                        </row>
                        <row>
                            <data>CLMS_66_141/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>8.904</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.562</data>
                            <data>9.466</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2492</data>
                        </row>
                        <row>
                            <data>CLMA_70_140/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>9.678</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.759</data>
                            <data>10.437</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2558</data>
                        </row>
                        <row>
                            <data>CLMA_50_128/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>10.647</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.564</data>
                            <data>11.211</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2570</data>
                        </row>
                        <row>
                            <data>CLMA_50_132/Y6CD</data>
                            <data>td</data>
                            <data>0.270</data>
                            <data>11.481</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.448</data>
                            <data>11.929</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N5972</data>
                        </row>
                        <row>
                            <data>CLMA_50_124/Y6CD</data>
                            <data>td</data>
                            <data>0.452</data>
                            <data>12.381</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.715</data>
                            <data>13.096</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880 [0]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y6AB</data>
                            <data>td</data>
                            <data>0.257</data>
                            <data>13.353</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=23)</data>
                            <data>0.794</data>
                            <data>14.147</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4872 [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_141/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.528" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>21.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.042</data>
                            <data>23.081</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>23.300</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.571</data>
                            <data>23.871</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.795</data>
                            <data>24.666</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.616</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.088</data>
                            <data>24.528</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>10.491</data>
            <data>9</data>
            <data>184</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.595</data>
            <data>5.261</data>
            <data>3.871</data>
            <data>0.795</data>
            <data>20.000</data>
            <data>8.785</data>
            <data>2.610 (29.7%)</data>
            <data>6.175 (70.3%)</data>
            <general_container>
                <data>Path #3: setup slack is 10.491(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 14.046" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.367</data>
                            <data>3.791</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.095</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>1.166</data>
                            <data>5.261</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>5.550</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.406</data>
                            <data>5.956</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="43">u_lcd_rgb_char/pixel_ypos [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_100/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>6.166</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.442</data>
                            <data>6.608</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/pixel_ypos[0]_inv</data>
                        </row>
                        <row>
                            <data>CLMA_62_108/Y1</data>
                            <data>td</data>
                            <data>0.288</data>
                            <data>6.896</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=184)</data>
                            <data>0.627</data>
                            <data>7.523</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54 [4]</data>
                        </row>
                        <row>
                            <data>CLMS_50_105/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.733</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=31)</data>
                            <data>0.961</data>
                            <data>8.694</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N4678</data>
                        </row>
                        <row>
                            <data>CLMS_66_141/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>8.904</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.562</data>
                            <data>9.466</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2492</data>
                        </row>
                        <row>
                            <data>CLMA_70_140/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>9.678</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.759</data>
                            <data>10.437</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2558</data>
                        </row>
                        <row>
                            <data>CLMA_50_128/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>10.647</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.564</data>
                            <data>11.211</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2570</data>
                        </row>
                        <row>
                            <data>CLMA_50_132/Y6CD</data>
                            <data>td</data>
                            <data>0.270</data>
                            <data>11.481</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.448</data>
                            <data>11.929</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N5972</data>
                        </row>
                        <row>
                            <data>CLMA_50_124/Y6CD</data>
                            <data>td</data>
                            <data>0.452</data>
                            <data>12.381</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.715</data>
                            <data>13.096</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880 [0]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y6AB</data>
                            <data>td</data>
                            <data>0.259</data>
                            <data>13.355</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=23)</data>
                            <data>0.691</data>
                            <data>14.046</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4872 [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_141/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.537" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>21.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.042</data>
                            <data>23.081</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>23.300</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.571</data>
                            <data>23.871</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.795</data>
                            <data>24.666</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.616</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.079</data>
                            <data>24.537</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>21.790</data>
            <data>5</data>
            <data>14</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.303</data>
            <data>2.657</data>
            <data>3.960</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>4.343</data>
            <data>1.830 (42.1%)</data>
            <data>2.513 (57.9%)</data>
            <general_container>
                <data>Path #4: setup slack is 21.790(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 32.000" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.657</data>
                            <data>27.657</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.288</data>
                            <data>27.945</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.594</data>
                            <data>28.539</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_114_145/Y0</data>
                            <data>td</data>
                            <data>0.478</data>
                            <data>29.017</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="552">u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.414</data>
                            <data>29.431</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N255</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y2</data>
                            <data>td</data>
                            <data>0.341</data>
                            <data>29.772</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>0.272</data>
                            <data>30.044</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N527</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y3</data>
                            <data>td</data>
                            <data>0.303</data>
                            <data>30.347</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.406</data>
                            <data>30.753</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N97</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>30.963</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.421</data>
                            <data>31.384</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N101</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>31.594</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[5]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.406</data>
                            <data>32.000</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N1124</data>
                        </row>
                        <row>
                            <data>CLMA_110_144/D4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 53.790" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>52.186</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>52.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.774</data>
                            <data>53.960</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_110_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.960</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.910</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.120</data>
                            <data>53.790</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>21.925</data>
            <data>5</data>
            <data>14</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.303</data>
            <data>2.657</data>
            <data>3.960</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>4.208</data>
            <data>1.832 (43.5%)</data>
            <data>2.376 (56.5%)</data>
            <general_container>
                <data>Path #5: setup slack is 21.925(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 31.865" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.657</data>
                            <data>27.657</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.288</data>
                            <data>27.945</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.594</data>
                            <data>28.539</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_114_145/Y0</data>
                            <data>td</data>
                            <data>0.478</data>
                            <data>29.017</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="552">u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.414</data>
                            <data>29.431</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N255</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y2</data>
                            <data>td</data>
                            <data>0.341</data>
                            <data>29.772</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>0.272</data>
                            <data>30.044</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N527</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y3</data>
                            <data>td</data>
                            <data>0.303</data>
                            <data>30.347</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.406</data>
                            <data>30.753</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N97</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>30.963</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.421</data>
                            <data>31.384</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N101</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>31.596</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[7]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.269</data>
                            <data>31.865</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N1126</data>
                        </row>
                        <row>
                            <data>CLMS_110_145/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 53.790" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>52.186</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>52.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.774</data>
                            <data>53.960</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_110_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.960</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.910</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.120</data>
                            <data>53.790</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.283</data>
            <data>4</data>
            <data>14</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.314</data>
            <data>2.657</data>
            <data>3.971</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.858</data>
            <data>1.620 (42.0%)</data>
            <data>2.238 (58.0%)</data>
            <general_container>
                <data>Path #6: setup slack is 22.283(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 31.515" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.657</data>
                            <data>27.657</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.288</data>
                            <data>27.945</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.594</data>
                            <data>28.539</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_114_145/Y0</data>
                            <data>td</data>
                            <data>0.478</data>
                            <data>29.017</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="552">u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.414</data>
                            <data>29.431</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N255</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y2</data>
                            <data>td</data>
                            <data>0.341</data>
                            <data>29.772</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>0.272</data>
                            <data>30.044</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N527</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y3</data>
                            <data>td</data>
                            <data>0.303</data>
                            <data>30.347</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.406</data>
                            <data>30.753</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N97</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>30.963</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.552</data>
                            <data>31.515</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N101</data>
                        </row>
                        <row>
                            <data>CLMA_110_136/C4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 53.798" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>52.186</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>52.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.785</data>
                            <data>53.971</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_110_136/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.971</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.921</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.123</data>
                            <data>53.798</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.526</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.324</data>
            <data>4.750</data>
            <data>4.097</data>
            <data>0.329</data>
            <data>25.000</data>
            <data>0.927</data>
            <data>0.289 (31.2%)</data>
            <data>0.638 (68.8%)</data>
            <general_container>
                <data>Path #7: setup slack is 23.526(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.677" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.127</data>
                            <data>4.750</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>5.039</data>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.638</data>
                            <data>5.677</data>
                            <data> </data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/B1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 29.203" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>27.294</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.803</data>
                            <data>29.097</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.329</data>
                            <data>29.426</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>29.376</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.173</data>
                            <data>29.203</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.542</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.324</data>
            <data>4.750</data>
            <data>4.097</data>
            <data>0.329</data>
            <data>25.000</data>
            <data>0.927</data>
            <data>0.289 (31.2%)</data>
            <data>0.638 (68.8%)</data>
            <general_container>
                <data>Path #8: setup slack is 23.542(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.677" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.127</data>
                            <data>4.750</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>5.039</data>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.638</data>
                            <data>5.677</data>
                            <data> </data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/D0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 29.219" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>27.294</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.803</data>
                            <data>29.097</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.329</data>
                            <data>29.426</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>29.376</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.157</data>
                            <data>29.219</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.542</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.324</data>
            <data>4.750</data>
            <data>4.097</data>
            <data>0.329</data>
            <data>25.000</data>
            <data>0.911</data>
            <data>0.289 (31.7%)</data>
            <data>0.622 (68.3%)</data>
            <general_container>
                <data>Path #9: setup slack is 23.542(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.661" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.127</data>
                            <data>4.750</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>5.039</data>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.622</data>
                            <data>5.661</data>
                            <data> </data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/B1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 29.203" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>27.294</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.803</data>
                            <data>29.097</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.329</data>
                            <data>29.426</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>29.376</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.173</data>
                            <data>29.203</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>46.050</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-2.604</data>
            <data>4.838</data>
            <data>2.234</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.679</data>
            <data>0.286 (42.1%)</data>
            <data>0.393 (57.9%)</data>
            <general_container>
                <data>Path #10: setup slack is 46.050(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.517" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.691</data>
                            <data>77.691</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>77.691</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.147</data>
                            <data>79.838</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q3</data>
                            <data>tco</data>
                            <data>0.286</data>
                            <data>80.124</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.393</data>
                            <data>80.517</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.567" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.234</data>
                            <data>127.234</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.234</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>127.184</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.617</data>
                            <data>126.567</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>46.050</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-2.604</data>
            <data>4.838</data>
            <data>2.234</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.679</data>
            <data>0.286 (42.1%)</data>
            <data>0.393 (57.9%)</data>
            <general_container>
                <data>Path #11: setup slack is 46.050(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.517" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.691</data>
                            <data>77.691</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>77.691</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.147</data>
                            <data>79.838</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q3</data>
                            <data>tco</data>
                            <data>0.286</data>
                            <data>80.124</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.393</data>
                            <data>80.517</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.567" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.234</data>
                            <data>127.234</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.234</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>127.184</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.617</data>
                            <data>126.567</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>46.050</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-2.604</data>
            <data>4.838</data>
            <data>2.234</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.679</data>
            <data>0.286 (42.1%)</data>
            <data>0.393 (57.9%)</data>
            <general_container>
                <data>Path #12: setup slack is 46.050(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.517" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.691</data>
                            <data>77.691</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>77.691</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.147</data>
                            <data>79.838</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q3</data>
                            <data>tco</data>
                            <data>0.286</data>
                            <data>80.124</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.393</data>
                            <data>80.517</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.567" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.234</data>
                            <data>127.234</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.234</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>127.184</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.617</data>
                            <data>126.567</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.254</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.332</data>
            <data>3.673</data>
            <data>4.528</data>
            <data>-0.523</data>
            <data>0.000</data>
            <data>0.552</data>
            <data>0.224 (40.6%)</data>
            <data>0.328 (59.4%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.254(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.225" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.790</data>
                            <data>3.673</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_90_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_90_125/Q1</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>3.897</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.328</data>
                            <data>4.225</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4065">u_CORES/u_debug_core_0/data_pipe[2] [75]</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/C4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.971" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.122</data>
                            <data>4.528</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.523</data>
                            <data>4.005</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.005</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.034</data>
                            <data>3.971</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.256</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/DA0[13]</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.321</data>
            <data>3.677</data>
            <data>4.521</data>
            <data>-0.523</data>
            <data>0.000</data>
            <data>0.733</data>
            <data>0.224 (30.6%)</data>
            <data>0.509 (69.4%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.256(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.410" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.794</data>
                            <data>3.677</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_94_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_94_125/Q2</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>3.901</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.509</data>
                            <data>4.410</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4105">u_CORES/u_debug_core_0/DATA_ff[0] [75]</data>
                        </row>
                        <row>
                            <data>DRM_106_128/DA0[13]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/DA0[13]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.154" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.115</data>
                            <data>4.521</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_106_128/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.523</data>
                            <data>3.998</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.998</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.156</data>
                            <data>4.154</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.262</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/ADA0[12]</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.328</data>
            <data>3.642</data>
            <data>4.493</data>
            <data>-0.523</data>
            <data>0.000</data>
            <data>0.755</data>
            <data>0.226 (29.9%)</data>
            <data>0.529 (70.1%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.262(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.397" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.759</data>
                            <data>3.642</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_130_152/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_152/Q0</data>
                            <data>tco</data>
                            <data>0.226</data>
                            <data>3.868</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.529</data>
                            <data>4.397</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5885">u_CORES/u_debug_core_0/ram_wadr [8]</data>
                        </row>
                        <row>
                            <data>DRM_106_148/ADA0[12]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/ADA0[12]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.135" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.087</data>
                            <data>4.493</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_106_148/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.523</data>
                            <data>3.970</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.970</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.165</data>
                            <data>4.135</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.268</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.345</data>
            <data>3.976</data>
            <data>4.758</data>
            <data>-0.437</data>
            <data>0.000</data>
            <data>0.578</data>
            <data>0.221 (38.2%)</data>
            <data>0.357 (61.8%)</data>
            <general_container>
                <data>Path #4: hold slack is 0.268(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.554" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>2.186</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.790</data>
                            <data>3.976</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_126_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_126_132/Q3</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>4.197</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.357</data>
                            <data>4.554</data>
                            <data> </data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="308">u_CORES/u_jtag_hub/shift_data [5]</data>
                        </row>
                        <row>
                            <data>CLMS_122_137/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.286" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.135</data>
                            <data>4.758</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_122_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.437</data>
                            <data>4.321</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.321</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.035</data>
                            <data>4.286</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.271</data>
            <data>0</data>
            <data>13</data>
            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.353</data>
            <data>3.962</data>
            <data>4.752</data>
            <data>-0.437</data>
            <data>0.000</data>
            <data>0.589</data>
            <data>0.224 (38.0%)</data>
            <data>0.365 (62.0%)</data>
            <general_container>
                <data>Path #5: hold slack is 0.271(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.551" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>2.186</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.776</data>
                            <data>3.962</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_141/Q2</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>4.186</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>0.365</data>
                            <data>4.551</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="541">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]</data>
                        </row>
                        <row>
                            <data>CLMS_122_141/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.280" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.129</data>
                            <data>4.752</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_122_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.437</data>
                            <data>4.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.035</data>
                            <data>4.280</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.272</data>
            <data>0</data>
            <data>13</data>
            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.326</data>
            <data>3.975</data>
            <data>4.738</data>
            <data>-0.437</data>
            <data>0.000</data>
            <data>0.477</data>
            <data>0.224 (47.0%)</data>
            <data>0.253 (53.0%)</data>
            <general_container>
                <data>Path #6: hold slack is 0.272(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.452" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>2.186</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.789</data>
                            <data>3.975</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_122_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_122_141/Q2</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>4.199</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>0.253</data>
                            <data>4.452</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="541">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]</data>
                        </row>
                        <row>
                            <data>CLMA_130_141/C1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.180" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.115</data>
                            <data>4.738</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.437</data>
                            <data>4.301</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.301</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.121</data>
                            <data>4.180</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.851</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.428</data>
            <data>4.097</data>
            <data>2.669</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.449</data>
            <data>0.222 (49.4%)</data>
            <data>0.227 (50.6%)</data>
            <general_container>
                <data>Path #7: hold slack is 1.851(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.546" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>127.294</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.803</data>
                            <data>129.097</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>129.319</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.227</data>
                            <data>129.546</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="135">u_CORES/id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.695" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.669</data>
                            <data>127.669</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.669</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.719</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.024</data>
                            <data>127.695</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.863</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.440</data>
            <data>4.097</data>
            <data>2.657</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.449</data>
            <data>0.222 (49.4%)</data>
            <data>0.227 (50.6%)</data>
            <general_container>
                <data>Path #8: hold slack is 1.863(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.546" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>127.294</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.803</data>
                            <data>129.097</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>129.319</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.227</data>
                            <data>129.546</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="135">u_CORES/id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.683" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.657</data>
                            <data>127.657</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.657</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.707</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.024</data>
                            <data>127.683</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.963</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.428</data>
            <data>4.097</data>
            <data>2.669</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.561</data>
            <data>0.224 (39.9%)</data>
            <data>0.337 (60.1%)</data>
            <general_container>
                <data>Path #9: hold slack is 1.963(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.658" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>127.294</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.803</data>
                            <data>129.097</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q1</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>129.321</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.337</data>
                            <data>129.658</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="135">u_CORES/id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.695" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.669</data>
                            <data>127.669</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.669</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.719</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.024</data>
                            <data>127.695</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.796</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>2.520</data>
            <data>2.234</data>
            <data>4.754</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.419</data>
            <data>0.222 (53.0%)</data>
            <data>0.197 (47.0%)</data>
            <general_container>
                <data>Path #10: hold slack is 22.796(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.653" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.234</data>
                            <data>27.234</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>27.456</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.197</data>
                            <data>27.653</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_118_136/CD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.857" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.131</data>
                            <data>4.754</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_136/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.754</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>4.804</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.053</data>
                            <data>4.857</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.936</data>
            <data>0</data>
            <data>10</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>2.513</data>
            <data>2.234</data>
            <data>4.747</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.485</data>
            <data>0.226 (46.6%)</data>
            <data>0.259 (53.4%)</data>
            <general_container>
                <data>Path #11: hold slack is 22.936(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.719" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.234</data>
                            <data>27.234</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.226</data>
                            <data>27.460</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.259</data>
                            <data>27.719</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.783" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.124</data>
                            <data>4.747</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.747</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>4.797</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.014</data>
                            <data>4.783</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.952</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>2.513</data>
            <data>2.234</data>
            <data>4.747</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.568</data>
            <data>0.224 (39.4%)</data>
            <data>0.344 (60.6%)</data>
            <general_container>
                <data>Path #12: hold slack is 22.952(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.802" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.234</data>
                            <data>27.234</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q2</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>27.458</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.344</data>
                            <data>27.802</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/AD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.850" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>2.124</data>
                            <data>4.747</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.747</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>4.797</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.053</data>
                            <data>4.850</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>15.471</data>
            <data>18</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.128</data>
            <data>4.504</data>
            <data>3.626</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>4.351</data>
            <data>2.935 (67.5%)</data>
            <data>1.416 (32.5%)</data>
            <general_container>
                <data>Path #1: recovery slack is 15.471(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 8.855" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.098</data>
                            <data>4.504</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>4.793</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>1.416</data>
                            <data>6.209</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_94_84/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.356</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.356</data>
                            <data> </data>
                            <data object_valid="true">ntR82</data>
                        </row>
                        <row>
                            <data>CLMA_94_88/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.503</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.503</data>
                            <data> </data>
                            <data object_valid="true">ntR81</data>
                        </row>
                        <row>
                            <data>CLMA_94_92/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.650</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.650</data>
                            <data> </data>
                            <data object_valid="true">ntR80</data>
                        </row>
                        <row>
                            <data>CLMA_94_96/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.797</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.797</data>
                            <data> </data>
                            <data object_valid="true">ntR79</data>
                        </row>
                        <row>
                            <data>CLMA_94_100/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.944</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.944</data>
                            <data> </data>
                            <data object_valid="true">ntR78</data>
                        </row>
                        <row>
                            <data>CLMA_94_104/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.091</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.091</data>
                            <data> </data>
                            <data object_valid="true">ntR77</data>
                        </row>
                        <row>
                            <data>CLMA_94_108/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.238</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.238</data>
                            <data> </data>
                            <data object_valid="true">ntR76</data>
                        </row>
                        <row>
                            <data>CLMA_94_112/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.385</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.385</data>
                            <data> </data>
                            <data object_valid="true">ntR75</data>
                        </row>
                        <row>
                            <data>CLMA_94_116/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.532</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.532</data>
                            <data> </data>
                            <data object_valid="true">ntR74</data>
                        </row>
                        <row>
                            <data>CLMA_94_120/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.679</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.679</data>
                            <data> </data>
                            <data object_valid="true">ntR73</data>
                        </row>
                        <row>
                            <data>CLMA_94_124/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.826</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.826</data>
                            <data> </data>
                            <data object_valid="true">ntR72</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.973</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.973</data>
                            <data> </data>
                            <data object_valid="true">ntR71</data>
                        </row>
                        <row>
                            <data>CLMA_94_132/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.120</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.120</data>
                            <data> </data>
                            <data object_valid="true">ntR70</data>
                        </row>
                        <row>
                            <data>CLMA_94_136/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.267</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>8.267</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMA_94_140/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.414</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.414</data>
                            <data> </data>
                            <data object_valid="true">ntR68</data>
                        </row>
                        <row>
                            <data>CLMA_94_144/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.561</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.561</data>
                            <data> </data>
                            <data object_valid="true">ntR67</data>
                        </row>
                        <row>
                            <data>CLMA_94_148/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.708</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.000</data>
                            <data>8.708</data>
                            <data> </data>
                            <data object_valid="true">ntR66</data>
                        </row>
                        <row>
                            <data>CLMA_94_152/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.855</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.855</data>
                            <data> </data>
                            <data object_valid="true">ntR65</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.326" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.743</data>
                            <data>23.626</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.376</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.326</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.326</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>15.471</data>
            <data>18</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.128</data>
            <data>4.504</data>
            <data>3.626</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>4.351</data>
            <data>2.935 (67.5%)</data>
            <data>1.416 (32.5%)</data>
            <general_container>
                <data>Path #2: recovery slack is 15.471(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 8.855" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.098</data>
                            <data>4.504</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>4.793</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>1.416</data>
                            <data>6.209</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_94_84/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.356</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.356</data>
                            <data> </data>
                            <data object_valid="true">ntR82</data>
                        </row>
                        <row>
                            <data>CLMA_94_88/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.503</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.503</data>
                            <data> </data>
                            <data object_valid="true">ntR81</data>
                        </row>
                        <row>
                            <data>CLMA_94_92/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.650</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.650</data>
                            <data> </data>
                            <data object_valid="true">ntR80</data>
                        </row>
                        <row>
                            <data>CLMA_94_96/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.797</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.797</data>
                            <data> </data>
                            <data object_valid="true">ntR79</data>
                        </row>
                        <row>
                            <data>CLMA_94_100/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.944</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.944</data>
                            <data> </data>
                            <data object_valid="true">ntR78</data>
                        </row>
                        <row>
                            <data>CLMA_94_104/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.091</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.091</data>
                            <data> </data>
                            <data object_valid="true">ntR77</data>
                        </row>
                        <row>
                            <data>CLMA_94_108/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.238</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.238</data>
                            <data> </data>
                            <data object_valid="true">ntR76</data>
                        </row>
                        <row>
                            <data>CLMA_94_112/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.385</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.385</data>
                            <data> </data>
                            <data object_valid="true">ntR75</data>
                        </row>
                        <row>
                            <data>CLMA_94_116/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.532</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.532</data>
                            <data> </data>
                            <data object_valid="true">ntR74</data>
                        </row>
                        <row>
                            <data>CLMA_94_120/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.679</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.679</data>
                            <data> </data>
                            <data object_valid="true">ntR73</data>
                        </row>
                        <row>
                            <data>CLMA_94_124/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.826</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.826</data>
                            <data> </data>
                            <data object_valid="true">ntR72</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.973</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.973</data>
                            <data> </data>
                            <data object_valid="true">ntR71</data>
                        </row>
                        <row>
                            <data>CLMA_94_132/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.120</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.120</data>
                            <data> </data>
                            <data object_valid="true">ntR70</data>
                        </row>
                        <row>
                            <data>CLMA_94_136/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.267</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>8.267</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMA_94_140/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.414</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.414</data>
                            <data> </data>
                            <data object_valid="true">ntR68</data>
                        </row>
                        <row>
                            <data>CLMA_94_144/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.561</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.561</data>
                            <data> </data>
                            <data object_valid="true">ntR67</data>
                        </row>
                        <row>
                            <data>CLMA_94_148/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.708</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.000</data>
                            <data>8.708</data>
                            <data> </data>
                            <data object_valid="true">ntR66</data>
                        </row>
                        <row>
                            <data>CLMA_94_152/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.855</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.855</data>
                            <data> </data>
                            <data object_valid="true">ntR65</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.326" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.743</data>
                            <data>23.626</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.376</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.326</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.326</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>15.471</data>
            <data>18</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.128</data>
            <data>4.504</data>
            <data>3.626</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>4.351</data>
            <data>2.935 (67.5%)</data>
            <data>1.416 (32.5%)</data>
            <general_container>
                <data>Path #3: recovery slack is 15.471(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 8.855" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.098</data>
                            <data>4.504</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>4.793</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>1.416</data>
                            <data>6.209</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_94_84/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.356</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.356</data>
                            <data> </data>
                            <data object_valid="true">ntR82</data>
                        </row>
                        <row>
                            <data>CLMA_94_88/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.503</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.503</data>
                            <data> </data>
                            <data object_valid="true">ntR81</data>
                        </row>
                        <row>
                            <data>CLMA_94_92/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.650</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.650</data>
                            <data> </data>
                            <data object_valid="true">ntR80</data>
                        </row>
                        <row>
                            <data>CLMA_94_96/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.797</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.797</data>
                            <data> </data>
                            <data object_valid="true">ntR79</data>
                        </row>
                        <row>
                            <data>CLMA_94_100/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.944</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.944</data>
                            <data> </data>
                            <data object_valid="true">ntR78</data>
                        </row>
                        <row>
                            <data>CLMA_94_104/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.091</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.091</data>
                            <data> </data>
                            <data object_valid="true">ntR77</data>
                        </row>
                        <row>
                            <data>CLMA_94_108/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.238</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.238</data>
                            <data> </data>
                            <data object_valid="true">ntR76</data>
                        </row>
                        <row>
                            <data>CLMA_94_112/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.385</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.385</data>
                            <data> </data>
                            <data object_valid="true">ntR75</data>
                        </row>
                        <row>
                            <data>CLMA_94_116/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.532</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.532</data>
                            <data> </data>
                            <data object_valid="true">ntR74</data>
                        </row>
                        <row>
                            <data>CLMA_94_120/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.679</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.679</data>
                            <data> </data>
                            <data object_valid="true">ntR73</data>
                        </row>
                        <row>
                            <data>CLMA_94_124/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.826</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.826</data>
                            <data> </data>
                            <data object_valid="true">ntR72</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.973</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.973</data>
                            <data> </data>
                            <data object_valid="true">ntR71</data>
                        </row>
                        <row>
                            <data>CLMA_94_132/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.120</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.120</data>
                            <data> </data>
                            <data object_valid="true">ntR70</data>
                        </row>
                        <row>
                            <data>CLMA_94_136/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.267</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>8.267</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMA_94_140/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.414</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.414</data>
                            <data> </data>
                            <data object_valid="true">ntR68</data>
                        </row>
                        <row>
                            <data>CLMA_94_144/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.561</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.561</data>
                            <data> </data>
                            <data object_valid="true">ntR67</data>
                        </row>
                        <row>
                            <data>CLMA_94_148/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.708</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.000</data>
                            <data>8.708</data>
                            <data> </data>
                            <data object_valid="true">ntR66</data>
                        </row>
                        <row>
                            <data>CLMA_94_152/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>8.855</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>8.855</data>
                            <data> </data>
                            <data object_valid="true">ntR65</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.326" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.743</data>
                            <data>23.626</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.376</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.326</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.326</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.439</data>
            <data>1</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.354</data>
            <data>3.642</data>
            <data>4.519</data>
            <data>-0.523</data>
            <data>0.000</data>
            <data>0.793</data>
            <data>0.327 (41.2%)</data>
            <data>0.466 (58.8%)</data>
            <general_container>
                <data>Path #1: removal slack is 0.439(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.435" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.759</data>
                            <data>3.642</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>3.864</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.466</data>
                            <data>4.330</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_70_121/RSCO</data>
                            <data>td</data>
                            <data>0.105</data>
                            <data>4.435</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.435</data>
                            <data> </data>
                            <data object_valid="true">ntR120</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.996" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.113</data>
                            <data>4.519</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.523</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.439</data>
            <data>1</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.354</data>
            <data>3.642</data>
            <data>4.519</data>
            <data>-0.523</data>
            <data>0.000</data>
            <data>0.793</data>
            <data>0.327 (41.2%)</data>
            <data>0.466 (58.8%)</data>
            <general_container>
                <data>Path #2: removal slack is 0.439(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.435" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.759</data>
                            <data>3.642</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>3.864</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.466</data>
                            <data>4.330</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_70_121/RSCO</data>
                            <data>td</data>
                            <data>0.105</data>
                            <data>4.435</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.435</data>
                            <data> </data>
                            <data object_valid="true">ntR120</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.996" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.113</data>
                            <data>4.519</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.523</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.439</data>
            <data>1</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.354</data>
            <data>3.642</data>
            <data>4.519</data>
            <data>-0.523</data>
            <data>0.000</data>
            <data>0.793</data>
            <data>0.327 (41.2%)</data>
            <data>0.466 (58.8%)</data>
            <general_container>
                <data>Path #3: removal slack is 0.439(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.435" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.759</data>
                            <data>3.642</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>3.864</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.466</data>
                            <data>4.330</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_70_121/RSCO</data>
                            <data>td</data>
                            <data>0.105</data>
                            <data>4.435</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.435</data>
                            <data> </data>
                            <data object_valid="true">ntR120</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.996" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>2.113</data>
                            <data>4.519</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.523</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.996</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_168/CLKA[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_106_168/CLKA[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_108/CLKA[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_106_168/CLKB[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_168/CLKB[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_108/CLKB[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_114_133/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>High Pulse Width</data>
            <data>CLMS_114_133/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_114_133/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
        </row>
    </table>
    <table id="report_timing_fast_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>13.457</data>
            <data>0.000</data>
            <data>0</data>
            <data>2239</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>22.564</data>
            <data>0.000</data>
            <data>0</data>
            <data>111</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>24.074</data>
            <data>0.000</data>
            <data>0</data>
            <data>1177</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>47.564</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_fast_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>0.251</data>
            <data>0.000</data>
            <data>0</data>
            <data>2239</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>0.251</data>
            <data>0.000</data>
            <data>0</data>
            <data>1177</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>1.235</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>24.005</data>
            <data>0.000</data>
            <data>0</data>
            <data>111</data>
        </row>
    </table>
    <table id="report_timing_fast_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>16.775</data>
            <data>0.000</data>
            <data>0</data>
            <data>926</data>
        </row>
    </table>
    <table id="report_timing_fast_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>0.445</data>
            <data>0.000</data>
            <data>0</data>
            <data>926</data>
        </row>
    </table>
    <table id="report_timing_fast_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>9.282</data>
            <data>0.000</data>
            <data>0</data>
            <data>1310</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>24.282</data>
            <data>0.000</data>
            <data>0</data>
            <data>377</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>49.504</data>
            <data>0.000</data>
            <data>0</data>
            <data>11</data>
        </row>
    </table>
    <table id="report_clock_network_fast" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 1310 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O (0.778, 1.012, 0.828, 1.100)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/IN (0.778, 1.012, 0.828, 1.100)</data>
                                <row>
                                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK (0.816, 1.070, 0.866, 1.157)</data>
                                    <row>
                                        <data object_valid="true">_N4 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLK (1.286, 1.580, 1.334, 1.671)</data>
                                            <row>
                                                <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT (1.286, 1.580, 1.334, 1.671)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK (2.237, 2.650, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK (2.322, 2.737, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][28]/opit_0/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][29]/opit_0/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][30]/opit_0/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][31]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][32]/opit_0/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][33]/opit_0/CLK (2.304, 2.718, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][34]/opit_0/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][35]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][36]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][37]/opit_0/CLK (2.322, 2.737, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][38]/opit_0/CLK (2.274, 2.687, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][40]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0/CLK (2.287, 2.700, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][42]/opit_0/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][43]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][44]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][48]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][49]/opit_0/CLK (2.263, 2.676, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][50]/opit_0/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][51]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][52]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][53]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][54]/opit_0/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][55]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][56]/opit_0/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][57]/opit_0/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][58]/opit_0/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][59]/opit_0/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][60]/opit_0/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][61]/opit_0/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][62]/opit_0/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][63]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][64]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][65]/opit_0/CLK (2.243, 2.656, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][66]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][67]/opit_0/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][68]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][69]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][70]/opit_0/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][71]/opit_0/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][72]/opit_0/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][73]/opit_0/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][74]/opit_0/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/CLK (2.314, 2.728, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][76]/opit_0/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][77]/opit_0/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][78]/opit_0/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][79]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][80]/opit_0/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][81]/opit_0/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][82]/opit_0/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][83]/opit_0/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][84]/opit_0/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][85]/opit_0/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][86]/opit_0/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][87]/opit_0/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][88]/opit_0/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][89]/opit_0/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][90]/opit_0/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][91]/opit_0/CLK (2.258, 2.671, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][92]/opit_0/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][93]/opit_0/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK (2.308, 2.722, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK (2.304, 2.718, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK (2.304, 2.718, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv/CLK (2.290, 2.704, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][29]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][30]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/CLK (2.286, 2.699, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][34]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][35]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv/CLK (2.321, 2.736, 2.366, 2.828)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv_L5Q_perm/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][38]/opit_0_inv/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][39]/opit_0_inv/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv/CLK (2.317, 2.731, 2.366, 2.828)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][41]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][42]/opit_0_inv/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][43]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][45]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][46]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][47]/opit_0_inv/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][48]/opit_0_inv/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][49]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][50]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][51]/opit_0_inv/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][52]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][53]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][54]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][55]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][56]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][57]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][58]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][59]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][60]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][61]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/CLK (2.273, 2.686, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][63]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][64]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][65]/opit_0_inv/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/CLK (2.246, 2.659, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][67]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][68]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][69]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][70]/opit_0_inv/CLK (2.264, 2.677, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][71]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][72]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][74]/opit_0_inv/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][75]/opit_0_inv/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][76]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][77]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][78]/opit_0_inv/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][79]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][80]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][81]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][82]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][83]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][84]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][85]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][86]/opit_0_inv/CLK (2.273, 2.686, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][87]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][88]/opit_0_inv/CLK (2.264, 2.677, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][89]/opit_0_inv/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][90]/opit_0_inv/CLK (2.252, 2.665, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][91]/opit_0_inv/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][92]/opit_0_inv/CLK (2.265, 2.678, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[0][93]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK (2.304, 2.718, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv/CLK (2.288, 2.702, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK (2.265, 2.678, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/CLK (2.290, 2.704, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][24]/opit_0_inv/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][27]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][29]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/CLK (2.294, 2.708, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][31]/opit_0_inv/CLK (2.330, 2.744, 2.375, 2.837)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/CLK (2.317, 2.731, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][34]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][35]/opit_0_inv/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][36]/opit_0_inv/CLK (2.326, 2.740, 2.370, 2.832)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][38]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][40]/opit_0_inv/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][41]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][42]/opit_0_inv/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][43]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][45]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][47]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][51]/opit_0_inv/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][53]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][54]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][55]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][56]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][57]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][58]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][59]/opit_0_inv/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][60]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][61]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/CLK (2.273, 2.686, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][63]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][64]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/CLK (2.246, 2.659, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][67]/opit_0_inv/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][68]/opit_0_inv/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][69]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][70]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][71]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][72]/opit_0_inv/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][73]/opit_0_inv/CLK (2.286, 2.699, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/CLK (2.294, 2.708, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][76]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][77]/opit_0_inv/CLK (2.286, 2.699, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][78]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][79]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][80]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][81]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][82]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][83]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][84]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][85]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][86]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][87]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][88]/opit_0_inv/CLK (2.264, 2.677, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][89]/opit_0_inv/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][90]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][91]/opit_0_inv/CLK (2.264, 2.677, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][92]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][93]/opit_0_inv/CLK (2.273, 2.686, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK (2.232, 2.644, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK (2.302, 2.716, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][30]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][32]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][34]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][35]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][36]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][37]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][39]/opit_0_inv_L5Q_perm/CLK (2.320, 2.735, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][40]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][42]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][43]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][44]/opit_0_inv_L5Q/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/CLK (2.253, 2.666, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][48]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][49]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][52]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][54]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][55]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][56]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][57]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][58]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][59]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][60]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][61]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][62]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][63]/opit_0_inv_L5Q_perm/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][64]/opit_0_inv_L5Q_perm/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][65]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][68]/opit_0_inv_L5Q_perm/CLK (2.240, 2.653, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][69]/opit_0_inv_L5Q_perm/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][70]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][71]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][72]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][73]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][74]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][75]/opit_0_inv_L5Q_perm/CLK (2.302, 2.716, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][76]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][77]/opit_0_inv_L5Q_perm/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][78]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][79]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][80]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][81]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][82]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][83]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][84]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][85]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][86]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][87]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][89]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][90]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][91]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][92]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][93]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK (2.232, 2.644, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/CLK (2.302, 2.716, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][28]/opit_0_inv_L5Q_perm/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L5Q_perm/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][30]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][31]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][32]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][33]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][35]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][36]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][37]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm/CLK (2.320, 2.735, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][40]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][42]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][43]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][44]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][45]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][48]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][50]/opit_0_inv_L5Q/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][54]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][55]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][56]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][57]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][58]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][59]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][60]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][61]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][62]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][63]/opit_0_inv_L5Q_perm/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][65]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][66]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L5Q_perm/CLK (2.240, 2.653, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][69]/opit_0_inv_L5Q_perm/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][70]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][71]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][72]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][73]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][74]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][75]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][76]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][77]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][78]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][79]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][80]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][81]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][83]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][84]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][85]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][86]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][87]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][88]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][89]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][90]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][91]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][92]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][93]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK (2.232, 2.644, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L5Q_perm/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][30]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][32]/opit_0_inv_L5Q_perm/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][35]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][36]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][37]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][38]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][39]/opit_0_inv_L5Q_perm/CLK (2.320, 2.735, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][40]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][43]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][44]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][45]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][46]/opit_0_inv_L5Q_perm/CLK (2.253, 2.666, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][47]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][48]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][54]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][56]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][57]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][58]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][59]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][60]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][61]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][62]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][64]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][65]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][66]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][67]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][68]/opit_0_inv_L5Q_perm/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][69]/opit_0_inv_L5Q_perm/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][70]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][71]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][72]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][73]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][74]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][76]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][77]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][78]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][79]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][80]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][81]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][83]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][84]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][85]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][86]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][87]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][88]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][89]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][90]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][91]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][92]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][93]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK (2.232, 2.644, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/CLK (2.302, 2.716, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][28]/opit_0_inv_L5Q_perm/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][30]/opit_0_inv_L5Q/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][31]/opit_0_inv_L5Q_perm/CLK (2.317, 2.731, 2.366, 2.828)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][33]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][34]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][35]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][36]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][37]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][38]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][39]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][44]/opit_0_inv_L5Q_perm/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][45]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][46]/opit_0_inv_L5Q_perm/CLK (2.253, 2.666, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][47]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][48]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][49]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][51]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][52]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][54]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][55]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][56]/opit_0_inv_L5Q_perm/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][57]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][58]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][59]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][60]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][62]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][63]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][64]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][65]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][66]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][67]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][68]/opit_0_inv_L5Q_perm/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][69]/opit_0_inv_L5Q_perm/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][70]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][71]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][73]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][74]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][76]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][77]/opit_0_inv_L5Q_perm/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][78]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][79]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][80]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][81]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][83]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][84]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][85]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][86]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][87]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][88]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][89]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][90]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][91]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][92]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][93]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK (2.258, 2.671, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/CLK (2.227, 2.640, 2.286, 2.746)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L5Q_perm/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][30]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][34]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][35]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][36]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][37]/opit_0_inv_L5Q_perm/CLK (2.313, 2.727, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][38]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/CLK (2.316, 2.730, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L5Q_perm/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][42]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][44]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][45]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][46]/opit_0_inv_L5Q_perm/CLK (2.253, 2.666, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][47]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][49]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][54]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][57]/opit_0_inv_L5Q_perm/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][58]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][60]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][61]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][62]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][63]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][67]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][69]/opit_0_inv_L5Q_perm/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][70]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][71]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][72]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][73]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][74]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][75]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][76]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][77]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][78]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][79]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][80]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][82]/opit_0_inv_L5Q_perm/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][83]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][84]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][87]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][88]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][89]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][90]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][91]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][92]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][93]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4069">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5089">u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK (2.302, 2.716, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/ram_wren/opit_0_inv_MUX4TO1Q/CLK (2.302, 2.716, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK (2.282, 2.696, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/CLK (2.302, 2.716, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/rstn_i_d1/opit_0/CLK (2.282, 2.696, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5076">u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK (2.299, 2.713, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5076">u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK (2.299, 2.713, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5076">u_CORES/u_debug_core_0/start_d3/opit_0_inv/CLK (2.300, 2.714, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q/CLK (2.310, 2.725, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/CLK (2.315, 2.729, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK (2.315, 2.729, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/CLK (2.315, 2.729, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/CLK (2.315, 2.729, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5920">u_CORES/u_debug_core_0/status[10]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[3]/opit_0/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK (2.249, 2.662, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK (2.314, 2.728, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[18]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK (2.302, 2.716, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[28]/opit_0/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[29]/opit_0/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[30]/opit_0/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[31]/opit_0/CLK (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[32]/opit_0/CLK (2.322, 2.737, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[33]/opit_0/CLK (2.290, 2.704, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[35]/opit_0/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[36]/opit_0/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[37]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/CLK (2.274, 2.687, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[39]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[40]/opit_0/CLK (2.314, 2.728, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[41]/opit_0/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[42]/opit_0/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[43]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[44]/opit_0/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[45]/opit_0/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[46]/opit_0/CLK (2.253, 2.666, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[47]/opit_0/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[48]/opit_0/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[49]/opit_0/CLK (2.263, 2.676, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[50]/opit_0/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[51]/opit_0/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[52]/opit_0/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[53]/opit_0/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[54]/opit_0/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[55]/opit_0/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[56]/opit_0/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[57]/opit_0/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[58]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[59]/opit_0/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[60]/opit_0/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[61]/opit_0/CLK (2.270, 2.684, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[62]/opit_0/CLK (2.243, 2.656, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[63]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[64]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[65]/opit_0/CLK (2.243, 2.656, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[66]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[67]/opit_0/CLK (2.246, 2.659, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[68]/opit_0/CLK (2.237, 2.650, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[69]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[70]/opit_0/CLK (2.261, 2.674, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[71]/opit_0/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[72]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[73]/opit_0/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[75]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[76]/opit_0/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[77]/opit_0/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[78]/opit_0/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[79]/opit_0/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[80]/opit_0/CLK (2.280, 2.694, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[81]/opit_0/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[82]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[83]/opit_0/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[84]/opit_0/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[85]/opit_0/CLK (2.261, 2.674, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[86]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[87]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[88]/opit_0/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[89]/opit_0/CLK (2.260, 2.673, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[90]/opit_0/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[91]/opit_0/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[92]/opit_0/CLK (2.264, 2.677, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[93]/opit_0/CLK (2.261, 2.674, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK (2.253, 2.666, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[3]/opit_0/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[4]/opit_0/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[5]/opit_0/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK (2.249, 2.662, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[15]/opit_0/CLK (2.322, 2.737, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK (2.314, 2.728, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[17]/opit_0/CLK (2.314, 2.728, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[18]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[19]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/CLK (2.286, 2.699, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[25]/opit_0/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[27]/opit_0/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[28]/opit_0/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[29]/opit_0/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[30]/opit_0/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[31]/opit_0/CLK (2.322, 2.737, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[32]/opit_0/CLK (2.322, 2.737, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[33]/opit_0/CLK (2.290, 2.704, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[35]/opit_0/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[36]/opit_0/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[37]/opit_0/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/CLK (2.274, 2.687, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[39]/opit_0/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[40]/opit_0/CLK (2.322, 2.737, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[41]/opit_0/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[42]/opit_0/CLK (2.265, 2.678, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[43]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[44]/opit_0/CLK (2.263, 2.676, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[45]/opit_0/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/CLK (2.253, 2.666, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[47]/opit_0/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[48]/opit_0/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[49]/opit_0/CLK (2.263, 2.676, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[50]/opit_0/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[51]/opit_0/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[52]/opit_0/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[53]/opit_0/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[54]/opit_0/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[55]/opit_0/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[56]/opit_0/CLK (2.267, 2.681, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[57]/opit_0/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[58]/opit_0/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[59]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[60]/opit_0/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[61]/opit_0/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[62]/opit_0/CLK (2.243, 2.656, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[63]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[64]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[65]/opit_0/CLK (2.243, 2.656, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[66]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[67]/opit_0/CLK (2.246, 2.659, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[68]/opit_0/CLK (2.237, 2.650, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[69]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[70]/opit_0/CLK (2.261, 2.674, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[71]/opit_0/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[72]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[73]/opit_0/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[75]/opit_0/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[76]/opit_0/CLK (2.314, 2.728, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[77]/opit_0/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[78]/opit_0/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[79]/opit_0/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[80]/opit_0/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[81]/opit_0/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[82]/opit_0/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[83]/opit_0/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[84]/opit_0/CLK (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[85]/opit_0/CLK (2.261, 2.674, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[86]/opit_0/CLK (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[87]/opit_0/CLK (2.266, 2.680, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/CLK (2.255, 2.669, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[89]/opit_0/CLK (2.260, 2.673, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[90]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[91]/opit_0/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[92]/opit_0/CLK (2.275, 2.688, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[93]/opit_0/CLK (2.261, 2.674, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[28]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[29]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[30]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[31]/opit_0_inv_L5Q_perm/CLK (2.317, 2.731, 2.366, 2.828)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[33]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[34]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[36]/opit_0_inv_L5Q_perm/CLK (2.320, 2.735, 2.368, 2.830)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/CLK (2.317, 2.731, 2.366, 2.828)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[39]/opit_0_inv_L5Q_perm/CLK (2.304, 2.718, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[41]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[42]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[43]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[45]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[47]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[48]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[49]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[50]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[53]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[54]/opit_0_inv_L5Q_perm/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[55]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[56]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[57]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[59]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[62]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[63]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[65]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[66]/opit_0_inv_L5Q_perm/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[67]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[69]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[71]/opit_0_inv_L5Q_perm/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[72]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[73]/opit_0_inv_L5Q_perm/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[74]/opit_0_inv_L5Q_perm/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[75]/opit_0_inv_L5Q/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/CLK (2.301, 2.715, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[77]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[78]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[79]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[81]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[83]/opit_0_inv_L5Q_perm/CLK (2.283, 2.697, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[84]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[85]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[86]/opit_0_inv_L5Q_perm/CLK (2.274, 2.687, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[87]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[89]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[90]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[92]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[93]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK (2.310, 2.725, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[4]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[5]/opit_0_inv_L5Q_perm/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK (2.303, 2.717, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/CLK (2.288, 2.702, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/CLK (2.295, 2.709, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv/CLK (2.297, 2.711, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/CLK (2.293, 2.707, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK (2.317, 2.731, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/CLK (2.317, 2.731, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/CLK (2.317, 2.731, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[34]/opit_0_inv/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[36]/opit_0_inv/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[37]/opit_0_inv/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/CLK (2.317, 2.731, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[39]/opit_0_inv/CLK (2.318, 2.732, 2.364, 2.826)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv/CLK (2.327, 2.741, 2.372, 2.834)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[41]/opit_0_inv/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/CLK (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[43]/opit_0_inv/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[44]/opit_0_inv/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[46]/opit_0_inv/CLK (2.272, 2.685, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[47]/opit_0_inv/CLK (2.308, 2.722, 2.357, 2.819)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[48]/opit_0_inv/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[49]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/CLK (2.289, 2.703, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv/CLK (2.288, 2.702, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[53]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[56]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[57]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[59]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[60]/opit_0_inv/CLK (2.279, 2.693, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[62]/opit_0_inv/CLK (2.273, 2.686, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[63]/opit_0_inv/CLK (2.276, 2.689, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[64]/opit_0_inv/CLK (2.254, 2.667, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/CLK (2.249, 2.662, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[66]/opit_0_inv/CLK (2.246, 2.659, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[67]/opit_0_inv/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[68]/opit_0_inv/CLK (2.247, 2.660, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[69]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/CLK (2.252, 2.665, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[72]/opit_0_inv/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[73]/opit_0_inv/CLK (2.286, 2.699, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/CLK (2.294, 2.708, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[75]/opit_0_inv/CLK (2.297, 2.711, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[76]/opit_0_inv/CLK (2.294, 2.708, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[77]/opit_0_inv/CLK (2.286, 2.699, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[78]/opit_0_inv/CLK (2.285, 2.698, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/CLK (2.280, 2.694, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[81]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[82]/opit_0_inv/CLK (2.281, 2.695, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[83]/opit_0_inv/CLK (2.277, 2.691, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[85]/opit_0_inv/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[86]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[87]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[88]/opit_0_inv/CLK (2.267, 2.681, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[89]/opit_0_inv/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[90]/opit_0_inv/CLK (2.251, 2.664, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[91]/opit_0_inv/CLK (2.256, 2.670, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[92]/opit_0_inv/CLK (2.262, 2.675, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[93]/opit_0_inv/CLK (2.268, 2.682, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0] (2.259, 2.672, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0] (2.319, 2.733, 2.366, 2.828)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0] (2.290, 2.704, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/CLKA[0] (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKA[0] (2.302, 2.716, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/CLKA[0] (2.280, 2.694, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK (2.305, 2.719, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK (2.309, 2.724, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK (2.301, 2.715, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK (2.301, 2.715, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK (2.306, 2.720, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK (2.301, 2.715, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CLK (2.299, 2.713, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/CLK (2.302, 2.716, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/CLK (2.292, 2.706, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="986">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="980">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="853">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK (2.299, 2.713, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK (2.306, 2.720, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="967">u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK (2.302, 2.716, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CLK (2.302, 2.716, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CLK (2.293, 2.707, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="477">u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0/CLK (2.307, 2.721, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK (2.307, 2.721, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/CLK (2.307, 2.721, 2.351, 2.812)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L5Q_perm/CLK (2.312, 2.726, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0/CLK (2.308, 2.722, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0/CLK (2.308, 2.722, 2.353, 2.815)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK (2.317, 2.731, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/clk_cnt[4]/opit_0_inv_L5Q_perm/CLK (2.314, 2.728, 2.360, 2.821)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/i2c_dri.v" line_number="82">u_i2c_dri/dri_clk/opit_0_inv_L5Q_perm/CLK (2.317, 2.731, 2.362, 2.823)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="40">u_lcd_rgb_char/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="32">u_lcd_rgb_char/u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="40">u_lcd_rgb_char/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK (2.300, 2.714, 2.349, 2.810)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="34">u_lcd_rgb_char/u_rd_id/rd_flag/opit_0_inv/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                                <row>
                                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT (0.844, 1.108, 0.894, 1.197)</data>
                                    <row>
                                        <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk (net)</data>
                                        <row>
                                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/L1 (2.176, 2.579, 2.439, 2.884)</data>
                                            <row>
                                                <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z (2.353, 2.813, 2.617, 3.128)</data>
                                                <row>
                                                    <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk (net)</data>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/CLK (2.880, 3.424, 3.156, 3.741)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[1]/opit_0_inv/CLK (2.880, 3.424, 3.156, 3.741)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[4]/opit_0_inv/CLK (2.768, 3.296, 3.099, 3.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[5]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[6]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[7]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[8]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[9]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[10]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[11]/opit_0_inv/CLK (2.768, 3.296, 3.099, 3.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[13]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[14]/opit_0_inv/CLK (2.866, 3.411, 3.183, 3.765)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[15]/opit_0_inv/CLK (2.866, 3.411, 3.183, 3.765)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[17]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[18]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[19]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[20]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[21]/opit_0_inv/CLK (2.772, 3.301, 3.104, 3.676)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[22]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[23]/opit_0_inv/CLK (2.721, 3.240, 3.019, 3.579)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="224">u_lcd_rgb_char/u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK (2.585, 3.084, 2.861, 3.405)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.682, 3.195, 2.969, 3.526)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[2]/opit_0_inv_A2Q21/CLK (2.485, 2.967, 2.760, 3.291)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[4]/opit_0_inv_A2Q21/CLK (2.485, 2.967, 2.760, 3.291)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[6]/opit_0_inv_A2Q21/CLK (2.630, 3.139, 2.928, 3.481)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[8]/opit_0_inv_A2Q21/CLK (2.630, 3.139, 2.928, 3.481)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="235">u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/opit_0_inv_A2Q21/CLK (2.585, 3.084, 2.861, 3.405)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="216">u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK (2.722, 3.251, 3.038, 3.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[0]/opit_0_inv_L5Q_perm/CLK (2.688, 3.202, 2.990, 3.546)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[1]/opit_0_inv_A2Q1/CLK (2.653, 3.165, 2.953, 3.508)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[3]/opit_0_inv_A2Q21/CLK (2.653, 3.165, 2.953, 3.508)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[5]/opit_0_inv_A2Q21/CLK (2.781, 3.309, 3.059, 3.629)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[7]/opit_0_inv_A2Q21/CLK (2.781, 3.309, 3.059, 3.629)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[9]/opit_0_inv_A2Q21/CLK (2.722, 3.251, 3.038, 3.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="130">u_lcd_rgb_char/u_lcd_driver/pixel_xpos[10]/opit_0_inv_AQ_perm/CLK (2.722, 3.251, 3.038, 3.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK (2.964, 3.526, 3.334, 3.931)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[1]/opit_0_inv_L5Q_perm/CLK (2.964, 3.526, 3.334, 3.931)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK (2.863, 3.408, 3.207, 3.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[3]/opit_0_inv_L5Q_perm/CLK (2.863, 3.408, 3.207, 3.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q/CLK (2.797, 3.329, 3.098, 3.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[5]/opit_0_inv_L5Q_perm/CLK (2.797, 3.329, 3.098, 3.668)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK (2.668, 3.182, 2.981, 3.537)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK (2.597, 3.098, 2.897, 3.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK (2.597, 3.098, 2.897, 3.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.694, 3.211, 2.991, 3.549)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.687, 3.198, 2.973, 3.531)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[2]/opit_0_inv_L5Q_perm/CLK (2.687, 3.198, 2.973, 3.531)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[3]/opit_0_inv_L5Q_perm/CLK (2.687, 3.198, 2.973, 3.531)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[4]/opit_0_inv_L5Q_perm/CLK (2.687, 3.198, 2.973, 3.531)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[5]/opit_0_inv_L5Q_perm/CLK (2.682, 3.194, 2.967, 3.522)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[6]/opit_0_inv_L5Q_perm/CLK (2.682, 3.194, 2.967, 3.522)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[7]/opit_0_inv_L5Q_perm/CLK (2.682, 3.194, 2.967, 3.522)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[8]/opit_0_inv_L5Q_perm/CLK (2.682, 3.194, 2.967, 3.522)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[9]/opit_0_inv_L5Q_perm/CLK (2.666, 3.179, 2.979, 3.535)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="247">u_lcd_rgb_char/u_lcd_driver/v_cnt[10]/opit_0_inv_L5Q/CLK (2.666, 3.179, 2.979, 3.535)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_JCLK (20.00MHZ) (drive 377 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o (net)</data>
                    <row>
                        <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLK (1.345, 1.526, 1.556, 1.727)</data>
                        <row>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT (1.345, 1.526, 1.556, 1.727)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_1 (net)</data>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.334, 2.634, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (2.334, 2.634, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (2.328, 2.629, 2.545, 2.840)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.545, 2.840)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (2.318, 2.618, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.538, 2.833)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (2.329, 2.630, 2.547, 2.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.545, 2.840)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.545, 2.840)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK (2.329, 2.630, 2.547, 2.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK (2.329, 2.630, 2.547, 2.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK (2.329, 2.630, 2.547, 2.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK (2.329, 2.630, 2.547, 2.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK (2.329, 2.630, 2.547, 2.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.545, 2.840)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK (2.329, 2.630, 2.547, 2.842)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK (2.328, 2.629, 2.545, 2.840)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.575, 2.871)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.575, 2.871)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.575, 2.871)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.575, 2.871)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm/CLK (2.359, 2.660, 2.575, 2.871)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.538, 2.833)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.538, 2.833)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/CLK (2.318, 2.618, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm/CLK (2.318, 2.618, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/CLK (2.318, 2.618, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[71]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/CLK (2.309, 2.609, 2.528, 2.822)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/CLK (2.309, 2.609, 2.528, 2.822)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/CLK (2.311, 2.611, 2.528, 2.822)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm/CLK (2.311, 2.611, 2.528, 2.822)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm/CLK (2.311, 2.611, 2.528, 2.822)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/CLK (2.320, 2.620, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[82]/opit_0_inv_L5Q_perm/CLK (2.311, 2.611, 2.528, 2.822)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[83]/opit_0_inv_L5Q_perm/CLK (2.315, 2.616, 2.532, 2.827)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/CLK (2.315, 2.616, 2.532, 2.827)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK (2.315, 2.616, 2.532, 2.827)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm/CLK (2.320, 2.620, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm/CLK (2.320, 2.620, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/CLK (2.320, 2.620, 2.536, 2.831)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/CLK (2.312, 2.612, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm/CLK (2.334, 2.634, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[91]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.538, 2.833)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/CLK (2.334, 2.634, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/CLK (2.328, 2.629, 2.545, 2.840)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[102]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[104]/opit_0_inv_L5Q/CLK (2.341, 2.642, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[105]/opit_0_inv_L5Q_perm/CLK (2.341, 2.642, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[106]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[114]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[115]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm/CLK (2.341, 2.642, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/CLK (2.341, 2.642, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[127]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[128]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[129]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[133]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[134]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[138]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[144]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[149]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[150]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[151]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[152]/opit_0_inv_L5Q_perm/CLK (2.339, 2.640, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[153]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[154]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[156]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L5Q_perm/CLK (2.373, 2.674, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[160]/opit_0_inv_L5Q_perm/CLK (2.373, 2.674, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[161]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/CLK (2.371, 2.672, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK (2.371, 2.672, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/CLK (2.371, 2.672, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[165]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[166]/opit_0_inv_L5Q_perm/CLK (2.356, 2.657, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/CLK (2.373, 2.674, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.590, 2.886)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.590, 2.886)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[173]/opit_0_inv_L5Q_perm/CLK (2.371, 2.672, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[174]/opit_0_inv_L5Q_perm/CLK (2.371, 2.672, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[175]/opit_0_inv_L5Q/CLK (2.366, 2.667, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[176]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[177]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[178]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[179]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[180]/opit_0_inv_L5Q_perm/CLK (2.366, 2.667, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[181]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[182]/opit_0_inv_L5Q_perm/CLK (2.366, 2.667, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[183]/opit_0_inv_L5Q_perm/CLK (2.366, 2.667, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[184]/opit_0_inv_L5Q_perm/CLK (2.363, 2.664, 2.575, 2.871)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[185]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[186]/opit_0_inv_L5Q_perm/CLK (2.376, 2.677, 2.588, 2.884)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/CLK (2.376, 2.677, 2.588, 2.884)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[188]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.590, 2.886)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.590, 2.886)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/CLK (2.376, 2.677, 2.588, 2.884)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/CLK (2.373, 2.674, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[192]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[193]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[194]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[195]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[196]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[197]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[199]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[200]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[201]/opit_0_inv_L5Q_perm/CLK (2.356, 2.657, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[202]/opit_0_inv_L5Q_perm/CLK (2.356, 2.657, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/CLK (2.356, 2.657, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[205]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/CLK (2.364, 2.665, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[207]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[208]/opit_0_inv_L5Q_perm/CLK (2.365, 2.666, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[211]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/CLK (2.356, 2.657, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[214]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[215]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[216]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[219]/opit_0_inv_L5Q_perm/CLK (2.365, 2.666, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[220]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[221]/opit_0_inv_L5Q_perm/CLK (2.365, 2.666, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[222]/opit_0_inv_L5Q_perm/CLK (2.365, 2.666, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[223]/opit_0_inv_L5Q_perm/CLK (2.356, 2.657, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[224]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[225]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[226]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[227]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[228]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[229]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[230]/opit_0_inv_L5Q_perm/CLK (2.348, 2.649, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[233]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[234]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[235]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[236]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[237]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[238]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[239]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[240]/opit_0_inv_L5Q_perm/CLK (2.335, 2.635, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[241]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[242]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[243]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[244]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK (2.335, 2.635, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[248]/opit_0_inv_L5Q_perm/CLK (2.335, 2.635, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[249]/opit_0_inv_L5Q_perm/CLK (2.335, 2.635, 2.549, 2.844)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[251]/opit_0_inv_L5Q_perm/CLK (2.338, 2.639, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[252]/opit_0_inv_L5Q_perm/CLK (2.338, 2.639, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/CLK (2.338, 2.639, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[254]/opit_0_inv_L5Q_perm/CLK (2.342, 2.643, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[255]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[256]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[257]/opit_0_inv_L5Q_perm/CLK (2.358, 2.659, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[258]/opit_0_inv_L5Q_perm/CLK (2.362, 2.663, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[259]/opit_0_inv_L5Q/CLK (2.354, 2.655, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[260]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[261]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[262]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[263]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[264]/opit_0_inv_L5Q_perm/CLK (2.346, 2.646, 2.558, 2.853)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[265]/opit_0_inv_L5Q_perm/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[266]/opit_0_inv_L5Q_perm/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[267]/opit_0_inv_L5Q_perm/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[268]/opit_0_inv_L5Q_perm/CLK (2.358, 2.659, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[269]/opit_0_inv_L5Q_perm/CLK (2.362, 2.663, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[270]/opit_0_inv_L5Q_perm/CLK (2.362, 2.663, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[271]/opit_0_inv_L5Q_perm/CLK (2.362, 2.663, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[272]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[273]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[274]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[275]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.573, 2.868)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[278]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[279]/opit_0_inv_L5Q_perm/CLK (2.358, 2.659, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[280]/opit_0_inv_L5Q/CLK (2.358, 2.659, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[281]/opit_0_inv_L5Q_perm/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[282]/opit_0_inv/CLK (2.363, 2.664, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.341, 2.642, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/CLK (2.345, 2.645, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CLK (2.345, 2.645, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK (2.340, 2.641, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK (2.340, 2.641, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (2.340, 2.641, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0] (2.331, 2.631, 2.540, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0] (2.365, 2.666, 2.575, 2.871)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKB[0] (2.336, 2.637, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/CLKB[0] (2.344, 2.644, 2.553, 2.849)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKB[0] (2.374, 2.675, 2.584, 2.879)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/CLKB[0] (2.352, 2.653, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (2.352, 2.653, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (2.374, 2.675, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (2.361, 2.662, 2.571, 2.866)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (2.374, 2.675, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (2.374, 2.675, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/rd_id.v" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv/CLK (2.374, 2.675, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.340, 2.641, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.340, 2.641, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (2.340, 2.641, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (2.340, 2.641, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (2.361, 2.662, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.359, 2.660, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.359, 2.660, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK (2.359, 2.660, 2.566, 2.862)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (2.354, 2.655, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK (2.358, 2.659, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv_L5Q_perm/CLK (2.355, 2.656, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK (2.372, 2.673, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/CLK (2.372, 2.673, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK (2.372, 2.673, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK (2.375, 2.676, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK (2.375, 2.676, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK (2.375, 2.676, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="404">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK (2.358, 2.659, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="333">u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK (2.372, 2.673, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK (2.368, 2.670, 2.577, 2.873)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK (2.360, 2.661, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK (2.345, 2.645, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_A2Q21/CLK (2.353, 2.654, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK (2.353, 2.654, 2.564, 2.860)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_A2Q21/CLK (2.349, 2.650, 2.560, 2.855)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CLK (2.345, 2.645, 2.556, 2.851)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK (2.375, 2.676, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK (2.360, 2.661, 2.569, 2.864)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK (2.375, 2.676, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK (2.369, 2.671, 2.579, 2.875)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK (2.379, 2.681, 2.586, 2.882)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK (2.378, 2.679, 2.584, 2.879)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK (2.378, 2.679, 2.584, 2.879)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK (2.378, 2.679, 2.584, 2.879)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK (2.378, 2.679, 2.584, 2.879)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK (2.378, 2.679, 2.584, 2.879)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK (2.373, 2.674, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK (2.373, 2.674, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK (2.373, 2.674, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK (2.373, 2.674, 2.582, 2.877)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="354">u_CORES/u_jtag_hub/shift/opit_0/CLK (2.383, 2.685, 2.590, 2.886)</data>
                                </row>
                                <row>
                                    <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="354">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK (2.372, 2.673, 2.579, 2.875)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_CAPTURE (10.00MHZ) (drive 11 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o (net)</data>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK (1.453, 1.645, 1.779, 1.955)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK (1.453, 1.645, 1.779, 1.955)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK (1.453, 1.645, 1.779, 1.955)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK (1.453, 1.645, 1.779, 1.955)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK (1.453, 1.645, 1.779, 1.955)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK (1.460, 1.653, 1.786, 1.964)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK (1.460, 1.653, 1.786, 1.964)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK (1.460, 1.653, 1.786, 1.964)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK (1.460, 1.653, 1.786, 1.964)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK (1.460, 1.653, 1.786, 1.964)</data>
                    </row>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK (1.424, 1.613, 1.753, 1.929)</data>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_fast_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>13.457</data>
            <data>9</data>
            <data>336</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.345</data>
            <data>3.526</data>
            <data>2.721</data>
            <data>0.460</data>
            <data>20.000</data>
            <data>6.080</data>
            <data>2.046 (33.7%)</data>
            <data>4.034 (66.3%)</data>
            <general_container>
                <data>Path #1: setup slack is 13.457(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 9.606" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.471</data>
                            <data>2.579</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.813</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.713</data>
                            <data>3.526</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.747</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.258</data>
                            <data>4.005</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="43">u_lcd_rgb_char/pixel_ypos [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_100/Y2</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>4.167</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.265</data>
                            <data>4.432</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/pixel_ypos[0]_inv</data>
                        </row>
                        <row>
                            <data>CLMA_62_108/Y0</data>
                            <data>td</data>
                            <data>0.226</data>
                            <data>4.658</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=336)</data>
                            <data>0.324</data>
                            <data>4.982</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54 [3]</data>
                        </row>
                        <row>
                            <data>CLMS_50_105/Y2</data>
                            <data>td</data>
                            <data>0.227</data>
                            <data>5.209</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=31)</data>
                            <data>0.670</data>
                            <data>5.879</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N4678</data>
                        </row>
                        <row>
                            <data>CLMS_66_141/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>6.029</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.372</data>
                            <data>6.401</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2492</data>
                        </row>
                        <row>
                            <data>CLMA_70_140/Y1</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>6.552</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.487</data>
                            <data>7.039</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2558</data>
                        </row>
                        <row>
                            <data>CLMA_50_128/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>7.189</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.371</data>
                            <data>7.560</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2570</data>
                        </row>
                        <row>
                            <data>CLMA_50_132/Y6CD</data>
                            <data>td</data>
                            <data>0.214</data>
                            <data>7.774</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.273</data>
                            <data>8.047</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N5972</data>
                        </row>
                        <row>
                            <data>CLMA_50_124/Y6CD</data>
                            <data>td</data>
                            <data>0.347</data>
                            <data>8.394</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.473</data>
                            <data>8.867</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880 [0]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y6AB</data>
                            <data>td</data>
                            <data>0.198</data>
                            <data>9.065</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=23)</data>
                            <data>0.541</data>
                            <data>9.606</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4872 [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.063" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>20.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>22.176</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>22.353</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.368</data>
                            <data>22.721</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.460</data>
                            <data>23.181</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.131</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.068</data>
                            <data>23.063</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>13.457</data>
            <data>9</data>
            <data>336</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.345</data>
            <data>3.526</data>
            <data>2.721</data>
            <data>0.460</data>
            <data>20.000</data>
            <data>6.080</data>
            <data>2.046 (33.7%)</data>
            <data>4.034 (66.3%)</data>
            <general_container>
                <data>Path #2: setup slack is 13.457(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 9.606" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.471</data>
                            <data>2.579</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.813</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.713</data>
                            <data>3.526</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.747</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.258</data>
                            <data>4.005</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="43">u_lcd_rgb_char/pixel_ypos [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_100/Y2</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>4.167</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.265</data>
                            <data>4.432</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/pixel_ypos[0]_inv</data>
                        </row>
                        <row>
                            <data>CLMA_62_108/Y0</data>
                            <data>td</data>
                            <data>0.226</data>
                            <data>4.658</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=336)</data>
                            <data>0.324</data>
                            <data>4.982</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54 [3]</data>
                        </row>
                        <row>
                            <data>CLMS_50_105/Y2</data>
                            <data>td</data>
                            <data>0.227</data>
                            <data>5.209</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=31)</data>
                            <data>0.670</data>
                            <data>5.879</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N4678</data>
                        </row>
                        <row>
                            <data>CLMS_66_141/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>6.029</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.372</data>
                            <data>6.401</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2492</data>
                        </row>
                        <row>
                            <data>CLMA_70_140/Y1</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>6.552</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.487</data>
                            <data>7.039</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2558</data>
                        </row>
                        <row>
                            <data>CLMA_50_128/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>7.189</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.371</data>
                            <data>7.560</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2570</data>
                        </row>
                        <row>
                            <data>CLMA_50_132/Y6CD</data>
                            <data>td</data>
                            <data>0.214</data>
                            <data>7.774</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.273</data>
                            <data>8.047</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N5972</data>
                        </row>
                        <row>
                            <data>CLMA_50_124/Y6CD</data>
                            <data>td</data>
                            <data>0.347</data>
                            <data>8.394</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.473</data>
                            <data>8.867</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880 [0]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y6AB</data>
                            <data>td</data>
                            <data>0.198</data>
                            <data>9.065</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=23)</data>
                            <data>0.541</data>
                            <data>9.606</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4872 [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_141/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.063" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>20.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>22.176</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>22.353</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.368</data>
                            <data>22.721</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.460</data>
                            <data>23.181</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.131</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.068</data>
                            <data>23.063</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>13.557</data>
            <data>9</data>
            <data>336</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.345</data>
            <data>3.526</data>
            <data>2.721</data>
            <data>0.460</data>
            <data>20.000</data>
            <data>5.980</data>
            <data>2.046 (34.2%)</data>
            <data>3.934 (65.8%)</data>
            <general_container>
                <data>Path #3: setup slack is 13.557(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 9.506" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.471</data>
                            <data>2.579</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.813</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.713</data>
                            <data>3.526</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_104/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.747</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="140">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.258</data>
                            <data>4.005</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="43">u_lcd_rgb_char/pixel_ypos [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_100/Y2</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>4.167</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.265</data>
                            <data>4.432</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/pixel_ypos[0]_inv</data>
                        </row>
                        <row>
                            <data>CLMA_62_108/Y0</data>
                            <data>td</data>
                            <data>0.226</data>
                            <data>4.658</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=336)</data>
                            <data>0.324</data>
                            <data>4.982</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="81">u_lcd_rgb_char/u_lcd_display/N54 [3]</data>
                        </row>
                        <row>
                            <data>CLMS_50_105/Y2</data>
                            <data>td</data>
                            <data>0.227</data>
                            <data>5.209</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=31)</data>
                            <data>0.670</data>
                            <data>5.879</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N4678</data>
                        </row>
                        <row>
                            <data>CLMS_66_141/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>6.029</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.372</data>
                            <data>6.401</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2492</data>
                        </row>
                        <row>
                            <data>CLMA_70_140/Y1</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>6.552</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.487</data>
                            <data>7.039</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2558</data>
                        </row>
                        <row>
                            <data>CLMA_50_128/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>7.189</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.371</data>
                            <data>7.560</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N2570</data>
                        </row>
                        <row>
                            <data>CLMA_50_132/Y6CD</data>
                            <data>td</data>
                            <data>0.214</data>
                            <data>7.774</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.273</data>
                            <data>8.047</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/_N5972</data>
                        </row>
                        <row>
                            <data>CLMA_50_124/Y6CD</data>
                            <data>td</data>
                            <data>0.347</data>
                            <data>8.394</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.473</data>
                            <data>8.867</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4880 [0]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y6AB</data>
                            <data>td</data>
                            <data>0.198</data>
                            <data>9.065</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=23)</data>
                            <data>0.441</data>
                            <data>9.506</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_rgb_char/u_lcd_display/N4872 [0]</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.063" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>20.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>22.176</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMS_30_141/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>22.353</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=60)</data>
                            <data>0.368</data>
                            <data>22.721</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="28">nt_lcd_clk</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="71">u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.460</data>
                            <data>23.181</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.131</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.068</data>
                            <data>23.063</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.564</data>
            <data>5</data>
            <data>14</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.715</data>
            <data>1.645</data>
            <data>2.360</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.009</data>
            <data>1.417 (47.1%)</data>
            <data>1.592 (52.9%)</data>
            <general_container>
                <data>Path #4: setup slack is 22.564(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 29.654" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.645</data>
                            <data>26.645</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.220</data>
                            <data>26.865</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.372</data>
                            <data>27.237</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_114_145/Y0</data>
                            <data>td</data>
                            <data>0.378</data>
                            <data>27.615</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="552">u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.267</data>
                            <data>27.882</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N255</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y2</data>
                            <data>td</data>
                            <data>0.264</data>
                            <data>28.146</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>0.183</data>
                            <data>28.329</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N527</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y3</data>
                            <data>td</data>
                            <data>0.243</data>
                            <data>28.572</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.258</data>
                            <data>28.830</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N97</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y0</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>28.980</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.269</data>
                            <data>29.249</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N101</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y0</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>29.411</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[5]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.243</data>
                            <data>29.654</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N1124</data>
                        </row>
                        <row>
                            <data>CLMA_110_144/D4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.218" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.345</data>
                            <data>51.345</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.345</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.015</data>
                            <data>52.360</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_110_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.360</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.310</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.092</data>
                            <data>52.218</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.641</data>
            <data>5</data>
            <data>14</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.715</data>
            <data>1.645</data>
            <data>2.360</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.932</data>
            <data>1.417 (48.3%)</data>
            <data>1.515 (51.7%)</data>
            <general_container>
                <data>Path #5: setup slack is 22.641(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 29.577" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.645</data>
                            <data>26.645</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.220</data>
                            <data>26.865</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.372</data>
                            <data>27.237</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_114_145/Y0</data>
                            <data>td</data>
                            <data>0.378</data>
                            <data>27.615</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="552">u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.267</data>
                            <data>27.882</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N255</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y2</data>
                            <data>td</data>
                            <data>0.264</data>
                            <data>28.146</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>0.183</data>
                            <data>28.329</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N527</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y3</data>
                            <data>td</data>
                            <data>0.243</data>
                            <data>28.572</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.258</data>
                            <data>28.830</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N97</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y0</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>28.980</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.273</data>
                            <data>29.253</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N101</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y1</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>29.415</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[7]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.162</data>
                            <data>29.577</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N1126</data>
                        </row>
                        <row>
                            <data>CLMS_110_145/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.218" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.345</data>
                            <data>51.345</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.345</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.015</data>
                            <data>52.360</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_110_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.360</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.310</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.092</data>
                            <data>52.218</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.901</data>
            <data>4</data>
            <data>14</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.723</data>
            <data>1.645</data>
            <data>2.368</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.678</data>
            <data>1.267 (47.3%)</data>
            <data>1.411 (52.7%)</data>
            <general_container>
                <data>Path #6: setup slack is 22.901(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 29.323" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.645</data>
                            <data>26.645</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.220</data>
                            <data>26.865</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.372</data>
                            <data>27.237</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_114_145/Y0</data>
                            <data>td</data>
                            <data>0.378</data>
                            <data>27.615</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="552">u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.267</data>
                            <data>27.882</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N255</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y2</data>
                            <data>td</data>
                            <data>0.264</data>
                            <data>28.146</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>0.183</data>
                            <data>28.329</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N527</data>
                        </row>
                        <row>
                            <data>CLMA_114_144/Y3</data>
                            <data>td</data>
                            <data>0.243</data>
                            <data>28.572</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.258</data>
                            <data>28.830</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N97</data>
                        </row>
                        <row>
                            <data>CLMA_114_140/Y0</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>28.992</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.331</data>
                            <data>29.323</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N101</data>
                        </row>
                        <row>
                            <data>CLMA_110_136/C4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.224" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.345</data>
                            <data>51.345</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.345</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.023</data>
                            <data>52.368</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_110_136/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_rgb_char.v" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.368</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.318</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.094</data>
                            <data>52.224</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.074</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.115</data>
            <data>2.671</data>
            <data>2.586</data>
            <data>-0.030</data>
            <data>25.000</data>
            <data>0.612</data>
            <data>0.221 (36.1%)</data>
            <data>0.391 (63.9%)</data>
            <general_container>
                <data>Path #7: setup slack is 24.074(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.283" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.145</data>
                            <data>2.671</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.892</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.391</data>
                            <data>3.283</data>
                            <data> </data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/B1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.357" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.556</data>
                            <data>26.556</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.556</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.030</data>
                            <data>27.586</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.030</data>
                            <data>27.556</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.506</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.149</data>
                            <data>27.357</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.084</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.115</data>
            <data>2.671</data>
            <data>2.586</data>
            <data>-0.030</data>
            <data>25.000</data>
            <data>0.602</data>
            <data>0.221 (36.7%)</data>
            <data>0.381 (63.3%)</data>
            <general_container>
                <data>Path #8: setup slack is 24.084(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.273" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.145</data>
                            <data>2.671</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.892</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.381</data>
                            <data>3.273</data>
                            <data> </data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/B1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.357" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.556</data>
                            <data>26.556</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.556</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.030</data>
                            <data>27.586</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.030</data>
                            <data>27.556</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.506</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.149</data>
                            <data>27.357</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.096</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.115</data>
            <data>2.671</data>
            <data>2.586</data>
            <data>-0.030</data>
            <data>25.000</data>
            <data>0.612</data>
            <data>0.221 (36.1%)</data>
            <data>0.391 (63.9%)</data>
            <general_container>
                <data>Path #9: setup slack is 24.096(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.283" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.145</data>
                            <data>2.671</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_130_132/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.892</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.391</data>
                            <data>3.283</data>
                            <data> </data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/D0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.379" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.556</data>
                            <data>26.556</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.556</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.030</data>
                            <data>27.586</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.030</data>
                            <data>27.556</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.506</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.127</data>
                            <data>27.379</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.564</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.429</data>
            <data>2.882</data>
            <data>1.453</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.481</data>
            <data>0.220 (45.7%)</data>
            <data>0.261 (54.3%)</data>
            <general_container>
                <data>Path #10: setup slack is 47.564(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 78.363" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.727</data>
                            <data>76.727</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.727</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.155</data>
                            <data>77.882</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q3</data>
                            <data>tco</data>
                            <data>0.220</data>
                            <data>78.102</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.261</data>
                            <data>78.363</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 125.927" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.453</data>
                            <data>126.453</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.453</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.403</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.476</data>
                            <data>125.927</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.564</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.429</data>
            <data>2.882</data>
            <data>1.453</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.481</data>
            <data>0.220 (45.7%)</data>
            <data>0.261 (54.3%)</data>
            <general_container>
                <data>Path #11: setup slack is 47.564(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 78.363" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.727</data>
                            <data>76.727</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.727</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.155</data>
                            <data>77.882</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q3</data>
                            <data>tco</data>
                            <data>0.220</data>
                            <data>78.102</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.261</data>
                            <data>78.363</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 125.927" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.453</data>
                            <data>126.453</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.453</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.403</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.476</data>
                            <data>125.927</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.564</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.429</data>
            <data>2.882</data>
            <data>1.453</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.481</data>
            <data>0.220 (45.7%)</data>
            <data>0.261 (54.3%)</data>
            <general_container>
                <data>Path #12: setup slack is 47.564(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 78.363" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.727</data>
                            <data>76.727</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.727</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.155</data>
                            <data>77.882</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q3</data>
                            <data>tco</data>
                            <data>0.220</data>
                            <data>78.102</data>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.261</data>
                            <data>78.363</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 125.927" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.453</data>
                            <data>126.453</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.453</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.403</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.476</data>
                            <data>125.927</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.251</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.016</data>
            <data>2.277</data>
            <data>2.691</data>
            <data>-0.398</data>
            <data>0.000</data>
            <data>0.238</data>
            <data>0.180 (75.6%)</data>
            <data>0.058 (24.4%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.251(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.515" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.991</data>
                            <data>2.277</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_102_161/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_102_161/Q2</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>2.457</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.058</data>
                            <data>2.515</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3835">u_CORES/u_debug_core_0/trig0_d2 [11]</data>
                        </row>
                        <row>
                            <data>CLMA_102_160/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.264" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.111</data>
                            <data>2.691</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_102_160/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.398</data>
                            <data>2.293</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.293</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.029</data>
                            <data>2.264</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.251</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.015</data>
            <data>2.253</data>
            <data>2.666</data>
            <data>-0.398</data>
            <data>0.000</data>
            <data>0.238</data>
            <data>0.180 (75.6%)</data>
            <data>0.058 (24.4%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.251(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.491" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.967</data>
                            <data>2.253</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_62_93/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_93/Q1</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>2.433</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.058</data>
                            <data>2.491</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3835">u_CORES/u_debug_core_0/trig0_d2 [46]</data>
                        </row>
                        <row>
                            <data>CLMA_62_92/C4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.240" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.086</data>
                            <data>2.666</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_62_92/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.398</data>
                            <data>2.268</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.268</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.028</data>
                            <data>2.240</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.251</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.016</data>
            <data>2.255</data>
            <data>2.669</data>
            <data>-0.398</data>
            <data>0.000</data>
            <data>0.238</data>
            <data>0.180 (75.6%)</data>
            <data>0.058 (24.4%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.251(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.493" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.969</data>
                            <data>2.255</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_70_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_70_156/Q2</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>2.435</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.058</data>
                            <data>2.493</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3835">u_CORES/u_debug_core_0/trig0_d2 [88]</data>
                        </row>
                        <row>
                            <data>CLMS_70_157/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.242" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.089</data>
                            <data>2.669</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_70_157/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.398</data>
                            <data>2.271</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.271</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.029</data>
                            <data>2.242</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.251</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.016</data>
            <data>2.339</data>
            <data>2.640</data>
            <data>-0.285</data>
            <data>0.000</data>
            <data>0.238</data>
            <data>0.179 (75.2%)</data>
            <data>0.059 (24.8%)</data>
            <general_container>
                <data>Path #4: hold slack is 0.251(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.577" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.345</data>
                            <data>1.345</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.345</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>0.994</data>
                            <data>2.339</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_90_97/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_90_97/Q0</data>
                            <data>tco</data>
                            <data>0.179</data>
                            <data>2.518</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.059</data>
                            <data>2.577</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="548">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147]</data>
                        </row>
                        <row>
                            <data>CLMA_90_96/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.326" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.114</data>
                            <data>2.640</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_90_96/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.285</data>
                            <data>2.355</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.355</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.029</data>
                            <data>2.326</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.252</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.016</data>
            <data>2.340</data>
            <data>2.641</data>
            <data>-0.285</data>
            <data>0.000</data>
            <data>0.239</data>
            <data>0.180 (75.3%)</data>
            <data>0.059 (24.7%)</data>
            <general_container>
                <data>Path #5: hold slack is 0.252(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.579" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.345</data>
                            <data>1.345</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.345</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>0.995</data>
                            <data>2.340</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_102_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_102_156/Q2</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>2.520</data>
                            <data>f</data>
                            <data file_id="../../rtl/pcf8563_ctrl.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Q0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.059</data>
                            <data>2.579</data>
                            <data> </data>
                            <data file_id="../../rtl/pcf8563_ctrl.v" line_number="105">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7]</data>
                        </row>
                        <row>
                            <data>CLMA_102_157/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.327" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.115</data>
                            <data>2.641</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_102_157/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/pcf8563_ctrl.v" line_number="122">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.285</data>
                            <data>2.356</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.356</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.029</data>
                            <data>2.327</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.253</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.015</data>
            <data>2.352</data>
            <data>2.653</data>
            <data>-0.286</data>
            <data>0.000</data>
            <data>0.239</data>
            <data>0.180 (75.3%)</data>
            <data>0.059 (24.7%)</data>
            <general_container>
                <data>Path #6: hold slack is 0.253(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.591" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.345</data>
                            <data>1.345</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.345</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.007</data>
                            <data>2.352</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_90_108/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_90_108/Q2</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>2.532</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.059</data>
                            <data>2.591</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="548">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126]</data>
                        </row>
                        <row>
                            <data>CLMA_90_109/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.338" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.127</data>
                            <data>2.653</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_90_109/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.286</data>
                            <data>2.367</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.367</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.029</data>
                            <data>2.338</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.235</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.933</data>
            <data>2.586</data>
            <data>1.653</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.341</data>
            <data>0.200 (58.7%)</data>
            <data>0.141 (41.3%)</data>
            <general_container>
                <data>Path #7: hold slack is 1.235(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 127.927" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.556</data>
                            <data>126.556</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.556</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.030</data>
                            <data>127.586</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/Q0</data>
                            <data>tco</data>
                            <data>0.200</data>
                            <data>127.786</data>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.141</data>
                            <data>127.927</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="135">u_CORES/id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.692" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.653</data>
                            <data>126.653</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.653</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>126.703</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.011</data>
                            <data>126.692</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.243</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.941</data>
            <data>2.586</data>
            <data>1.645</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.341</data>
            <data>0.200 (58.7%)</data>
            <data>0.141 (41.3%)</data>
            <general_container>
                <data>Path #8: hold slack is 1.243(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 127.927" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.556</data>
                            <data>126.556</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.556</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.030</data>
                            <data>127.586</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_132/Q0</data>
                            <data>tco</data>
                            <data>0.200</data>
                            <data>127.786</data>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.141</data>
                            <data>127.927</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="135">u_CORES/id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.684" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.645</data>
                            <data>126.645</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.645</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>126.695</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.011</data>
                            <data>126.684</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.305</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.933</data>
            <data>2.586</data>
            <data>1.653</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.411</data>
            <data>0.201 (48.9%)</data>
            <data>0.210 (51.1%)</data>
            <general_container>
                <data>Path #9: hold slack is 1.305(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 127.997" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.556</data>
                            <data>126.556</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.556</data>
                            <data>f</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.030</data>
                            <data>127.586</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_133/Q1</data>
                            <data>tco</data>
                            <data>0.201</data>
                            <data>127.787</data>
                            <data>r</data>
                            <data file_id="../../../../../../pds_2022.2-sp4.2-ads-win64/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.210</data>
                            <data>127.997</data>
                            <data> </data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="135">u_CORES/id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.692" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.653</data>
                            <data>126.653</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_114_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.653</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>126.703</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.011</data>
                            <data>126.692</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.005</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.223</data>
            <data>1.453</data>
            <data>2.676</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.318</data>
            <data>0.179 (56.3%)</data>
            <data>0.139 (43.7%)</data>
            <general_container>
                <data>Path #10: hold slack is 24.005(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 26.771" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.453</data>
                            <data>26.453</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q0</data>
                            <data>tco</data>
                            <data>0.179</data>
                            <data>26.632</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.139</data>
                            <data>26.771</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_118_136/CD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.766" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.150</data>
                            <data>2.676</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_136/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.676</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.726</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.040</data>
                            <data>2.766</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.092</data>
            <data>0</data>
            <data>10</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.217</data>
            <data>1.453</data>
            <data>2.670</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.348</data>
            <data>0.182 (52.3%)</data>
            <data>0.166 (47.7%)</data>
            <general_container>
                <data>Path #11: hold slack is 24.092(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 26.801" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.453</data>
                            <data>26.453</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q3</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>26.635</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.166</data>
                            <data>26.801</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.709" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.144</data>
                            <data>2.670</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.670</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.720</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.011</data>
                            <data>2.709</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.101</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.217</data>
            <data>1.453</data>
            <data>2.670</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.402</data>
            <data>0.183 (45.5%)</data>
            <data>0.219 (54.5%)</data>
            <general_container>
                <data>Path #12: hold slack is 24.101(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 26.855" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.453</data>
                            <data>26.453</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_137/Q2</data>
                            <data>tco</data>
                            <data>0.183</data>
                            <data>26.636</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.219</data>
                            <data>26.855</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/AD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.754" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.526</data>
                            <data>1.526</data>
                            <data/>
                            <data file_id="../../rtl/i2c_dri.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.526</data>
                            <data>r</data>
                            <data file_id="../../rtl/i2c_dri.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=377)</data>
                            <data>1.144</data>
                            <data>2.670</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_110_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.670</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.720</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.034</data>
                            <data>2.754</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>16.775</data>
            <data>18</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.063</data>
            <data>2.696</data>
            <data>2.275</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>3.112</data>
            <data>2.257 (72.5%)</data>
            <data>0.855 (27.5%)</data>
            <general_container>
                <data>Path #1: recovery slack is 16.775(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.808" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.116</data>
                            <data>2.696</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>2.919</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.855</data>
                            <data>3.774</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_94_84/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.887</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>3.887</data>
                            <data> </data>
                            <data object_valid="true">ntR82</data>
                        </row>
                        <row>
                            <data>CLMA_94_88/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.000</data>
                            <data> </data>
                            <data object_valid="true">ntR81</data>
                        </row>
                        <row>
                            <data>CLMA_94_92/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.113</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.113</data>
                            <data> </data>
                            <data object_valid="true">ntR80</data>
                        </row>
                        <row>
                            <data>CLMA_94_96/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.226</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.226</data>
                            <data> </data>
                            <data object_valid="true">ntR79</data>
                        </row>
                        <row>
                            <data>CLMA_94_100/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.339</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.339</data>
                            <data> </data>
                            <data object_valid="true">ntR78</data>
                        </row>
                        <row>
                            <data>CLMA_94_104/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.452</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.452</data>
                            <data> </data>
                            <data object_valid="true">ntR77</data>
                        </row>
                        <row>
                            <data>CLMA_94_108/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.565</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.565</data>
                            <data> </data>
                            <data object_valid="true">ntR76</data>
                        </row>
                        <row>
                            <data>CLMA_94_112/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.678</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.678</data>
                            <data> </data>
                            <data object_valid="true">ntR75</data>
                        </row>
                        <row>
                            <data>CLMA_94_116/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.791</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.791</data>
                            <data> </data>
                            <data object_valid="true">ntR74</data>
                        </row>
                        <row>
                            <data>CLMA_94_120/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.904</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.904</data>
                            <data> </data>
                            <data object_valid="true">ntR73</data>
                        </row>
                        <row>
                            <data>CLMA_94_124/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.017</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.017</data>
                            <data> </data>
                            <data object_valid="true">ntR72</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.130</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.130</data>
                            <data> </data>
                            <data object_valid="true">ntR71</data>
                        </row>
                        <row>
                            <data>CLMA_94_132/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.243</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.243</data>
                            <data> </data>
                            <data object_valid="true">ntR70</data>
                        </row>
                        <row>
                            <data>CLMA_94_136/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.356</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>5.356</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMA_94_140/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.469</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.469</data>
                            <data> </data>
                            <data object_valid="true">ntR68</data>
                        </row>
                        <row>
                            <data>CLMA_94_144/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.582</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.582</data>
                            <data> </data>
                            <data object_valid="true">ntR67</data>
                        </row>
                        <row>
                            <data>CLMA_94_148/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.695</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.000</data>
                            <data>5.695</data>
                            <data> </data>
                            <data object_valid="true">ntR66</data>
                        </row>
                        <row>
                            <data>CLMA_94_152/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.808</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.808</data>
                            <data> </data>
                            <data object_valid="true">ntR65</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.583" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.989</data>
                            <data>22.275</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.633</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.583</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>22.583</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.775</data>
            <data>18</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.063</data>
            <data>2.696</data>
            <data>2.275</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>3.112</data>
            <data>2.257 (72.5%)</data>
            <data>0.855 (27.5%)</data>
            <general_container>
                <data>Path #2: recovery slack is 16.775(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.808" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.116</data>
                            <data>2.696</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>2.919</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.855</data>
                            <data>3.774</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_94_84/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.887</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>3.887</data>
                            <data> </data>
                            <data object_valid="true">ntR82</data>
                        </row>
                        <row>
                            <data>CLMA_94_88/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.000</data>
                            <data> </data>
                            <data object_valid="true">ntR81</data>
                        </row>
                        <row>
                            <data>CLMA_94_92/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.113</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.113</data>
                            <data> </data>
                            <data object_valid="true">ntR80</data>
                        </row>
                        <row>
                            <data>CLMA_94_96/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.226</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.226</data>
                            <data> </data>
                            <data object_valid="true">ntR79</data>
                        </row>
                        <row>
                            <data>CLMA_94_100/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.339</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.339</data>
                            <data> </data>
                            <data object_valid="true">ntR78</data>
                        </row>
                        <row>
                            <data>CLMA_94_104/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.452</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.452</data>
                            <data> </data>
                            <data object_valid="true">ntR77</data>
                        </row>
                        <row>
                            <data>CLMA_94_108/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.565</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.565</data>
                            <data> </data>
                            <data object_valid="true">ntR76</data>
                        </row>
                        <row>
                            <data>CLMA_94_112/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.678</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.678</data>
                            <data> </data>
                            <data object_valid="true">ntR75</data>
                        </row>
                        <row>
                            <data>CLMA_94_116/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.791</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.791</data>
                            <data> </data>
                            <data object_valid="true">ntR74</data>
                        </row>
                        <row>
                            <data>CLMA_94_120/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.904</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.904</data>
                            <data> </data>
                            <data object_valid="true">ntR73</data>
                        </row>
                        <row>
                            <data>CLMA_94_124/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.017</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.017</data>
                            <data> </data>
                            <data object_valid="true">ntR72</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.130</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.130</data>
                            <data> </data>
                            <data object_valid="true">ntR71</data>
                        </row>
                        <row>
                            <data>CLMA_94_132/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.243</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.243</data>
                            <data> </data>
                            <data object_valid="true">ntR70</data>
                        </row>
                        <row>
                            <data>CLMA_94_136/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.356</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>5.356</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMA_94_140/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.469</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.469</data>
                            <data> </data>
                            <data object_valid="true">ntR68</data>
                        </row>
                        <row>
                            <data>CLMA_94_144/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.582</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.582</data>
                            <data> </data>
                            <data object_valid="true">ntR67</data>
                        </row>
                        <row>
                            <data>CLMA_94_148/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.695</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.000</data>
                            <data>5.695</data>
                            <data> </data>
                            <data object_valid="true">ntR66</data>
                        </row>
                        <row>
                            <data>CLMA_94_152/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.808</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.808</data>
                            <data> </data>
                            <data object_valid="true">ntR65</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.583" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.989</data>
                            <data>22.275</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.633</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.583</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>22.583</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.775</data>
            <data>18</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.063</data>
            <data>2.696</data>
            <data>2.275</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>3.112</data>
            <data>2.257 (72.5%)</data>
            <data>0.855 (27.5%)</data>
            <general_container>
                <data>Path #3: recovery slack is 16.775(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.808" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.116</data>
                            <data>2.696</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>2.919</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.855</data>
                            <data>3.774</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_94_84/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.887</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>3.887</data>
                            <data> </data>
                            <data object_valid="true">ntR82</data>
                        </row>
                        <row>
                            <data>CLMA_94_88/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.000</data>
                            <data> </data>
                            <data object_valid="true">ntR81</data>
                        </row>
                        <row>
                            <data>CLMA_94_92/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.113</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.113</data>
                            <data> </data>
                            <data object_valid="true">ntR80</data>
                        </row>
                        <row>
                            <data>CLMA_94_96/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.226</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.226</data>
                            <data> </data>
                            <data object_valid="true">ntR79</data>
                        </row>
                        <row>
                            <data>CLMA_94_100/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.339</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.339</data>
                            <data> </data>
                            <data object_valid="true">ntR78</data>
                        </row>
                        <row>
                            <data>CLMA_94_104/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.452</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.452</data>
                            <data> </data>
                            <data object_valid="true">ntR77</data>
                        </row>
                        <row>
                            <data>CLMA_94_108/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.565</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.565</data>
                            <data> </data>
                            <data object_valid="true">ntR76</data>
                        </row>
                        <row>
                            <data>CLMA_94_112/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.678</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.678</data>
                            <data> </data>
                            <data object_valid="true">ntR75</data>
                        </row>
                        <row>
                            <data>CLMA_94_116/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.791</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.791</data>
                            <data> </data>
                            <data object_valid="true">ntR74</data>
                        </row>
                        <row>
                            <data>CLMA_94_120/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.904</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.904</data>
                            <data> </data>
                            <data object_valid="true">ntR73</data>
                        </row>
                        <row>
                            <data>CLMA_94_124/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.017</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.017</data>
                            <data> </data>
                            <data object_valid="true">ntR72</data>
                        </row>
                        <row>
                            <data>CLMA_94_128/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.130</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.130</data>
                            <data> </data>
                            <data object_valid="true">ntR71</data>
                        </row>
                        <row>
                            <data>CLMA_94_132/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.243</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.243</data>
                            <data> </data>
                            <data object_valid="true">ntR70</data>
                        </row>
                        <row>
                            <data>CLMA_94_136/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.356</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>5.356</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMA_94_140/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.469</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="643">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.469</data>
                            <data> </data>
                            <data object_valid="true">ntR68</data>
                        </row>
                        <row>
                            <data>CLMA_94_144/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.582</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.582</data>
                            <data> </data>
                            <data object_valid="true">ntR67</data>
                        </row>
                        <row>
                            <data>CLMA_94_148/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.695</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.000</data>
                            <data>5.695</data>
                            <data> </data>
                            <data object_valid="true">ntR66</data>
                        </row>
                        <row>
                            <data>CLMA_94_152/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.808</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.808</data>
                            <data> </data>
                            <data object_valid="true">ntR65</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.583" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.989</data>
                            <data>22.275</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_94_156/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.633</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.583</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>22.583</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.445</data>
            <data>1</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.132</data>
            <data>2.282</data>
            <data>2.708</data>
            <data>-0.294</data>
            <data>0.000</data>
            <data>0.577</data>
            <data>0.274 (47.5%)</data>
            <data>0.303 (52.5%)</data>
            <general_container>
                <data>Path #1: removal slack is 0.445(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.859" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.996</data>
                            <data>2.282</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.464</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.303</data>
                            <data>2.767</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_70_121/RSCO</data>
                            <data>td</data>
                            <data>0.092</data>
                            <data>2.859</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>2.859</data>
                            <data> </data>
                            <data object_valid="true">ntR120</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.414" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.128</data>
                            <data>2.708</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.294</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.445</data>
            <data>1</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.132</data>
            <data>2.282</data>
            <data>2.708</data>
            <data>-0.294</data>
            <data>0.000</data>
            <data>0.577</data>
            <data>0.274 (47.5%)</data>
            <data>0.303 (52.5%)</data>
            <general_container>
                <data>Path #2: removal slack is 0.445(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.859" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.996</data>
                            <data>2.282</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.464</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.303</data>
                            <data>2.767</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_70_121/RSCO</data>
                            <data>td</data>
                            <data>0.092</data>
                            <data>2.859</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>2.859</data>
                            <data> </data>
                            <data object_valid="true">ntR120</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.414" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.128</data>
                            <data>2.708</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.294</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.445</data>
            <data>1</data>
            <data>352</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.132</data>
            <data>2.282</data>
            <data>2.708</data>
            <data>-0.294</data>
            <data>0.000</data>
            <data>0.577</data>
            <data>0.274 (47.5%)</data>
            <data>0.303 (52.5%)</data>
            <general_container>
                <data>Path #3: removal slack is 0.445(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.859" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>0.996</data>
                            <data>2.282</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_128/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.464</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=352)</data>
                            <data>0.303</data>
                            <data>2.767</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_70_121/RSCO</data>
                            <data>td</data>
                            <data>0.092</data>
                            <data>2.859</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_rgb_char/lcd_display.v" line_number="4159">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>2.859</data>
                            <data> </data>
                            <data object_valid="true">ntR120</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.414" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N4</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/top_rtc_lcd.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1251)</data>
                            <data>1.128</data>
                            <data>2.708</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_70_125/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.294</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.414</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_168/CLKA[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_106_168/CLKA[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_108/CLKA[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>24.282</data>
            <data>25.000</data>
            <data>0.718</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_106_168/CLKB[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.282</data>
            <data>25.000</data>
            <data>0.718</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_168/CLKB[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.282</data>
            <data>25.000</data>
            <data>0.718</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_106_108/CLKB[0]</data>
            <data file_id="../../rtl/lcd_rgb_char/clk_div.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>49.504</data>
            <data>50.000</data>
            <data>0.496</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_114_133/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.504</data>
            <data>50.000</data>
            <data>0.496</data>
            <data>DebugCore_CAPTURE</data>
            <data>High Pulse Width</data>
            <data>CLMS_114_133/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.504</data>
            <data>50.000</data>
            <data>0.496</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_114_133/CLK</data>
            <data file_id="../../rtl/lcd_rgb_char/lcd_driver.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
        </row>
    </table>
    <table id="report_timing_runtime" title="Timing Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:8s</data>
            <data>0h:0m:9s</data>
            <data>0h:0m:11s</data>
            <data>858</data>
            <data>WINDOWS 10 x86_64</data>
            <data>Intel(R) Core(TM) i5-7400 CPU @ 3.00GHz</data>
            <data>8</data>
        </row>
    </table>
    <table id="report_timing_messages" title="Timing Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[4]/opit_0_inv_L5Q/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[6]/opit_0_inv_L5Q/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/addr_t[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cnt[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cur_state_reg[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cur_state_reg[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cur_state_reg[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cur_state_reg[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cur_state_reg[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cur_state_reg[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/cur_state_reg[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_r[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/data_wr_t[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_data_r[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/i2c_done/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/scl/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/sda_dir/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/sda_out/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/st_done/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_i2c_dri/wr_flag/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/day[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/day[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/day[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/day[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/day[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/day[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/flow_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/flow_cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/flow_cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/flow_cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/hour[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/hour[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/hour[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/hour[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/hour[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/hour[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_addr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_addr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_addr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_addr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_data_w[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_data_w[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_data_w[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_data_w[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_exec/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/i2c_rh_wl/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/min[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/min[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/min[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/min[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/min[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/min[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/min[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/mon[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/mon[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/mon[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/mon[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/mon[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/sec[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/sec[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/sec[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/sec[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/sec[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/sec[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/sec[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[5]/opit_0_inv_A2Q0/CLK' (gopA2Q0.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[10]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/wait_cnt[12]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_pcf8563_ctrl/year[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'iic_sda' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'lcd_rgb[7]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[8]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[9]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[10]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[11]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[12]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[13]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[14]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'lcd_rgb[15]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[15]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[16]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[17]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[18]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[19]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[20]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[21]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[22]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'lcd_rgb[23]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[23]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'iic_scl' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_bl' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_clk' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_de' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_hs' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rst' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_vs' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="report_timing_settings">
        <table_container>
            <table id="report_timing_settings" title="Timing Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top_rtc_lcd</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Timing</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Path Delay Type (-delay_type)</data>
                        <data>min_max</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Show Input Pins (-input_pins)</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &gt;</data>
                        <data>-100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &lt;</data>
                        <data>100000</data>
                    </row>
                    <row>
                        <data>Disable Package Delay</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report IO Datasheet</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Max Skew</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Skip DB version check</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Targets</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Specify Timing Path From points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path To points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path through points</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>