$version Generated by VerilatedVcd $end
$date Sat Feb 11 00:25:10 2023
 $end
$timescale  10ps $end

 $scope module TOP $end
  $var wire  1 }! clk [0:0] $end
  $var wire 12 /" recv_msg [11:0] $end
  $var wire  1 7" recv_rdy [0:0] $end
  $var wire  1 ?" recv_val [0:0] $end
  $var wire  1 '" reset [0:0] $end
  $var wire  6 G" send_msg [5:0] $end
  $var wire  1 O" send_rdy [0:0] $end
  $var wire  1 W" send_val [0:0] $end
  $scope module HarnessVRTL__n_6__d_3 $end
   $var wire  1 }! clk [0:0] $end
   $var wire 12 /" recv_msg [11:0] $end
   $var wire  1 7" recv_rdy [0:0] $end
   $var wire  1 ?" recv_val [0:0] $end
   $var wire  1 '" reset [0:0] $end
   $var wire  6 G" send_msg [5:0] $end
   $var wire  1 O" send_rdy [0:0] $end
   $var wire  1 W" send_val [0:0] $end
   $scope module v $end
    $var wire  1 }! clk $end
    $var wire 32 1# d [31:0] $end
    $var wire 32 )# n [31:0] $end
    $var wire 12 /" recv_msg [11:0] $end
    $var wire  1 7" recv_rdy $end
    $var wire  1 ?" recv_val $end
    $var wire  1 '" reset $end
    $var wire  6 G" send_msg [5:0] $end
    $var wire  1 O" send_rdy $end
    $var wire  1 W" send_val $end
    $scope module mult $end
     $var wire  6 _" a [5:0] $end
     $var wire  6 g" b [5:0] $end
     $var wire  6 G" c [5:0] $end
     $var wire  1 }! clk $end
     $var wire 32 1# d [31:0] $end
     $var wire  1 + do_add $end
     $var wire  1 # do_carry $end
     $var wire  1 3 in_wait $end
     $var wire 32 )# n [31:0] $end
     $var wire  1 7" recv_rdy $end
     $var wire  1 ?" recv_val $end
     $var wire  1 '" reset $end
     $var wire  1 O" send_rdy $end
     $var wire  1 W" send_val $end
     $var wire 32 9# sign [31:0] $end
     $scope module control $end
      $var wire  2 I# CALC [1:0] $end
      $var wire  2 Q# DONE [1:0] $end
      $var wire  2 A# IDLE [1:0] $end
      $var wire  1 }! clk $end
      $var wire  3 =! counter [2:0] $end
      $var wire  1 ; counter_reset $end
      $var wire 32 1# d [31:0] $end
      $var wire  1 + do_add $end
      $var wire  1 # do_carry $end
      $var wire  1 3 in_wait $end
      $var wire 32 )# n [31:0] $end
      $var wire  2 %! next_state [1:0] $end
      $var wire  1 7" recv_rdy $end
      $var wire  1 ?" recv_val $end
      $var wire  1 '" reset $end
      $var wire  1 O" send_rdy $end
      $var wire  1 W" send_val $end
      $var wire  2 5! state [1:0] $end
     $upscope $end
     $scope module datapath $end
      $var wire  9 -! a [8:0] $end
      $var wire  9 M! a_const_out [8:0] $end
      $var wire  9 { a_in [8:0] $end
      $var wire  9 U! a_out [8:0] $end
      $var wire  9 C acc_in [8:0] $end
      $var wire  9 E! acc_out [8:0] $end
      $var wire  9 K add_tmp [8:0] $end
      $var wire  6 g" b [5:0] $end
      $var wire  9 o" b_in [8:0] $end
      $var wire  9 ]! b_out [8:0] $end
      $var wire  6 G" c [5:0] $end
      $var wire  9 Y# carry [8:0] $end
      $var wire 12 S carry_tmp [11:0] $end
      $var wire 12 [ carry_tmp2 [11:0] $end
      $var wire  1 }! clk $end
      $var wire 32 1# d [31:0] $end
      $var wire  1 + do_add $end
      $var wire  1 # do_carry $end
      $var wire  1 3 in_wait $end
      $var wire 32 )# n [31:0] $end
      $var wire  1 '" reset $end
      $scope module a_const_reg $end
       $var wire 32 a# N [31:0] $end
       $var wire  1 }! clk $end
       $var wire  9 -! d [8:0] $end
       $var wire  9 M! q [8:0] $end
       $var wire  9 M! regout [8:0] $end
       $var wire  1 '" reset $end
       $var wire  1 3 w $end
      $upscope $end
      $scope module a_reg $end
       $var wire 32 a# N [31:0] $end
       $var wire  1 }! clk $end
       $var wire  9 { d [8:0] $end
       $var wire  9 U! q [8:0] $end
       $var wire  9 U! regout [8:0] $end
       $var wire  1 '" reset $end
       $var wire  1 i# w $end
      $upscope $end
      $scope module a_sel $end
       $var wire  9 m! in0 [8:0] $end
       $var wire  9 -! in1 [8:0] $end
       $var wire  9 { out [8:0] $end
       $var wire 32 a# p_nbits [31:0] $end
       $var wire  1 3 sel $end
      $upscope $end
      $scope module acc_reg $end
       $var wire 32 a# N [31:0] $end
       $var wire  1 }! clk $end
       $var wire  9 C d [8:0] $end
       $var wire  9 E! q [8:0] $end
       $var wire  9 E! regout [8:0] $end
       $var wire  1 w" reset $end
       $var wire  1 i# w $end
      $upscope $end
      $scope module add_sel $end
       $var wire  9 E! in0 [8:0] $end
       $var wire  9 k in1 [8:0] $end
       $var wire  9 C out [8:0] $end
       $var wire 32 a# p_nbits [31:0] $end
       $var wire  1 s sel $end
      $upscope $end
      $scope module b_reg $end
       $var wire 32 )# N [31:0] $end
       $var wire  1 }! clk $end
       $var wire  6 !# d [5:0] $end
       $var wire  6 e! q [5:0] $end
       $var wire  6 e! regout [5:0] $end
       $var wire  1 '" reset $end
       $var wire  1 i# w $end
      $upscope $end
      $scope module b_sel $end
       $var wire  6 u! in0 [5:0] $end
       $var wire  6 g" in1 [5:0] $end
       $var wire  6 !# out [5:0] $end
       $var wire 32 )# p_nbits [31:0] $end
       $var wire  1 3 sel $end
      $upscope $end
      $scope module carry_sel $end
       $var wire  9 U! in0 [8:0] $end
       $var wire  9 c in1 [8:0] $end
       $var wire  9 K out [8:0] $end
       $var wire 32 a# p_nbits [31:0] $end
       $var wire  1 # sel $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#50
0#
0+
13
0;
b000000000 C
b000000000 K
b000000000000 S
b000000000000 [
b000000000 c
b000000000 k
0s
b000000000 {
b00 %!
b000000000 -!
b00 5!
b000 =!
b000000000 E!
b000000000 M!
b000000000 U!
b000000000 ]!
b000000 e!
b000000000 m!
b000000 u!
0}!
1'"
b000000000000 /"
17"
0?"
b000000 G"
0O"
0W"
b000000 _"
b000000 g"
b000000000 o"
1w"
b000000 !#
b00000000000000000000000000000110 )#
b00000000000000000000000000000011 1#
b00000000000000000000000000000001 9#
b00 A#
b01 I#
b10 Q#
b000000000 Y#
b00000000000000000000000000001001 a#
1i#
#100
1}!
#150
0}!
1O"
#200
1}!
#250
0}!
#300
1}!
#350
0}!
0'"
#400
1}!
#450
b000011111 {
b01 %!
b000011111 -!
0}!
b011111111111 /"
1?"
b011111 _"
b111111 g"
b000111111 o"
b111111 !#
#500
1+
03
b000011111 C
b000011111 K
b000000011111 S
b010000100000 [
b000100000 c
b000011111 k
1s
b000111110 {
b01 5!
b000011111 M!
b000011111 U!
b000111111 ]!
b111111 e!
b000111110 m!
b011111 u!
1}!
07"
b000011111 o"
0w"
b011111 !#
#550
0}!
0?"
#600
b001011101 C
b000111110 K
b001011101 k
b001111100 {
b001 =!
b000011111 E!
b000111110 U!
b000011111 ]!
b011111 e!
b001111100 m!
b001111 u!
1}!
b000011 G"
b000001111 o"
b001111 !#
#650
0}!
#700
b011011001 C
b001111100 K
b011011001 k
b011111000 {
b010 =!
b001011101 E!
b001111100 U!
b000001111 ]!
b001111 e!
b011111000 m!
b000111 u!
1}!
b001011 G"
b000000111 o"
b000111 !#
#750
0}!
#800
b111010001 C
b011111000 K
b111010001 k
b111110000 {
b011 =!
b011011001 E!
b011111000 U!
b000000111 ]!
b000111 e!
b111110000 m!
b000011 u!
1}!
b011011 G"
b000000011 o"
b000011 !#
#850
0}!
#900
b111000001 C
b111110000 K
b111000001 k
b111100000 {
b100 =!
b111010001 E!
b111110000 U!
b000000011 ]!
b000011 e!
b111100000 m!
b000001 u!
1}!
b111010 G"
b000000001 o"
b000001 !#
#950
0}!
#1000
1#
b111100001 C
b000100000 K
b111100001 k
b111000000 {
b10 %!
b101 =!
b111000001 E!
b111100000 U!
b000000001 ]!
b000001 e!
b111000000 m!
b000000 u!
1}!
b111000 G"
b000000000 o"
b000000 !#
#1050
0}!
#1100
0#
0+
1;
b111000000 K
b110100001 k
0s
b110000000 {
b00 %!
b10 5!
b110 =!
b111100001 E!
b111000000 U!
b000000000 ]!
b000000 e!
b110000000 m!
1}!
b111100 G"
1W"
#1150
0}!
#1200
13
0;
b110000000 K
b101100001 k
b000011111 {
b00 5!
b000 =!
b110000000 U!
b100000000 m!
1}!
17"
0W"
b000111111 o"
1w"
b111111 !#
#1250
0}!
0O"
#1300
b000000000 C
b000011111 K
b000011111 k
b000000000 E!
b000011111 U!
b000111111 ]!
b111111 e!
b000111110 m!
b011111 u!
1}!
b000000 G"
#1350
0}!
#1400
1}!
#1450
0}!
#1500
1}!
#1550
0}!
#1600
1}!
#1650
0}!
#1700
1}!
