;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/12/2025 7:36:52 AM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF71  	GOTO        226
_interrupt:
;MyProject.c,14 :: 		void interrupt(void)
0x0008	0xF016C000  	MOVFF       R0, 22
0x000C	0xF015C001  	MOVFF       R1, 21
;MyProject.c,16 :: 		if (RCIE_bit == 1 && RCIF_bit == 1) {
0x0010	0xAA9D      	BTFSS       RCIE_bit, BitPos(RCIE_bit+0) 
0x0012	0xD007      	BRA         L_interrupt2
0x0014	0xAA9E      	BTFSS       RCIF_bit, BitPos(RCIF_bit+0) 
0x0016	0xD005      	BRA         L_interrupt2
L__interrupt21:
;MyProject.c,17 :: 		RCIF_bit = 0;
0x0018	0x9A9E      	BCF         RCIF_bit, BitPos(RCIF_bit+0) 
;MyProject.c,18 :: 		ReceiveData = UART1_Read();
0x001A	0xD827      	RCALL       _UART1_Read
0x001C	0xF04FC000  	MOVFF       R0, _ReceiveData
;MyProject.c,19 :: 		receive_flag = 1;
0x0020	0x8039      	BSF         _receive_flag, BitPos(_receive_flag+0) 
;MyProject.c,20 :: 		}
L_interrupt2:
;MyProject.c,22 :: 		if (INTCON.INT0IF) { // Ng?t t? RB0
0x0022	0xA2F2      	BTFSS       INTCON, 1 
0x0024	0xD00A      	BRA         L_interrupt3
;MyProject.c,23 :: 		INTCON.INT0IF = 0;
0x0026	0x92F2      	BCF         INTCON, 1 
;MyProject.c,24 :: 		LATE.LATE1 = ~LATE.LATE1;
0x0028	0x728D      	BTG         LATE, 1 
;MyProject.c,25 :: 		count_RB0++;
0x002A	0x4A3D      	INFSNZ      _count_RB0, 1 
0x002C	0x2A3E      	INCF        _count_RB0+1, 1 
;MyProject.c,26 :: 		uart_data = 'S'; // Luu d? li?u c?n g?i
0x002E	0x0E53      	MOVLW       83
0x0030	0x6E3A      	MOVWF       _uart_data 
;MyProject.c,27 :: 		uart_flag = 1; // Ðánh d?u d? g?i trong `main()`
0x0032	0x0E01      	MOVLW       1
0x0034	0x6E17      	MOVWF       _uart_flag 
0x0036	0x0E00      	MOVLW       0
0x0038	0x6E18      	MOVWF       _uart_flag+1 
;MyProject.c,30 :: 		}
L_interrupt3:
;MyProject.c,32 :: 		if (INTCON3.INT1IF) { // Ng?t t? RB1
0x003A	0xA0F0      	BTFSS       INTCON3, 0 
0x003C	0xD00A      	BRA         L_interrupt4
;MyProject.c,33 :: 		INTCON3.INT1IF = 0;
0x003E	0x90F0      	BCF         INTCON3, 0 
;MyProject.c,34 :: 		LATE.LATE0 = ~LATE.LATE0;
0x0040	0x708D      	BTG         LATE, 0 
;MyProject.c,35 :: 		count_RB1++;
0x0042	0x4A3B      	INFSNZ      _count_RB1, 1 
0x0044	0x2A3C      	INCF        _count_RB1+1, 1 
;MyProject.c,36 :: 		uart_data = 'B'; // Luu d? li?u c?n g?i
0x0046	0x0E42      	MOVLW       66
0x0048	0x6E3A      	MOVWF       _uart_data 
;MyProject.c,37 :: 		uart_flag = 1; // Ðánh d?u d? g?i trong `main()`
0x004A	0x0E01      	MOVLW       1
0x004C	0x6E17      	MOVWF       _uart_flag 
0x004E	0x0E00      	MOVLW       0
0x0050	0x6E18      	MOVWF       _uart_flag+1 
;MyProject.c,40 :: 		}
L_interrupt4:
;MyProject.c,41 :: 		}
L_end_interrupt:
L__interrupt23:
0x0052	0xF000C016  	MOVFF       22, R0
0x0056	0xF001C015  	MOVFF       21, R1
0x005A	0x0011      	RETFIE      1
; end of _interrupt
_UART1_Write:
;__Lib_UART_c67.c,58 :: 		
;__Lib_UART_c67.c,59 :: 		
L_UART1_Write3:
0x005C	0xB2AC      	BTFSC       TXSTA, 1 
0x005E	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67.c,60 :: 		
0x0060	0x0000      	NOP
0x0062	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67.c,61 :: 		
0x0064	0xFFADC054  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67.c,62 :: 		
L_end_UART1_Write:
0x0068	0x0012      	RETURN      0
; end of _UART1_Write
_UART1_Read:
;__Lib_UART_c67.c,39 :: 		
;__Lib_UART_c67.c,42 :: 		
0x006A	0xF001CFAE  	MOVFF       RCREG, R1
;__Lib_UART_c67.c,43 :: 		
0x006E	0xA2AB      	BTFSS       RCSTA, 1 
0x0070	0xD002      	BRA         L_UART1_Read2
;__Lib_UART_c67.c,44 :: 		
0x0072	0x98AB      	BCF         RCSTA, 4 
;__Lib_UART_c67.c,45 :: 		
0x0074	0x88AB      	BSF         RCSTA, 4 
;__Lib_UART_c67.c,46 :: 		
L_UART1_Read2:
;__Lib_UART_c67.c,47 :: 		
0x0076	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67.c,48 :: 		
L_end_UART1_Read:
0x007A	0x0012      	RETURN      0
; end of _UART1_Read
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x007C	0x0E5C      	MOVLW       _UART1_Write
0x007E	0x6E47      	MOVWF       _UART_Wr_Ptr 
0x0080	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x0082	0x6E48      	MOVWF       _UART_Wr_Ptr+1 
0x0084	0x0E54      	MOVLW       FARG_UART1_Write_data_
0x0086	0x6E49      	MOVWF       _UART_Wr_Ptr+2 
0x0088	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x008A	0x6E4A      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67.c,19 :: 		
0x008C	0x0E6A      	MOVLW       _UART1_Read
0x008E	0x6E4B      	MOVWF       _UART_Rd_Ptr 
0x0090	0x0E00      	MOVLW       hi_addr(_UART1_Read)
0x0092	0x6E4C      	MOVWF       _UART_Rd_Ptr+1 
0x0094	0x0E00      	MOVLW       0
0x0096	0x6E4D      	MOVWF       _UART_Rd_Ptr+2 
0x0098	0x0E00      	MOVLW       0
0x009A	0x6E4E      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67.c,20 :: 		
0x009C	0x0EFF      	MOVLW       _UART1_Data_Ready
0x009E	0x6E3F      	MOVWF       _UART_Rdy_Ptr 
0x00A0	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x00A2	0x6E40      	MOVWF       _UART_Rdy_Ptr+1 
0x00A4	0x0E00      	MOVLW       0
0x00A6	0x6E41      	MOVWF       _UART_Rdy_Ptr+2 
0x00A8	0x0E00      	MOVLW       0
0x00AA	0x6E42      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67.c,21 :: 		
0x00AC	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x00AE	0x6E43      	MOVWF       _UART_Tx_Idle_Ptr 
0x00B0	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x00B2	0x6E44      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x00B4	0x0E00      	MOVLW       0
0x00B6	0x6E45      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x00B8	0x0E00      	MOVLW       0
0x00BA	0x6E46      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67.c,23 :: 		
0x00BC	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x00BE	0x0E90      	MOVLW       144
0x00C0	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x00C2	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67.c,26 :: 		
0x00C4	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x00C6	0xAA9E      	BTFSS       PIR1, 5 
0x00C8	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x00CA	0xF000CFAE  	MOVFF       RCREG, R0
0x00CE	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
L_end_UART1_Init:
0x00D0	0x0012      	RETURN      0
; end of _UART1_Init
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x00D2	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x00D4	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x00D8	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x00DA	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x00DC	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x00DE	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x00E0	0x0012      	RETURN      0
; end of ___CC2DW
_main:
0x00E2	0xF001EC05  	CALL        522, 0
;MyProject.c,46 :: 		void main(void)
;MyProject.c,51 :: 		ADCON1 |= 0x0F;
0x00E6	0x0E0F      	MOVLW       15
0x00E8	0x12C1      	IORWF       ADCON1, 1 
;MyProject.c,52 :: 		CMCON  |= 7;
0x00EA	0x0E07      	MOVLW       7
0x00EC	0x12B4      	IORWF       CMCON, 1 
;MyProject.c,55 :: 		PORTB = 0x00; LATB = 0x00;
0x00EE	0x6A81      	CLRF        PORTB 
0x00F0	0x6A8A      	CLRF        LATB 
;MyProject.c,56 :: 		TRISB0_bit = 1;
0x00F2	0x8093      	BSF         TRISB0_bit, BitPos(TRISB0_bit+0) 
;MyProject.c,59 :: 		PORTE = 0x00; LATE = 0x00;
0x00F4	0x6A84      	CLRF        PORTE 
0x00F6	0x6A8D      	CLRF        LATE 
;MyProject.c,60 :: 		TRISE0_bit = 0;  // LED for Connected
0x00F8	0x9096      	BCF         TRISE0_bit, BitPos(TRISE0_bit+0) 
;MyProject.c,61 :: 		TRISE1_bit = 0;
0x00FA	0x9296      	BCF         TRISE1_bit, BitPos(TRISE1_bit+0) 
;MyProject.c,63 :: 		PORTD = 0x00;
0x00FC	0x6A83      	CLRF        PORTD 
;MyProject.c,64 :: 		TRISD0_bit = 1;
0x00FE	0x8095      	BSF         TRISD0_bit, BitPos(TRISD0_bit+0) 
;MyProject.c,65 :: 		LATD=0x00;
0x0100	0x6A8C      	CLRF        LATD 
;MyProject.c,67 :: 		LATE.LATD1= 0;
0x0102	0x928D      	BCF         LATE, 1 
;MyProject.c,69 :: 		PORTC = 0x00; LATC = 0x00;
0x0104	0x6A82      	CLRF        PORTC 
0x0106	0x6A8B      	CLRF        LATC 
;MyProject.c,70 :: 		TRISC0_bit = 0;  // Reset pin of ESP8266
0x0108	0x9094      	BCF         TRISC0_bit, BitPos(TRISC0_bit+0) 
;MyProject.c,73 :: 		INTCON.INT0IF = 0; // Xóa c? ng?t ngoài
0x010A	0x92F2      	BCF         INTCON, 1 
;MyProject.c,74 :: 		INTCON.INT0IE = 1; // Cho phép ng?t ngoài
0x010C	0x88F2      	BSF         INTCON, 4 
;MyProject.c,75 :: 		INTCON2.INTEDG0 = 1; // Ng?t trên c?nh lên
0x010E	0x8CF1      	BSF         INTCON2, 6 
;MyProject.c,78 :: 		INTCON3.INT1IF = 0; // Xóa c? ng?t INT1
0x0110	0x90F0      	BCF         INTCON3, 0 
;MyProject.c,79 :: 		INTCON3.INT1IE = 1; // Cho phép ng?t INT1
0x0112	0x86F0      	BSF         INTCON3, 3 
;MyProject.c,80 :: 		INTCON2.INTEDG1 = 1; // Ng?t khi RB1 có c?nh lên
0x0114	0x8AF1      	BSF         INTCON2, 5 
;MyProject.c,83 :: 		PIR2.USBIF = 0; // Xóa c? ng?t USB
0x0116	0x9AA1      	BCF         PIR2, 5 
;MyProject.c,84 :: 		PIE2.USBIE = 1; // Cho phép ng?t USB
0x0118	0x8AA0      	BSF         PIE2, 5 
;MyProject.c,87 :: 		INTCON.GIE = 1;
0x011A	0x8EF2      	BSF         INTCON, 7 
;MyProject.c,88 :: 		INTCON.PEIE = 1;
0x011C	0x8CF2      	BSF         INTCON, 6 
;MyProject.c,89 :: 		UART1_Init(115200);
0x011E	0x86B8      	BSF         BAUDCON, 3, 0
0x0120	0x6AB0      	CLRF        SPBRGH 
0x0122	0x0E2A      	MOVLW       42
0x0124	0x6EAF      	MOVWF       SPBRG 
0x0126	0x84AC      	BSF         TXSTA, 2, 0
0x0128	0xDFA9      	RCALL       _UART1_Init
;MyProject.c,90 :: 		delay_ms(100);
0x012A	0x0E03      	MOVLW       3
0x012C	0x6E0B      	MOVWF       R11, 0
0x012E	0x0E8A      	MOVLW       138
0x0130	0x6E0C      	MOVWF       R12, 0
0x0132	0x0E55      	MOVLW       85
0x0134	0x6E0D      	MOVWF       R13, 0
L_main5:
0x0136	0x2E0D      	DECFSZ      R13, 1, 0
0x0138	0xD7FE      	BRA         L_main5
0x013A	0x2E0C      	DECFSZ      R12, 1, 0
0x013C	0xD7FC      	BRA         L_main5
0x013E	0x2E0B      	DECFSZ      R11, 1, 0
0x0140	0xD7FA      	BRA         L_main5
0x0142	0x0000      	NOP
0x0144	0x0000      	NOP
;MyProject.c,93 :: 		RC0_bit = 0; delay_ms(100); RC0_bit = 1;
0x0146	0x9082      	BCF         RC0_bit, BitPos(RC0_bit+0) 
0x0148	0x0E03      	MOVLW       3
0x014A	0x6E0B      	MOVWF       R11, 0
0x014C	0x0E8A      	MOVLW       138
0x014E	0x6E0C      	MOVWF       R12, 0
0x0150	0x0E55      	MOVLW       85
0x0152	0x6E0D      	MOVWF       R13, 0
L_main6:
0x0154	0x2E0D      	DECFSZ      R13, 1, 0
0x0156	0xD7FE      	BRA         L_main6
0x0158	0x2E0C      	DECFSZ      R12, 1, 0
0x015A	0xD7FC      	BRA         L_main6
0x015C	0x2E0B      	DECFSZ      R11, 1, 0
0x015E	0xD7FA      	BRA         L_main6
0x0160	0x0000      	NOP
0x0162	0x0000      	NOP
0x0164	0x8082      	BSF         RC0_bit, BitPos(RC0_bit+0) 
;MyProject.c,95 :: 		delay_ms(1000);  // For ESP8266 stable
0x0166	0x0E1A      	MOVLW       26
0x0168	0x6E0B      	MOVWF       R11, 0
0x016A	0x0E5E      	MOVLW       94
0x016C	0x6E0C      	MOVWF       R12, 0
0x016E	0x0E6E      	MOVLW       110
0x0170	0x6E0D      	MOVWF       R13, 0
L_main7:
0x0172	0x2E0D      	DECFSZ      R13, 1, 0
0x0174	0xD7FE      	BRA         L_main7
0x0176	0x2E0C      	DECFSZ      R12, 1, 0
0x0178	0xD7FC      	BRA         L_main7
0x017A	0x2E0B      	DECFSZ      R11, 1, 0
0x017C	0xD7FA      	BRA         L_main7
0x017E	0x0000      	NOP
;MyProject.c,102 :: 		RCIF_bit = 0;      // Clear interrupt bit
0x0180	0x9A9E      	BCF         RCIF_bit, BitPos(RCIF_bit+0) 
;MyProject.c,103 :: 		RCIE_bit = 1;      // Enable the USART receive interrupt
0x0182	0x8A9D      	BSF         RCIE_bit, BitPos(RCIE_bit+0) 
;MyProject.c,104 :: 		GIE_bit = 1;       // Enable global interrupt
0x0184	0x8EF2      	BSF         GIE_bit, BitPos(GIE_bit+0) 
;MyProject.c,105 :: 		PEIE_bit = 1;      // Enable peripheral interrupts
0x0186	0x8CF2      	BSF         PEIE_bit, BitPos(PEIE_bit+0) 
;MyProject.c,107 :: 		while(1) {
L_main8:
;MyProject.c,110 :: 		if (uart_flag) {
0x0188	0x5017      	MOVF        _uart_flag, 0 
0x018A	0x1018      	IORWF       _uart_flag+1, 0 
0x018C	0xE005      	BZ          L_main10
;MyProject.c,111 :: 		uart_flag = 0;
0x018E	0x6A17      	CLRF        _uart_flag 
0x0190	0x6A18      	CLRF        _uart_flag+1 
;MyProject.c,112 :: 		UART1_Write(uart_data); // G?i ký t? S/B
0x0192	0xF054C03A  	MOVFF       _uart_data, FARG_UART1_Write_data_
0x0196	0xDF62      	RCALL       _UART1_Write
;MyProject.c,113 :: 		}
L_main10:
;MyProject.c,116 :: 		if (receive_flag) {
0x0198	0xA039      	BTFSS       _receive_flag, BitPos(_receive_flag+0) 
0x019A	0xD024      	BRA         L_main11
;MyProject.c,117 :: 		receive_flag = 0;
0x019C	0x9039      	BCF         _receive_flag, BitPos(_receive_flag+0) 
;MyProject.c,118 :: 		if (ReceiveData == '@') {
0x019E	0x504F      	MOVF        _ReceiveData, 0 
0x01A0	0x0A40      	XORLW       64
0x01A2	0xE105      	BNZ         L_main12
;MyProject.c,119 :: 		LATE.LATE1 = 1;
0x01A4	0x828D      	BSF         LATE, 1 
;MyProject.c,120 :: 		UART1_Write('O');
0x01A6	0x0E4F      	MOVLW       79
0x01A8	0x6E54      	MOVWF       FARG_UART1_Write_data_ 
0x01AA	0xDF58      	RCALL       _UART1_Write
;MyProject.c,121 :: 		}else if (ReceiveData == '$') {
0x01AC	0xD01B      	BRA         L_main13
L_main12:
0x01AE	0x504F      	MOVF        _ReceiveData, 0 
0x01B0	0x0A24      	XORLW       36
0x01B2	0xE105      	BNZ         L_main14
;MyProject.c,122 :: 		LATE.LATE1 = 0;
0x01B4	0x928D      	BCF         LATE, 1 
;MyProject.c,123 :: 		UART1_Write('S');
0x01B6	0x0E53      	MOVLW       83
0x01B8	0x6E54      	MOVWF       FARG_UART1_Write_data_ 
0x01BA	0xDF50      	RCALL       _UART1_Write
;MyProject.c,124 :: 		}  else if (ReceiveData =='B'){
0x01BC	0xD013      	BRA         L_main15
L_main14:
0x01BE	0x504F      	MOVF        _ReceiveData, 0 
0x01C0	0x0A42      	XORLW       66
0x01C2	0xE107      	BNZ         L_main16
;MyProject.c,125 :: 		LATE.LATE0 = 1 ;
0x01C4	0x808D      	BSF         LATE, 0 
;MyProject.c,126 :: 		if (RD0_bit == 1) {
0x01C6	0xA083      	BTFSS       RD0_bit, BitPos(RD0_bit+0) 
0x01C8	0xD003      	BRA         L_main17
;MyProject.c,127 :: 		UART1_Write('B'); // G?i ký t? 'B' n?u RD0 = 1
0x01CA	0x0E42      	MOVLW       66
0x01CC	0x6E54      	MOVWF       FARG_UART1_Write_data_ 
0x01CE	0xDF46      	RCALL       _UART1_Write
;MyProject.c,129 :: 		}
L_main17:
;MyProject.c,131 :: 		}else if(ReceiveData=='C'){
0x01D0	0xD009      	BRA         L_main18
L_main16:
0x01D2	0x504F      	MOVF        _ReceiveData, 0 
0x01D4	0x0A43      	XORLW       67
0x01D6	0xE106      	BNZ         L_main19
;MyProject.c,132 :: 		LATE.LATE0 = 0 ;
0x01D8	0x908D      	BCF         LATE, 0 
;MyProject.c,133 :: 		if (RD0_bit == 0){
0x01DA	0xB083      	BTFSC       RD0_bit, BitPos(RD0_bit+0) 
0x01DC	0xD003      	BRA         L_main20
;MyProject.c,134 :: 		UART1_Write('C');
0x01DE	0x0E43      	MOVLW       67
0x01E0	0x6E54      	MOVWF       FARG_UART1_Write_data_ 
0x01E2	0xDF3C      	RCALL       _UART1_Write
;MyProject.c,135 :: 		}
L_main20:
;MyProject.c,137 :: 		}
L_main19:
L_main18:
L_main15:
L_main13:
;MyProject.c,142 :: 		}
L_main11:
;MyProject.c,143 :: 		}
0x01E4	0xD7D1      	BRA         L_main8
;MyProject.c,144 :: 		}
L_end_main:
0x01E6	0xD7FF      	BRA         $+0
; end of _main
0x020A	0xF017EE10  	LFSR        1, 23
0x020E	0x0E22      	MOVLW       34
0x0210	0x6E00      	MOVWF       R0 
0x0212	0x0E01      	MOVLW       1
0x0214	0x6E01      	MOVWF       R1 
0x0216	0x0EE8      	MOVLW       232
0x0218	0x6EF6      	MOVWF       TBLPTR 
0x021A	0x0E01      	MOVLW       1
0x021C	0x6EF7      	MOVWF       TBLPTRH 
0x021E	0x0E00      	MOVLW       0
0x0220	0x6EF8      	MOVWF       TBLPTRU 
0x0222	0xF000EC69  	CALL        210, 0
0x0226	0x0012      	RETURN      0
;MyProject.c,0 :: ?ICS_uart_flag
0x01E8	0x0000 ;?ICS_uart_flag+0
; end of ?ICS_uart_flag
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype0
0x01EA	0x0053 ;?ICS__Lib_FT5XX6_OrientPrototype0+0
0x01EC	0x0052 ;?ICS__Lib_FT5XX6_OrientPrototype0+2
0x01EE	0x0051 ;?ICS__Lib_FT5XX6_OrientPrototype0+4
0x01F0	0x0050 ;?ICS__Lib_FT5XX6_OrientPrototype0+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype0
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype2
0x01F2	0x0051 ;?ICS__Lib_FT5XX6_OrientPrototype2+0
0x01F4	0x0050 ;?ICS__Lib_FT5XX6_OrientPrototype2+2
0x01F6	0x0053 ;?ICS__Lib_FT5XX6_OrientPrototype2+4
0x01F8	0x0052 ;?ICS__Lib_FT5XX6_OrientPrototype2+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype2
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype1
0x01FA	0x0050 ;?ICS__Lib_FT5XX6_OrientPrototype1+0
0x01FC	0x0053 ;?ICS__Lib_FT5XX6_OrientPrototype1+2
0x01FE	0x0052 ;?ICS__Lib_FT5XX6_OrientPrototype1+4
0x0200	0x0051 ;?ICS__Lib_FT5XX6_OrientPrototype1+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype1
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype3
0x0202	0x0052 ;?ICS__Lib_FT5XX6_OrientPrototype3+0
0x0204	0x0051 ;?ICS__Lib_FT5XX6_OrientPrototype3+2
0x0206	0x0050 ;?ICS__Lib_FT5XX6_OrientPrototype3+4
0x0208	0x0053 ;?ICS__Lib_FT5XX6_OrientPrototype3+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype3
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [84]    _interrupt
0x005C      [14]    _UART1_Write
0x006A      [18]    _UART1_Read
0x007C      [86]    _UART1_Init
0x00D2      [16]    ___CC2DW
0x00E2     [262]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [1]    R1
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    __Lib_USB_genHID_?FLOC____Lib_USB_genHID_USB_Handle_BusyT1
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileRead_i_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileReadBytes_Result_L0
0x0001       [1]    __Lib_Conversions_Adjust_Hex_tmp_L0
0x0002       [1]    __Lib_USB_genHID_USB_CtrlTrf_Rx_Service_byteToRead_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memchr_s_L0
0x0002       [1]    R2
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [2]    memset_pp_L0
0x0003       [2]    __Lib_USB_genHID_USB_CtrlTrf_Tx_Service_byteToSend_L0
0x0003       [2]    memmove_tt_L0
0x0003       [2]    Ltrim_original_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT29
0x0003       [1]    __Lib_USB_genHID_USB_CtrlTrf_Rx_Service_i_L0
0x0003       [1]    R3
0x0004       [2]    strncpy_cp_L0
0x0004       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT40
0x0004       [2]    __Lib_USB_genHID_USB_Transfer_Packet_handle_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    __Lib_USB_genHID_USB_Get_Status_Handler_p_L2
0x0004       [2]    strcpy_cp_L0
0x0004       [1]    R4
0x0004       [1]    __Lib_USB_genHID_GetMaxIndexInDevDsc_index_L0
0x0004       [2]    __Lib_USB_genHID_USB_Std_Feature_Req_Handler_p_L0
0x0004       [2]    frexp_pom_L0
0x0004       [2]    memcpy_ss_L0
0x0005       [1]    R5
0x0005       [2]    Ltrim_p_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    memmove_ff_L0
0x0005       [2]    LongWordToHex_input_half_L0
0x0005       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT54
0x0006       [1]    R6
0x0006       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT69
0x0006       [2]    __Lib_USB_genHID_GetMaxIndexInConfigDsc_totalLen_L0
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    R8
0x0008       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [3]    __Lib_USB_genHID_GetMaxIndexInConfigDsc_ptr_L0
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0017       [2]    _uart_flag
0x0019       [8]    __Lib_FT5XX6_OrientPrototype0
0x0021       [8]    __Lib_FT5XX6_OrientPrototype2
0x0029       [8]    __Lib_FT5XX6_OrientPrototype1
0x0031       [8]    __Lib_FT5XX6_OrientPrototype3
0x0039       [0]    _receive_flag
0x003A       [1]    _uart_data
0x003B       [2]    _count_RB1
0x003D       [2]    _count_RB0
0x003F       [4]    _UART_Rdy_Ptr
0x0043       [4]    _UART_Tx_Idle_Ptr
0x0047       [4]    _UART_Wr_Ptr
0x004B       [4]    _UART_Rd_Ptr
0x004F       [1]    _ReceiveData
0x0050       [1]    _ft5xx6_gest_move_left
0x0051       [1]    _ft5xx6_gest_move_down
0x0052       [1]    _ft5xx6_gest_move_right
0x0053       [1]    _ft5xx6_gest_move_up
0x0054       [1]    FARG_UART1_Write_data_
0x0F81       [1]    PORTB
0x0F82       [0]    RC0_bit
0x0F82       [1]    PORTC
0x0F83       [0]    RD0_bit
0x0F83       [1]    PORTD
0x0F84       [1]    PORTE
0x0F8A       [1]    LATB
0x0F8B       [1]    LATC
0x0F8C       [1]    LATD
0x0F8D       [1]    LATE
0x0F93       [0]    TRISB0_bit
0x0F94       [0]    TRISC0_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC6_bit
0x0F95       [0]    TRISD0_bit
0x0F96       [0]    TRISE0_bit
0x0F96       [0]    TRISE1_bit
0x0F9D       [0]    RCIE_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [1]    PIR1
0x0FA0       [1]    PIE2
0x0FA1       [1]    PIR2
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB4       [1]    CMCON
0x0FB8       [1]    BAUDCON
0x0FC1       [1]    ADCON1
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF0       [1]    INTCON3
0x0FF1       [1]    INTCON2
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    PEIE_bit
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF6       [3]    TBLPTR
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x01E8       [2]    ?ICS_uart_flag
0x01EA       [8]    ?ICS__Lib_FT5XX6_OrientPrototype0
0x01F2       [8]    ?ICS__Lib_FT5XX6_OrientPrototype2
0x01FA       [8]    ?ICS__Lib_FT5XX6_OrientPrototype1
0x0202       [8]    ?ICS__Lib_FT5XX6_OrientPrototype3
