{
  "design": {
    "design_info": {
      "boundary_crc": "0xC454D979C454D979",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../EDA1.gen/sources_1/bd/frequency_divider",
      "name": "frequency_divider",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "frequency_10_divider_0": "",
      "frequency_10_divider_1": "",
      "frequency_10_divider_2": "",
      "frequency_10_divider_3": "",
      "frequency_10_divider_4": "",
      "frequency_4_divider_0": ""
    },
    "ports": {
      "GND": {
        "direction": "I"
      },
      "CLK": {
        "direction": "I"
      },
      "AN0": {
        "direction": "O"
      },
      "AN1": {
        "direction": "O"
      },
      "AN2": {
        "direction": "O"
      },
      "AN3": {
        "direction": "O"
      }
    },
    "components": {
      "frequency_10_divider_0": {
        "vlnv": "xilinx.com:user:frequency_10_divider:1.0",
        "xci_name": "frequency_divider_frequency_10_divider_0_5",
        "xci_path": "ip\\frequency_divider_frequency_10_divider_0_5\\frequency_divider_frequency_10_divider_0_5.xci",
        "inst_hier_path": "frequency_10_divider_0"
      },
      "frequency_10_divider_1": {
        "vlnv": "xilinx.com:user:frequency_10_divider:1.0",
        "xci_name": "frequency_divider_frequency_10_divider_1_0",
        "xci_path": "ip\\frequency_divider_frequency_10_divider_1_0\\frequency_divider_frequency_10_divider_1_0.xci",
        "inst_hier_path": "frequency_10_divider_1"
      },
      "frequency_10_divider_2": {
        "vlnv": "xilinx.com:user:frequency_10_divider:1.0",
        "xci_name": "frequency_divider_frequency_10_divider_2_0",
        "xci_path": "ip\\frequency_divider_frequency_10_divider_2_0\\frequency_divider_frequency_10_divider_2_0.xci",
        "inst_hier_path": "frequency_10_divider_2"
      },
      "frequency_10_divider_3": {
        "vlnv": "xilinx.com:user:frequency_10_divider:1.0",
        "xci_name": "frequency_divider_frequency_10_divider_3_0",
        "xci_path": "ip\\frequency_divider_frequency_10_divider_3_0\\frequency_divider_frequency_10_divider_3_0.xci",
        "inst_hier_path": "frequency_10_divider_3"
      },
      "frequency_10_divider_4": {
        "vlnv": "xilinx.com:user:frequency_10_divider:1.0",
        "xci_name": "frequency_divider_frequency_10_divider_4_0",
        "xci_path": "ip\\frequency_divider_frequency_10_divider_4_0\\frequency_divider_frequency_10_divider_4_0.xci",
        "inst_hier_path": "frequency_10_divider_4"
      },
      "frequency_4_divider_0": {
        "vlnv": "xilinx.com:user:frequency_4_divider:1.0",
        "xci_name": "frequency_divider_frequency_4_divider_0_1",
        "xci_path": "ip\\frequency_divider_frequency_4_divider_0_1\\frequency_divider_frequency_4_divider_0_1.xci",
        "inst_hier_path": "frequency_4_divider_0"
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "frequency_10_divider_0/CLK"
        ]
      },
      "GND_1": {
        "ports": [
          "GND",
          "frequency_10_divider_0/GND",
          "frequency_10_divider_1/GND",
          "frequency_10_divider_2/GND",
          "frequency_10_divider_3/GND",
          "frequency_10_divider_4/GND",
          "frequency_4_divider_0/GND"
        ]
      },
      "frequency_10_divider_0_y": {
        "ports": [
          "frequency_10_divider_0/y",
          "frequency_10_divider_1/CLK"
        ]
      },
      "frequency_10_divider_1_y": {
        "ports": [
          "frequency_10_divider_1/y",
          "frequency_10_divider_2/CLK"
        ]
      },
      "frequency_10_divider_2_y": {
        "ports": [
          "frequency_10_divider_2/y",
          "frequency_10_divider_3/CLK"
        ]
      },
      "frequency_10_divider_3_y": {
        "ports": [
          "frequency_10_divider_3/y",
          "frequency_10_divider_4/CLK"
        ]
      },
      "frequency_10_divider_4_y": {
        "ports": [
          "frequency_10_divider_4/y",
          "frequency_4_divider_0/CLK"
        ]
      },
      "frequency_4_divider_0_AN0": {
        "ports": [
          "frequency_4_divider_0/AN0",
          "AN0"
        ]
      },
      "frequency_4_divider_0_AN1": {
        "ports": [
          "frequency_4_divider_0/AN1",
          "AN1"
        ]
      },
      "frequency_4_divider_0_AN2": {
        "ports": [
          "frequency_4_divider_0/AN2",
          "AN2"
        ]
      },
      "frequency_4_divider_0_AN3": {
        "ports": [
          "frequency_4_divider_0/AN3",
          "AN3"
        ]
      }
    }
  }
}