# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Yongru_Pan_VHDL5_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:19 on Mar 16,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Yongru_Pan_counter
# -- Compiling architecture Counter_Behav of Yongru_Pan_counter
# End time: 15:56:19 on Mar 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/simulation/modelsim/Yongru_Pan_JKFF.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:19 on Mar 16,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/simulation/modelsim/Yongru_Pan_JKFF.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Yongru_Pan_JKFF_vhd_tst
# -- Compiling architecture Yongru_Pan_JKFF_arch of Yongru_Pan_JKFF_vhd_tst
# End time: 15:56:19 on Mar 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Yongru_Pan_JKFF_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Yongru_Pan_JKFF_vhd_tst 
# Start time: 15:56:19 on Mar 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.yongru_pan_jkff_vhd_tst(yongru_pan_jkff_arch)
# ** Warning: (vsim-3473) Component instance "i1 : Yongru_Pan_JKFF" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /yongru_pan_jkff_vhd_tst File: C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/simulation/modelsim/Yongru_Pan_JKFF.vht
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 15:56:31 on Mar 16,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 1
