{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557335710726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557335710742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 19:15:10 2019 " "Processing started: Wed May 08 19:15:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557335710742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557335710742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off POV_GLOBE -c POV_GLOBE " "Command: quartus_map --read_settings_files=on --write_settings_files=off POV_GLOBE -c POV_GLOBE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557335710742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557335711576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557335711576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557335892186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557335892186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pov_globe.v 1 1 " "Found 1 design units, including 1 entities, in source file pov_globe.v" { { "Info" "ISGN_ENTITY_NAME" "1 POV_GLOBE " "Found entity 1: POV_GLOBE" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557335892202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557335892202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557335892210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557335892210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Main.v(101) " "Verilog HDL Implicit Net warning at Main.v(101): created implicit net for \"reset\"" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335892212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "POV_GLOBE " "Elaborating entity \"POV_GLOBE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557335892563 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED POV_GLOBE.v(12) " "Output port \"LED\" at POV_GLOBE.v(12) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR POV_GLOBE.v(21) " "Output port \"DRAM_ADDR\" at POV_GLOBE.v(21) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA POV_GLOBE.v(22) " "Output port \"DRAM_BA\" at POV_GLOBE.v(22) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM POV_GLOBE.v(28) " "Output port \"DRAM_DQM\" at POV_GLOBE.v(28) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N POV_GLOBE.v(23) " "Output port \"DRAM_CAS_N\" at POV_GLOBE.v(23) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE POV_GLOBE.v(24) " "Output port \"DRAM_CKE\" at POV_GLOBE.v(24) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK POV_GLOBE.v(25) " "Output port \"DRAM_CLK\" at POV_GLOBE.v(25) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N POV_GLOBE.v(26) " "Output port \"DRAM_CS_N\" at POV_GLOBE.v(26) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N POV_GLOBE.v(29) " "Output port \"DRAM_RAS_N\" at POV_GLOBE.v(29) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892603 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N POV_GLOBE.v(30) " "Output port \"DRAM_WE_N\" at POV_GLOBE.v(30) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO POV_GLOBE.v(33) " "Output port \"EPCS_ASDO\" at POV_GLOBE.v(33) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK POV_GLOBE.v(35) " "Output port \"EPCS_DCLK\" at POV_GLOBE.v(35) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO POV_GLOBE.v(36) " "Output port \"EPCS_NCSO\" at POV_GLOBE.v(36) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N POV_GLOBE.v(39) " "Output port \"G_SENSOR_CS_N\" at POV_GLOBE.v(39) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK POV_GLOBE.v(41) " "Output port \"I2C_SCLK\" at POV_GLOBE.v(41) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N POV_GLOBE.v(45) " "Output port \"ADC_CS_N\" at POV_GLOBE.v(45) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR POV_GLOBE.v(46) " "Output port \"ADC_SADDR\" at POV_GLOBE.v(46) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK POV_GLOBE.v(47) " "Output port \"ADC_SCLK\" at POV_GLOBE.v(47) has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557335892604 "|POV_GLOBE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main Main:main " "Elaborating entity \"Main\" for hierarchy \"Main:main\"" {  } { { "POV_GLOBE.v" "main" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335893071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_request Main.v(28) " "Verilog HDL or VHDL warning at Main.v(28): object \"data_request\" assigned a value but never read" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557335893081 "|POV_GLOBE|Main:main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_address Main.v(29) " "Verilog HDL or VHDL warning at Main.v(29): object \"new_address\" assigned a value but never read" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557335893081 "|POV_GLOBE|Main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Main.v(147) " "Verilog HDL assignment warning at Main.v(147): truncated value with size 32 to match size of target (13)" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557335893085 "|POV_GLOBE|Main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Main.v(163) " "Verilog HDL assignment warning at Main.v(163): truncated value with size 32 to match size of target (3)" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557335893085 "|POV_GLOBE|Main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Main.v(165) " "Verilog HDL assignment warning at Main.v(165): truncated value with size 32 to match size of target (3)" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557335893085 "|POV_GLOBE|Main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Main.v(193) " "Verilog HDL assignment warning at Main.v(193): truncated value with size 32 to match size of target (6)" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557335893085 "|POV_GLOBE|Main:main"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Main.v(202) " "Verilog HDL Case Statement information at Main.v(202): all case item expressions in this case statement are onehot" {  } { { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 202 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557335893089 "|POV_GLOBE|Main:main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Main:main\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Main:main\|Memory:memory\"" {  } { { "Main.v" "memory" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335893254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Main:main\|Memory:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Main:main\|Memory:memory\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "altsyncram_component" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335893523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main:main\|Memory:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Main:main\|Memory:memory\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335893539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main:main\|Memory:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Main:main\|Memory:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Color_Data.mif " "Parameter \"init_file\" = \"Color_Data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 36 " "Parameter \"numwords_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557335893551 ""}  } { { "Memory.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557335893551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lji1 " "Found entity 1: altsyncram_lji1" {  } { { "db/altsyncram_lji1.tdf" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/db/altsyncram_lji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557335893814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557335893814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lji1 Main:main\|Memory:memory\|altsyncram:altsyncram_component\|altsyncram_lji1:auto_generated " "Elaborating entity \"altsyncram_lji1\" for hierarchy \"Main:main\|Memory:memory\|altsyncram:altsyncram_component\|altsyncram_lji1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335893815 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557335895826 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1557335895864 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1557335895864 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557335895864 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1557335895864 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[2\] GND pin " "The pin \"GPIO\[2\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[7\] GND pin " "The pin \"GPIO\[7\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[17\] GND pin " "The pin \"GPIO\[17\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[18\] GND pin " "The pin \"GPIO\[18\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] GND pin " "The pin \"GPIO\[29\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1557335895867 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1557335895867 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335895954 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557335895954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557335895954 "|POV_GLOBE|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557335895954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557335896136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557335897178 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Main:main\|Memory:memory\|altsyncram:altsyncram_component\|altsyncram_lji1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Main:main\|Memory:memory\|altsyncram:altsyncram_component\|altsyncram_lji1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_lji1.tdf" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/db/altsyncram_lji1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Memory.v" 86 0 0 } } { "Main.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v" 98 0 0 } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 70 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335897269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557335897810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557335897810 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[0\] " "No output dependent on input pin \"GPIO_IN\[0\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|GPIO_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[1\] " "No output dependent on input pin \"GPIO_IN\[1\]\"" {  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557335898110 "|POV_GLOBE|GPIO_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557335898110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557335898113 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557335898113 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1557335898113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557335898113 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557335898113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557335898113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557335898272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 19:18:18 2019 " "Processing ended: Wed May 08 19:18:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557335898272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:08 " "Elapsed time: 00:03:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557335898272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557335898272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557335898272 ""}
