---
title: '3-Stage RISC-V CPU'
date: Dec 2021
date_display: "Fall 2021"
featured_image: '/images/projects/riscv-cpu.png'
excerpt: Pipelined CPU Designed from Scratch Operating at 85 MHz
external_link: 
type: project

---
![](/images/projects/riscv-cpu.png)


EECS 151 Class Project (Awarded Apple Design Award)