#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 15 13:04:17 2024
# Process ID: 21944
# Current directory: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17164 C:\Users\reese_ford1\Documents\GitHub\ARM-Lab\ARM-Project\ARM-Project.xpr
# Log file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/vivado.log
# Journal file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project\vivado.jou
# Running On: ROG-115-12, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34033 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
set_property top datapath [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top datapath [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:172]
INFO: [VRFC 10-2458] undeclared symbol read_data, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:180]
INFO: [VRFC 10-2458] undeclared symbol write_back, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:182]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_mem_read_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:262]
ERROR: [VRFC 10-1280] procedural assignment to a non-register er_write_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:265]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:172]
INFO: [VRFC 10-2458] undeclared symbol read_data, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:180]
INFO: [VRFC 10-2458] undeclared symbol write_back, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:182]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:172]
INFO: [VRFC 10-2458] undeclared symbol write_back, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:182]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:172]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'write_data' might have multiple concurrent drivers [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_behav -key {Behavioral:sim_1:Functional:datapath} -tclbatch {datapath.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
WARNING: Simulation object /regfile_test/read_clk was not found in the design.
WARNING: Simulation object /regfile_test/write_clk was not found in the design.
WARNING: Simulation object /regfile_test/read_register1 was not found in the design.
WARNING: Simulation object /regfile_test/read_register2 was not found in the design.
WARNING: Simulation object /regfile_test/write_register was not found in the design.
WARNING: Simulation object /regfile_test/write_data was not found in the design.
WARNING: Simulation object /regfile_test/reg_write was not found in the design.
WARNING: Simulation object /regfile_test/read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/tc was not found in the design.
WARNING: Simulation object /regfile_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg
WARNING: Simulation object /control_test/tc was not found in the design.
WARNING: Simulation object /control_test/ts was not found in the design.
WARNING: Simulation object /control_test/opcode was not found in the design.
WARNING: Simulation object /control_test/reg2_loc was not found in the design.
WARNING: Simulation object /control_test/uncondbranch was not found in the design.
WARNING: Simulation object /control_test/branch was not found in the design.
WARNING: Simulation object /control_test/mem_read was not found in the design.
WARNING: Simulation object /control_test/mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/alu_op was not found in the design.
WARNING: Simulation object /control_test/mem_write was not found in the design.
WARNING: Simulation object /control_test/alu_src was not found in the design.
WARNING: Simulation object /control_test/reg_write was not found in the design.
WARNING: Simulation object /control_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /control_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /control_test/er_branch was not found in the design.
WARNING: Simulation object /control_test/er_mem_read was not found in the design.
WARNING: Simulation object /control_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/er_alu_op was not found in the design.
WARNING: Simulation object /control_test/er_mem_write was not found in the design.
WARNING: Simulation object /control_test/er_alu_src was not found in the design.
WARNING: Simulation object /control_test/er_reg_write was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg
WARNING: Simulation object /sign_extender_test/tc was not found in the design.
WARNING: Simulation object /sign_extender_test/ts was not found in the design.
WARNING: Simulation object /sign_extender_test/instruction was not found in the design.
WARNING: Simulation object /sign_extender_test/sign_extended_output was not found in the design.
WARNING: Simulation object /sign_extender_test/er_sign_extended_output was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg
WARNING: Simulation object /iDecode_test/tc was not found in the design.
WARNING: Simulation object /iDecode_test/ts was not found in the design.
WARNING: Simulation object /iDecode_test/clk was not found in the design.
WARNING: Simulation object /iDecode_test/read_clk was not found in the design.
WARNING: Simulation object /iDecode_test/write_clk was not found in the design.
WARNING: Simulation object /iDecode_test/instruction was not found in the design.
WARNING: Simulation object /iDecode_test/write_data was not found in the design.
WARNING: Simulation object /iDecode_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/branch was not found in the design.
WARNING: Simulation object /iDecode_test/mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/opcode was not found in the design.
WARNING: Simulation object /iDecode_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/er_branch was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg
WARNING: Simulation object /fd_integration/tc was not found in the design.
WARNING: Simulation object /fd_integration/ts was not found in the design.
WARNING: Simulation object /fd_integration/clk was not found in the design.
WARNING: Simulation object /fd_integration/reset was not found in the design.
WARNING: Simulation object /fd_integration/pc_src was not found in the design.
WARNING: Simulation object /fd_integration/branch_target was not found in the design.
WARNING: Simulation object /fd_integration/cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/decode_clk was not found in the design.
WARNING: Simulation object /fd_integration/read_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_data was not found in the design.
WARNING: Simulation object /fd_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/branch was not found in the design.
WARNING: Simulation object /fd_integration/mem_read was not found in the design.
WARNING: Simulation object /fd_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/alu_op was not found in the design.
WARNING: Simulation object /fd_integration/mem_write was not found in the design.
WARNING: Simulation object /fd_integration/alu_src was not found in the design.
WARNING: Simulation object /fd_integration/reg_write was not found in the design.
WARNING: Simulation object /fd_integration/read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/opcode was not found in the design.
WARNING: Simulation object /fd_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/er_branch was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fd_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fd_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg
WARNING: Simulation object /alu_test/tc was not found in the design.
WARNING: Simulation object /alu_test/ts was not found in the design.
WARNING: Simulation object /alu_test/a was not found in the design.
WARNING: Simulation object /alu_test/b was not found in the design.
WARNING: Simulation object /alu_test/alu_control was not found in the design.
WARNING: Simulation object /alu_test/alu_result was not found in the design.
WARNING: Simulation object /alu_test/zero was not found in the design.
WARNING: Simulation object /alu_test/er_alu_result was not found in the design.
WARNING: Simulation object /alu_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg
WARNING: Simulation object /alu_control_test/tc was not found in the design.
WARNING: Simulation object /alu_control_test/ts was not found in the design.
WARNING: Simulation object /alu_control_test/alu_op was not found in the design.
WARNING: Simulation object /alu_control_test/opcode was not found in the design.
WARNING: Simulation object /alu_control_test/alu_control was not found in the design.
WARNING: Simulation object /alu_control_test/er_alu_control was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg
WARNING: Simulation object /iExecute_test/tc was not found in the design.
WARNING: Simulation object /iExecute_test/ts was not found in the design.
WARNING: Simulation object /iExecute_test/cur_pc was not found in the design.
WARNING: Simulation object /iExecute_test/read_data1 was not found in the design.
WARNING: Simulation object /iExecute_test/read_data2 was not found in the design.
WARNING: Simulation object /iExecute_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iExecute_test/branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/zero was not found in the design.
WARNING: Simulation object /iExecute_test/alu_op was not found in the design.
WARNING: Simulation object /iExecute_test/opcode was not found in the design.
WARNING: Simulation object /iExecute_test/alu_src was not found in the design.
WARNING: Simulation object /iExecute_test/er_branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/er_alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg
WARNING: Simulation object /fde_integration/tc was not found in the design.
WARNING: Simulation object /fde_integration/ts was not found in the design.
WARNING: Simulation object /fde_integration/clk was not found in the design.
WARNING: Simulation object /fde_integration/reset was not found in the design.
WARNING: Simulation object /fde_integration/pc_src was not found in the design.
WARNING: Simulation object /fde_integration/branch_target was not found in the design.
WARNING: Simulation object /fde_integration/cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/decode_clk was not found in the design.
WARNING: Simulation object /fde_integration/read_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_data was not found in the design.
WARNING: Simulation object /fde_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/branch was not found in the design.
WARNING: Simulation object /fde_integration/mem_read was not found in the design.
WARNING: Simulation object /fde_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/alu_op was not found in the design.
WARNING: Simulation object /fde_integration/mem_write was not found in the design.
WARNING: Simulation object /fde_integration/alu_src was not found in the design.
WARNING: Simulation object /fde_integration/reg_write was not found in the design.
WARNING: Simulation object /fde_integration/read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/iD/X_REG/read_register2 was not found in the design.
WARNING: Simulation object /fde_integration/opcode was not found in the design.
WARNING: Simulation object /fde_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/er_branch was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fde_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fde_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/er_opcode was not found in the design.
WARNING: Simulation object /fde_integration/alu_result was not found in the design.
WARNING: Simulation object /fde_integration/zero was not found in the design.
WARNING: Simulation object /fde_integration/er_branch_target was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_result was not found in the design.
WARNING: Simulation object /fde_integration/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg
WARNING: Simulation object /iMemory_test/tc was not found in the design.
WARNING: Simulation object /iMemory_test/ts was not found in the design.
WARNING: Simulation object /iMemory_test/uncondbranch was not found in the design.
WARNING: Simulation object /iMemory_test/branch was not found in the design.
WARNING: Simulation object /iMemory_test/clk was not found in the design.
WARNING: Simulation object /iMemory_test/zero was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write_data was not found in the design.
WARNING: Simulation object /iMemory_test/pc_src was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/address was not found in the design.
WARNING: Simulation object /iMemory_test/er_mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/er_pc_src was not found in the design.
source datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData.data referenced on C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v at line 22 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/regData.data referenced on C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/ramData.data referenced on C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 2: Fail: |instruction| time = 10 ns | er = f84402c9 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 10 ns | er = 11111000010 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 10 ns | er = 40 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 8: Fail: |mem_read| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 9: Fail: |mem_to_reg| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |alu_src| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |reg_write| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 14: Fail: |read_data1| time = 10 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 10 ns | er = 80 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 17: Fail: |mem_read_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 18: Fail: |write_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 2: | ADD X10, X19, X9
--- Step 1: Fail: |cur_pc| time = 15 ns | er = 4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 15 ns | er = 8b09026a | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 15 ns | er = 10001011000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 15 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 15 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 15 ns | er = 10 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 15 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 15 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 3: | SUB X11, X20, X10
--- Step 1: Fail: |cur_pc| time = 25 ns | er = 8 | ar = 4 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 25 ns | er = cb0a028b | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 25 ns | er = 11001011000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 25 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 25 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 25 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 25 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |alu_result| time = 25 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |zero| time = 25 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 4: | STUR X11, [X22, #96]
--- Step 1: Fail: |cur_pc| time = 35 ns | er = 12 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 35 ns | er = f80602cb | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 35 ns | er = 11111000000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 35 ns | er = 60 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 35 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
--- Step 11: Fail: |mem_write| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 13: Pass: |reg_write| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |read_data1| time = 35 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |read_data2| time = 35 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |alu_result| time = 35 ns | er = 112 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
--- Step 1: Fail: |cur_pc| time = 45 ns | er = 16 | ar = 12 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 45 ns | er = b4ffff6b | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 45 ns | er = 10110100111 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 45 ns | er = fffffffffffffffb | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |branch| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 45 ns | er = 1 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 11: Pass: |mem_write| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 45 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |branch_target| time = 45 ns | er = -4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |alu_result| time = 45 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 17: Fail: |zero| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 6: | CBZ X11, 8
--- Step 1: Fail: |cur_pc| time = 55 ns | er = 20 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 55 ns | er = b4000109 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 55 ns | er = 10110100000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 55 ns | er = 8 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 55 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |branch| time = 55 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 55 ns | er = 1 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 11: Pass: |mem_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |read_data2| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |branch_target| time = 55 ns | er = 52 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 7: | B 64
--- Step 1: Fail: |cur_pc| time = 65 ns | er = 24 | ar = 20 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 65 ns | er = 14000040 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 65 ns | er = 10100000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 65 ns | er = 40 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 6: Fail: |uncondbranch| time = 65 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 7: Pass: |branch| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 65 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 65 ns | er = 280 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 8: | B -55
--- Step 1: Fail: |cur_pc| time = 75 ns | er = 28 | ar = 24 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 75 ns | er = 17ffffc9 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 75 ns | er = 10111111 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 75 ns | er = ffffffffffffffc9 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 6: Fail: |uncondbranch| time = 75 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 7: Pass: |branch| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 75 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 75 ns | er = -192 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 9: | ORR X9, X10, X21
--- Step 1: Fail: |cur_pc| time = 85 ns | er = 32 | ar = 28 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 85 ns | er = aa150149 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 85 ns | er = 10101010000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 85 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 85 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 14: Pass: |read_data2| time = 85 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |alu_result| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 10: | AND X9, X22, X10
--- Step 1: Fail: |cur_pc| time = 95 ns | er = 36 | ar = 32 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 95 ns | er = 8a0a02c9 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 95 ns | er = 10001010000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 95 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 95 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 95 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++

Pass Count = 79
Fail Count = 82

******* END TEST RESULTS *******

$finish called at time : 100 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 707
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.219 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'write_data' might have multiple concurrent drivers [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: Simulation object /datapath/pc_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/instr_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/sign_extended_output_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/reg2_loc_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/uncondbranch_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/branch_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_read_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_to_reg_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/alu_op_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_write_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/alu_src_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/reg_write_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/read_data1_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/read_data2_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/opcode_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_read_data_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/pc_src_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/write_data_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/branch_target_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/alu_result_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/zero_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: File C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData.data referenced on C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v at line 22 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/regData.data referenced on C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/ramData.data referenced on C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 2: Fail: |instruction| time = 10 ns | er = f84402c9 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 10 ns | er = 11111000010 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 10 ns | er = 40 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 8: Fail: |mem_read| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 9: Fail: |mem_to_reg| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |alu_src| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |reg_write| time = 10 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 14: Fail: |read_data1| time = 10 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 10 ns | er = 80 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 17: Fail: |mem_read_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 18: Fail: |write_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 2: | ADD X10, X19, X9
--- Step 1: Fail: |cur_pc| time = 15 ns | er = 4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 15 ns | er = 8b09026a | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 15 ns | er = 10001011000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 15 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 15 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 15 ns | er = 10 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 15 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 15 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 3: | SUB X11, X20, X10
--- Step 1: Fail: |cur_pc| time = 25 ns | er = 8 | ar = 4 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 25 ns | er = cb0a028b | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 25 ns | er = 11001011000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 25 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 25 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 25 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 25 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |alu_result| time = 25 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |zero| time = 25 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 4: | STUR X11, [X22, #96]
--- Step 1: Fail: |cur_pc| time = 35 ns | er = 12 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 35 ns | er = f80602cb | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 35 ns | er = 11111000000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 35 ns | er = 60 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 35 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
--- Step 11: Fail: |mem_write| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 13: Pass: |reg_write| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |read_data1| time = 35 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |read_data2| time = 35 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |alu_result| time = 35 ns | er = 112 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
--- Step 1: Fail: |cur_pc| time = 45 ns | er = 16 | ar = 12 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 45 ns | er = b4ffff6b | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 45 ns | er = 10110100111 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 45 ns | er = fffffffffffffffb | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |branch| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 45 ns | er = 1 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 11: Pass: |mem_write| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 45 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |branch_target| time = 45 ns | er = -4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |alu_result| time = 45 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 17: Fail: |zero| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 6: | CBZ X11, 8
--- Step 1: Fail: |cur_pc| time = 55 ns | er = 20 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 55 ns | er = b4000109 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 55 ns | er = 10110100000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 55 ns | er = 8 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 55 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |branch| time = 55 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 55 ns | er = 1 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 11: Pass: |mem_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |read_data2| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |branch_target| time = 55 ns | er = 52 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 7: | B 64
--- Step 1: Fail: |cur_pc| time = 65 ns | er = 24 | ar = 20 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 65 ns | er = 14000040 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 65 ns | er = 10100000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 65 ns | er = 40 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 6: Fail: |uncondbranch| time = 65 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 7: Pass: |branch| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 65 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 65 ns | er = 280 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 8: | B -55
--- Step 1: Fail: |cur_pc| time = 75 ns | er = 28 | ar = 24 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 75 ns | er = 17ffffc9 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 75 ns | er = 10111111 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 75 ns | er = ffffffffffffffc9 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 6: Fail: |uncondbranch| time = 75 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 7: Pass: |branch| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 75 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 75 ns | er = -192 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 9: | ORR X9, X10, X21
--- Step 1: Fail: |cur_pc| time = 85 ns | er = 32 | ar = 28 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 85 ns | er = aa150149 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 85 ns | er = 10101010000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 85 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 85 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 14: Pass: |read_data2| time = 85 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |alu_result| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 10: | AND X9, X22, X10
--- Step 1: Fail: |cur_pc| time = 95 ns | er = 36 | ar = 32 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 95 ns | er = 8a0a02c9 | ar = 0 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 95 ns | er = 10001010000 | ar = 0 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 95 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 95 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 95 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++

Pass Count = 79
Fail Count = 82

******* END TEST RESULTS *******

$finish called at time : 100 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 707
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg
set_property xsim.view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg} [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'write_data' might have multiple concurrent drivers [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 17: Fail: |mem_read_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 18: Fail: |write_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 2: | ADD X10, X19, X9
--- Step 1: Fail: |cur_pc| time = 15 ns | er = 4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 15 ns | er = 8b09026a | ar = f84402c9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 15 ns | er = 10001011000 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |mem_read| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 8: Fail: |mem_to_reg| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 9: Fail: |alu_op| time = 15 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 11: Fail: |alu_src| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 12: Pass: |reg_write| time = 15 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 15 ns | er = 10 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 15 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 15 ns | er = 30 | ar = 80 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 3: | SUB X11, X20, X10
--- Step 1: Fail: |cur_pc| time = 25 ns | er = 8 | ar = 4 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 25 ns | er = cb0a028b | ar = 8b09026a | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 25 ns | er = 11001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 25 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 25 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 25 ns | er = 30 | ar = 10 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 25 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |alu_result| time = 25 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |zero| time = 25 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 4: | STUR X11, [X22, #96]
--- Step 1: Fail: |cur_pc| time = 35 ns | er = 12 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 35 ns | er = f80602cb | ar = cb0a028b | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 35 ns | er = 11111000000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 35 ns | er = 60 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 35 ns | er = 0 | ar = 10 | er_bits = 2 | ar_bits = 2 ---
--- Step 11: Fail: |mem_write| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |reg_write| time = 35 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 14: Fail: |read_data1| time = 35 ns | er = 16 | ar = 30 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |read_data2| time = 35 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |alu_result| time = 35 ns | er = 112 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
--- Step 1: Fail: |cur_pc| time = 45 ns | er = 16 | ar = 12 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 45 ns | er = b4ffff6b | ar = f80602cb | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 45 ns | er = 10110100111 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 45 ns | er = fffffffffffffffb | ar = 60 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 45 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |branch| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 45 ns | er = 1 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
--- Step 11: Fail: |mem_write| time = 45 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 45 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 13: Pass: |reg_write| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 45 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |branch_target| time = 45 ns | er = -4 | ar = 396 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 45 ns | er = 0 | ar = 112 | er_bits = 64 | ar_bits = 64 ---
--- Step 17: Fail: |zero| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 6: | CBZ X11, 8
--- Step 1: Fail: |cur_pc| time = 55 ns | er = 20 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 55 ns | er = b4000109 | ar = b4ffff6b | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 55 ns | er = 10110100000 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 55 ns | er = 8 | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 55 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 55 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 55 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |read_data2| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |branch_target| time = 55 ns | er = 52 | ar = -4 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 17: Fail: |zero| time = 55 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
Test Case 7: | B 64
--- Step 1: Fail: |cur_pc| time = 65 ns | er = 24 | ar = 20 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 65 ns | er = 14000040 | ar = b4000109 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 65 ns | er = 10100000 | ar = 10110100000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 65 ns | er = 40 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 65 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 6: Fail: |uncondbranch| time = 65 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 7: Fail: |branch| time = 65 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 65 ns | er = 0 | ar = 1 | er_bits = 2 | ar_bits = 2 ---
+++ Step 11: Pass: |mem_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 65 ns | er = 280 | ar = 52 | er_bits = 64 | ar_bits = 64 ---
Test Case 8: | B -55
--- Step 1: Fail: |cur_pc| time = 75 ns | er = 28 | ar = 24 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 75 ns | er = 17ffffc9 | ar = 14000040 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 75 ns | er = 10111111 | ar = 10100000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 75 ns | er = ffffffffffffffc9 | ar = 40 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 75 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 75 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 75 ns | er = -192 | ar = 280 | er_bits = 64 | ar_bits = 64 ---
Test Case 9: | ORR X9, X10, X21
--- Step 1: Fail: |cur_pc| time = 85 ns | er = 32 | ar = 28 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 85 ns | er = aa150149 | ar = 17ffffc9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 85 ns | er = 10101010000 | ar = 10111111 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 5: Fail: |uncondbranch| time = 85 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |branch| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 85 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 85 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 14: Pass: |read_data2| time = 85 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |alu_result| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |zero| time = 85 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
Test Case 10: | AND X9, X22, X10
--- Step 1: Fail: |cur_pc| time = 95 ns | er = 36 | ar = 32 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 95 ns | er = 8a0a02c9 | ar = aa150149 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 95 ns | er = 10001010000 | ar = 10101010000 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 95 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 95 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 95 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++

Pass Count = 84
Fail Count = 77

******* END TEST RESULTS *******

$finish called at time : 100 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 707
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:335]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:381]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:657]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:703]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_behav -key {Behavioral:sim_1:Functional:datapath} -tclbatch {datapath.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
WARNING: Simulation object /regfile_test/read_clk was not found in the design.
WARNING: Simulation object /regfile_test/write_clk was not found in the design.
WARNING: Simulation object /regfile_test/read_register1 was not found in the design.
WARNING: Simulation object /regfile_test/read_register2 was not found in the design.
WARNING: Simulation object /regfile_test/write_register was not found in the design.
WARNING: Simulation object /regfile_test/write_data was not found in the design.
WARNING: Simulation object /regfile_test/reg_write was not found in the design.
WARNING: Simulation object /regfile_test/read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/tc was not found in the design.
WARNING: Simulation object /regfile_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg
WARNING: Simulation object /control_test/tc was not found in the design.
WARNING: Simulation object /control_test/ts was not found in the design.
WARNING: Simulation object /control_test/opcode was not found in the design.
WARNING: Simulation object /control_test/reg2_loc was not found in the design.
WARNING: Simulation object /control_test/uncondbranch was not found in the design.
WARNING: Simulation object /control_test/branch was not found in the design.
WARNING: Simulation object /control_test/mem_read was not found in the design.
WARNING: Simulation object /control_test/mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/alu_op was not found in the design.
WARNING: Simulation object /control_test/mem_write was not found in the design.
WARNING: Simulation object /control_test/alu_src was not found in the design.
WARNING: Simulation object /control_test/reg_write was not found in the design.
WARNING: Simulation object /control_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /control_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /control_test/er_branch was not found in the design.
WARNING: Simulation object /control_test/er_mem_read was not found in the design.
WARNING: Simulation object /control_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/er_alu_op was not found in the design.
WARNING: Simulation object /control_test/er_mem_write was not found in the design.
WARNING: Simulation object /control_test/er_alu_src was not found in the design.
WARNING: Simulation object /control_test/er_reg_write was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg
WARNING: Simulation object /sign_extender_test/tc was not found in the design.
WARNING: Simulation object /sign_extender_test/ts was not found in the design.
WARNING: Simulation object /sign_extender_test/instruction was not found in the design.
WARNING: Simulation object /sign_extender_test/sign_extended_output was not found in the design.
WARNING: Simulation object /sign_extender_test/er_sign_extended_output was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg
WARNING: Simulation object /iDecode_test/tc was not found in the design.
WARNING: Simulation object /iDecode_test/ts was not found in the design.
WARNING: Simulation object /iDecode_test/clk was not found in the design.
WARNING: Simulation object /iDecode_test/read_clk was not found in the design.
WARNING: Simulation object /iDecode_test/write_clk was not found in the design.
WARNING: Simulation object /iDecode_test/instruction was not found in the design.
WARNING: Simulation object /iDecode_test/write_data was not found in the design.
WARNING: Simulation object /iDecode_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/branch was not found in the design.
WARNING: Simulation object /iDecode_test/mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/opcode was not found in the design.
WARNING: Simulation object /iDecode_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/er_branch was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg
WARNING: Simulation object /fd_integration/tc was not found in the design.
WARNING: Simulation object /fd_integration/ts was not found in the design.
WARNING: Simulation object /fd_integration/clk was not found in the design.
WARNING: Simulation object /fd_integration/reset was not found in the design.
WARNING: Simulation object /fd_integration/pc_src was not found in the design.
WARNING: Simulation object /fd_integration/branch_target was not found in the design.
WARNING: Simulation object /fd_integration/cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/decode_clk was not found in the design.
WARNING: Simulation object /fd_integration/read_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_data was not found in the design.
WARNING: Simulation object /fd_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/branch was not found in the design.
WARNING: Simulation object /fd_integration/mem_read was not found in the design.
WARNING: Simulation object /fd_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/alu_op was not found in the design.
WARNING: Simulation object /fd_integration/mem_write was not found in the design.
WARNING: Simulation object /fd_integration/alu_src was not found in the design.
WARNING: Simulation object /fd_integration/reg_write was not found in the design.
WARNING: Simulation object /fd_integration/read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/opcode was not found in the design.
WARNING: Simulation object /fd_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/er_branch was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fd_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fd_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg
WARNING: Simulation object /alu_test/tc was not found in the design.
WARNING: Simulation object /alu_test/ts was not found in the design.
WARNING: Simulation object /alu_test/a was not found in the design.
WARNING: Simulation object /alu_test/b was not found in the design.
WARNING: Simulation object /alu_test/alu_control was not found in the design.
WARNING: Simulation object /alu_test/alu_result was not found in the design.
WARNING: Simulation object /alu_test/zero was not found in the design.
WARNING: Simulation object /alu_test/er_alu_result was not found in the design.
WARNING: Simulation object /alu_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg
WARNING: Simulation object /alu_control_test/tc was not found in the design.
WARNING: Simulation object /alu_control_test/ts was not found in the design.
WARNING: Simulation object /alu_control_test/alu_op was not found in the design.
WARNING: Simulation object /alu_control_test/opcode was not found in the design.
WARNING: Simulation object /alu_control_test/alu_control was not found in the design.
WARNING: Simulation object /alu_control_test/er_alu_control was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg
WARNING: Simulation object /iExecute_test/tc was not found in the design.
WARNING: Simulation object /iExecute_test/ts was not found in the design.
WARNING: Simulation object /iExecute_test/cur_pc was not found in the design.
WARNING: Simulation object /iExecute_test/read_data1 was not found in the design.
WARNING: Simulation object /iExecute_test/read_data2 was not found in the design.
WARNING: Simulation object /iExecute_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iExecute_test/branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/zero was not found in the design.
WARNING: Simulation object /iExecute_test/alu_op was not found in the design.
WARNING: Simulation object /iExecute_test/opcode was not found in the design.
WARNING: Simulation object /iExecute_test/alu_src was not found in the design.
WARNING: Simulation object /iExecute_test/er_branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/er_alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg
WARNING: Simulation object /fde_integration/tc was not found in the design.
WARNING: Simulation object /fde_integration/ts was not found in the design.
WARNING: Simulation object /fde_integration/clk was not found in the design.
WARNING: Simulation object /fde_integration/reset was not found in the design.
WARNING: Simulation object /fde_integration/pc_src was not found in the design.
WARNING: Simulation object /fde_integration/branch_target was not found in the design.
WARNING: Simulation object /fde_integration/cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/decode_clk was not found in the design.
WARNING: Simulation object /fde_integration/read_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_data was not found in the design.
WARNING: Simulation object /fde_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/branch was not found in the design.
WARNING: Simulation object /fde_integration/mem_read was not found in the design.
WARNING: Simulation object /fde_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/alu_op was not found in the design.
WARNING: Simulation object /fde_integration/mem_write was not found in the design.
WARNING: Simulation object /fde_integration/alu_src was not found in the design.
WARNING: Simulation object /fde_integration/reg_write was not found in the design.
WARNING: Simulation object /fde_integration/read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/iD/X_REG/read_register2 was not found in the design.
WARNING: Simulation object /fde_integration/opcode was not found in the design.
WARNING: Simulation object /fde_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/er_branch was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fde_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fde_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/er_opcode was not found in the design.
WARNING: Simulation object /fde_integration/alu_result was not found in the design.
WARNING: Simulation object /fde_integration/zero was not found in the design.
WARNING: Simulation object /fde_integration/er_branch_target was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_result was not found in the design.
WARNING: Simulation object /fde_integration/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg
WARNING: Simulation object /iMemory_test/tc was not found in the design.
WARNING: Simulation object /iMemory_test/ts was not found in the design.
WARNING: Simulation object /iMemory_test/uncondbranch was not found in the design.
WARNING: Simulation object /iMemory_test/branch was not found in the design.
WARNING: Simulation object /iMemory_test/clk was not found in the design.
WARNING: Simulation object /iMemory_test/zero was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write_data was not found in the design.
WARNING: Simulation object /iMemory_test/pc_src was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/address was not found in the design.
WARNING: Simulation object /iMemory_test/er_mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/er_pc_src was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg
source datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 17: Fail: |mem_read_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 19: Fail: |write_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 2: | ADD X10, X19, X9
--- Step 1: Fail: |cur_pc| time = 15 ns | er = 4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 15 ns | er = 8b09026a | ar = f84402c9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 15 ns | er = 10001011000 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |mem_read| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 8: Fail: |mem_to_reg| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 9: Fail: |alu_op| time = 15 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 11: Fail: |alu_src| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 12: Pass: |reg_write| time = 15 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 15 ns | er = 10 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 15 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 15 ns | er = 30 | ar = 80 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 3: | SUB X11, X20, X10
--- Step 1: Fail: |cur_pc| time = 25 ns | er = 8 | ar = 4 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 25 ns | er = cb0a028b | ar = 8b09026a | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 25 ns | er = 11001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 25 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 25 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 25 ns | er = 30 | ar = 10 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 25 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |alu_result| time = 25 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |zero| time = 25 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 4: | STUR X11, [X22, #96]
--- Step 1: Fail: |cur_pc| time = 35 ns | er = 12 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 35 ns | er = f80602cb | ar = cb0a028b | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 35 ns | er = 11111000000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 35 ns | er = 60 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 35 ns | er = 0 | ar = 10 | er_bits = 2 | ar_bits = 2 ---
--- Step 11: Fail: |mem_write| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |reg_write| time = 35 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 14: Fail: |read_data1| time = 35 ns | er = 16 | ar = 30 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |read_data2| time = 35 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |alu_result| time = 35 ns | er = 112 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
--- Step 1: Fail: |cur_pc| time = 45 ns | er = 16 | ar = 12 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 45 ns | er = b4ffff6b | ar = f80602cb | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 45 ns | er = 10110100111 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 45 ns | er = fffffffffffffffb | ar = 60 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 45 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |branch| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 45 ns | er = 1 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
--- Step 11: Fail: |mem_write| time = 45 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 45 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 13: Pass: |reg_write| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 45 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |branch_target| time = 45 ns | er = -4 | ar = 396 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 45 ns | er = 0 | ar = 112 | er_bits = 64 | ar_bits = 64 ---
--- Step 17: Fail: |zero| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 6: | CBZ X11, 8
--- Step 1: Fail: |cur_pc| time = 55 ns | er = 20 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 55 ns | er = b4000109 | ar = b4ffff6b | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 55 ns | er = 10110100000 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 55 ns | er = 8 | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 55 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 55 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 55 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |read_data2| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |branch_target| time = 55 ns | er = 52 | ar = -4 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 7: | B 64
--- Step 1: Fail: |cur_pc| time = 65 ns | er = 24 | ar = 20 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 65 ns | er = 14000040 | ar = b4000109 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 65 ns | er = 10100000 | ar = 10110100000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 65 ns | er = 40 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 65 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 6: Fail: |uncondbranch| time = 65 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 7: Fail: |branch| time = 65 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 65 ns | er = 0 | ar = 1 | er_bits = 2 | ar_bits = 2 ---
+++ Step 11: Pass: |mem_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 65 ns | er = 280 | ar = 52 | er_bits = 64 | ar_bits = 64 ---
Test Case 8: | B -55
--- Step 1: Fail: |cur_pc| time = 75 ns | er = 28 | ar = 24 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 75 ns | er = 17ffffc9 | ar = 14000040 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 75 ns | er = 10111111 | ar = 10100000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 75 ns | er = ffffffffffffffc9 | ar = 40 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 75 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 75 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 75 ns | er = -192 | ar = 280 | er_bits = 64 | ar_bits = 64 ---
Test Case 9: | ORR X9, X10, X21
--- Step 1: Fail: |cur_pc| time = 85 ns | er = 32 | ar = 28 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 85 ns | er = aa150149 | ar = 17ffffc9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 85 ns | er = 10101010000 | ar = 10111111 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 5: Fail: |uncondbranch| time = 85 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |branch| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 85 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 85 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 14: Pass: |read_data2| time = 85 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |alu_result| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |zero| time = 85 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
Test Case 10: | AND X9, X22, X10
--- Step 1: Fail: |cur_pc| time = 95 ns | er = 36 | ar = 32 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 95 ns | er = 8a0a02c9 | ar = aa150149 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 95 ns | er = 10001010000 | ar = 10101010000 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 95 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 95 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 95 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++

Pass Count = 86
Fail Count = 76

******* END TEST RESULTS *******

$finish called at time : 100 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 707
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.219 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: Simulation object /datapath/pc_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/instr_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/sign_extended_output_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/reg2_loc_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/uncondbranch_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/branch_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_read_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_to_reg_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/alu_op_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_write_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/alu_src_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/reg_write_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/read_data1_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/read_data2_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/opcode_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/mem_read_data_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/pc_src_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/write_data_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/branch_target_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/alu_result_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /datapath/zero_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 17: Fail: |mem_read_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 19: Fail: |write_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Test Case 2: | ADD X10, X19, X9
--- Step 1: Fail: |cur_pc| time = 15 ns | er = 4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 15 ns | er = 8b09026a | ar = f84402c9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 15 ns | er = 10001011000 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |mem_read| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 8: Fail: |mem_to_reg| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 9: Fail: |alu_op| time = 15 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 11: Fail: |alu_src| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 12: Pass: |reg_write| time = 15 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 15 ns | er = 10 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 15 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 15 ns | er = 30 | ar = 80 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 3: | SUB X11, X20, X10
--- Step 1: Fail: |cur_pc| time = 25 ns | er = 8 | ar = 4 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 25 ns | er = cb0a028b | ar = 8b09026a | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 25 ns | er = 11001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 25 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 25 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 25 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 25 ns | er = 30 | ar = 10 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 25 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |alu_result| time = 25 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |zero| time = 25 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 4: | STUR X11, [X22, #96]
--- Step 1: Fail: |cur_pc| time = 35 ns | er = 12 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 35 ns | er = f80602cb | ar = cb0a028b | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 35 ns | er = 11111000000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 35 ns | er = 60 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |uncondbranch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 35 ns | er = 0 | ar = 10 | er_bits = 2 | ar_bits = 2 ---
--- Step 11: Fail: |mem_write| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 35 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |reg_write| time = 35 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 14: Fail: |read_data1| time = 35 ns | er = 16 | ar = 30 | er_bits = 64 | ar_bits = 64 ---
+++ Step 15: Pass: |read_data2| time = 35 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 16: Fail: |alu_result| time = 35 ns | er = 112 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 35 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
--- Step 1: Fail: |cur_pc| time = 45 ns | er = 16 | ar = 12 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 45 ns | er = b4ffff6b | ar = f80602cb | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 45 ns | er = 10110100111 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 45 ns | er = fffffffffffffffb | ar = 60 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 45 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |branch| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 45 ns | er = 1 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
--- Step 11: Fail: |mem_write| time = 45 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 12: Fail: |alu_src| time = 45 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 13: Pass: |reg_write| time = 45 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 45 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |branch_target| time = 45 ns | er = -4 | ar = 396 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 45 ns | er = 0 | ar = 112 | er_bits = 64 | ar_bits = 64 ---
--- Step 17: Fail: |zero| time = 45 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
Test Case 6: | CBZ X11, 8
--- Step 1: Fail: |cur_pc| time = 55 ns | er = 20 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 55 ns | er = b4000109 | ar = b4ffff6b | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 55 ns | er = 10110100000 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 55 ns | er = 8 | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 55 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 55 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 55 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |read_data2| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |branch_target| time = 55 ns | er = 52 | ar = -4 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |alu_result| time = 55 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 17: Pass: |zero| time = 55 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 7: | B 64
--- Step 1: Fail: |cur_pc| time = 65 ns | er = 24 | ar = 20 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 65 ns | er = 14000040 | ar = b4000109 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 65 ns | er = 10100000 | ar = 10110100000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 65 ns | er = 40 | ar = 8 | er_bits = 64 | ar_bits = 64 ---
--- Step 5: Fail: |reg2_loc| time = 65 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 6: Fail: |uncondbranch| time = 65 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 7: Fail: |branch| time = 65 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 8: Pass: |mem_read| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 10: Fail: |alu_op| time = 65 ns | er = 0 | ar = 1 | er_bits = 2 | ar_bits = 2 ---
+++ Step 11: Pass: |mem_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 65 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 65 ns | er = 280 | ar = 52 | er_bits = 64 | ar_bits = 64 ---
Test Case 8: | B -55
--- Step 1: Fail: |cur_pc| time = 75 ns | er = 28 | ar = 24 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 75 ns | er = 17ffffc9 | ar = 14000040 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 75 ns | er = 10111111 | ar = 10100000 | er_bits = 11 | ar_bits = 11 ---
--- Step 4: Fail: |sign_extended_output| time = 75 ns | er = ffffffffffffffc9 | ar = 40 | er_bits = 64 | ar_bits = 64 ---
+++ Step 5: Pass: |reg2_loc| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 75 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 75 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 75 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 14: Fail: |branch_target| time = 75 ns | er = -192 | ar = 280 | er_bits = 64 | ar_bits = 64 ---
Test Case 9: | ORR X9, X10, X21
--- Step 1: Fail: |cur_pc| time = 85 ns | er = 32 | ar = 28 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 85 ns | er = aa150149 | ar = 17ffffc9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 85 ns | er = 10101010000 | ar = 10111111 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 5: Fail: |uncondbranch| time = 85 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 6: Pass: |branch| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 9: Fail: |alu_op| time = 85 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 85 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 12: Fail: |reg_write| time = 85 ns | er = 1 | ar = 0 | er_bits = 1 | ar_bits = 1 ---
--- Step 13: Fail: |read_data1| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 14: Pass: |read_data2| time = 85 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
--- Step 15: Fail: |alu_result| time = 85 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 16: Fail: |zero| time = 85 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
Test Case 10: | AND X9, X22, X10
--- Step 1: Fail: |cur_pc| time = 95 ns | er = 36 | ar = 32 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 95 ns | er = 8a0a02c9 | ar = aa150149 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 95 ns | er = 10001010000 | ar = 10101010000 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 95 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 95 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 95 ns | er = 30 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 95 ns | er = 16 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 95 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++

Pass Count = 86
Fail Count = 76

******* END TEST RESULTS *******

$finish called at time : 100 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 707
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 291
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 17: Fail: |mem_read_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 19: Fail: |write_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Stopped at time : 10 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 291
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 17: Fail: |mem_read_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 19: Fail: |write_data| time = 10 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
Stopped at time : 10 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 291
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Stopped at time : 10 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 291
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 291
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 348
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
--- Step 1: Fail: |cur_pc| time = 15 ns | er = 4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 15 ns | er = 8b09026a | ar = f84402c9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 15 ns | er = 10001011000 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |mem_read| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 8: Fail: |mem_to_reg| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 9: Fail: |alu_op| time = 15 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 11: Fail: |alu_src| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 12: Pass: |reg_write| time = 15 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 15 ns | er = 10 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 15 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 15 ns | er = 30 | ar = 80 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Stopped at time : 20 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 348
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 295
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
Stopped at time : 10 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 295
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 295
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
--- Step 1: Fail: |cur_pc| time = 15 ns | er = 4 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |instruction| time = 15 ns | er = 8b09026a | ar = f84402c9 | er_bits = 32 | ar_bits = 32 ---
--- Step 3: Fail: |opcode| time = 15 ns | er = 10001011000 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 ---
+++ Step 4: Pass: |reg2_loc| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 7: Fail: |mem_read| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 8: Fail: |mem_to_reg| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
--- Step 9: Fail: |alu_op| time = 15 ns | er = 10 | ar = 0 | er_bits = 2 | ar_bits = 2 ---
+++ Step 10: Pass: |mem_write| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 11: Fail: |alu_src| time = 15 ns | er = 0 | ar = 1 | er_bits = 1 | ar_bits = 1 ---
+++ Step 12: Pass: |reg_write| time = 15 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
--- Step 13: Fail: |read_data1| time = 15 ns | er = 10 | ar = 16 | er_bits = 64 | ar_bits = 64 ---
--- Step 14: Fail: |read_data2| time = 15 ns | er = 20 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
--- Step 15: Fail: |alu_result| time = 15 ns | er = 30 | ar = 80 | er_bits = 64 | ar_bits = 64 ---
+++ Step 16: Pass: |zero| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 15 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Stopped at time : 20 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 348
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |cur_pc| time = 20 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 20 ns | er = 8b09026a | ar = 8b09026a | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 20 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 20 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 20 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 20 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Stopped at time : 25 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 348
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 348
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 394
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 394
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 405
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |cur_pc| time = 20 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 20 ns | er = 8b09026a | ar = 8b09026a | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 20 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 20 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 20 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 20 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 3: | SUB X11, X20, X10
+++ Step 1: Pass: |cur_pc| time = 30 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 30 ns | er = cb0a028b | ar = cb0a028b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 30 ns | er = 11001011000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 30 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Stopped at time : 35 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 405
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1702.754 ; gain = 0.000
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 405
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 452
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 452
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 405
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |cur_pc| time = 20 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 20 ns | er = 8b09026a | ar = 8b09026a | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 20 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 20 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 20 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 20 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
Test Case 3: | SUB X11, X20, X10
+++ Step 1: Pass: |cur_pc| time = 30 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 30 ns | er = cb0a028b | ar = cb0a028b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 30 ns | er = 11001011000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 30 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Stopped at time : 35 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 405
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1702.754 ; gain = 0.000
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 405
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} 519
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |cur_pc| time = 20 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 20 ns | er = 8b09026a | ar = 8b09026a | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 20 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 20 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 20 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 20 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
Test Case 3: | SUB X11, X20, X10
+++ Step 1: Pass: |cur_pc| time = 30 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 30 ns | er = cb0a028b | ar = cb0a028b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 30 ns | er = 11001011000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 30 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 4: | STUR X11, [X22, #96]
+++ Step 1: Pass: |cur_pc| time = 40 ns | er = 12 | ar = 12 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 40 ns | er = f80602cb | ar = f80602cb | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 40 ns | er = 11111000000 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 40 ns | er = 60 | ar = 60 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 40 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 40 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |read_data2| time = 40 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 40 ns | er = 112 | ar = 112 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
+++ Step 1: Pass: |cur_pc| time = 50 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 50 ns | er = b4ffff6b | ar = b4ffff6b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 50 ns | er = 10110100111 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 50 ns | er = fffffffffffffffb | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 50 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 50 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |branch_target| time = 50 ns | er = -4 | ar = -4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 50 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
Stopped at time : 55 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 519
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv} -line 519
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |cur_pc| time = 20 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 20 ns | er = 8b09026a | ar = 8b09026a | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 20 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 20 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 20 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 20 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
Test Case 3: | SUB X11, X20, X10
+++ Step 1: Pass: |cur_pc| time = 30 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 30 ns | er = cb0a028b | ar = cb0a028b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 30 ns | er = 11001011000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 30 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 4: | STUR X11, [X22, #96]
+++ Step 1: Pass: |cur_pc| time = 40 ns | er = 12 | ar = 12 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 40 ns | er = f80602cb | ar = f80602cb | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 40 ns | er = 11111000000 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 40 ns | er = 60 | ar = 60 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 40 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 40 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |read_data2| time = 40 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 40 ns | er = 112 | ar = 112 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
+++ Step 1: Pass: |cur_pc| time = 50 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 50 ns | er = b4ffff6b | ar = b4ffff6b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 50 ns | er = 10110100111 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 50 ns | er = fffffffffffffffb | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 50 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 50 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |branch_target| time = 50 ns | er = -4 | ar = -4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 50 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
Test Case 6: | CBZ X11, 8
+++ Step 1: Pass: |cur_pc| time = 60 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 60 ns | er = b4000109 | ar = b4000109 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 60 ns | er = 10110100000 | ar = 10110100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 60 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 60 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 60 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 60 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 60 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |branch_target| time = 60 ns | er = 52 | ar = 52 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 60 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 7: | B 64
+++ Step 1: Pass: |cur_pc| time = 70 ns | er = 24 | ar = 24 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 70 ns | er = 14000040 | ar = 14000040 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 70 ns | er = 10100000 | ar = 10100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 70 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 70 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 70 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |branch_target| time = 70 ns | er = 280 | ar = 280 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |pc_src| time = 70 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
Test Case 8: | B -55
+++ Step 1: Pass: |cur_pc| time = 80 ns | er = 28 | ar = 28 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 80 ns | er = 17ffffc9 | ar = 17ffffc9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 80 ns | er = 10111111 | ar = 10111111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 80 ns | er = ffffffffffffffc9 | ar = ffffffffffffffc9 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 80 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 80 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |branch_target| time = 80 ns | er = -192 | ar = -192 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |pc_src| time = 80 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
Test Case 9: | ORR X9, X10, X21
+++ Step 1: Pass: |cur_pc| time = 90 ns | er = 32 | ar = 32 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 90 ns | er = aa150149 | ar = aa150149 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 90 ns | er = 10101010000 | ar = 10101010000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 90 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 90 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 90 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 90 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 90 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 18: Fail: |write_data| time = 90 ns | er = 1 | ar = 30 | er_bits = 64 | ar_bits = 64 ---
Test Case 10: | AND X9, X22, X10
+++ Step 1: Pass: |cur_pc| time = 100 ns | er = 36 | ar = 36 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 100 ns | er = 8a0a02c9 | ar = 8a0a02c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 100 ns | er = 10001010000 | ar = 10001010000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 100 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 100 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 100 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 100 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 100 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
--- Step 18: Fail: |write_data| time = 100 ns | er = 1 | ar = 16 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 173
Fail Count = 2

******* END TEST RESULTS *******

$finish called at time : 105 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 804
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |cur_pc| time = 10 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 10 ns | er = f84402c9 | ar = f84402c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 10 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 10 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 10 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 10 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 10 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 10 ns | er = 80 | ar = 80 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |mem_read_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 18: Pass: |pc_src| time = 10 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 19: Pass: |write_data| time = 10 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |cur_pc| time = 20 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 20 ns | er = 8b09026a | ar = 8b09026a | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 20 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 20 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 20 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 20 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 20 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 20 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
Test Case 3: | SUB X11, X20, X10
+++ Step 1: Pass: |cur_pc| time = 30 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 30 ns | er = cb0a028b | ar = cb0a028b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 30 ns | er = 11001011000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 30 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 30 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 30 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 30 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 30 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 4: | STUR X11, [X22, #96]
+++ Step 1: Pass: |cur_pc| time = 40 ns | er = 12 | ar = 12 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 40 ns | er = f80602cb | ar = f80602cb | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 40 ns | er = 11111000000 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 40 ns | er = 60 | ar = 60 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 40 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 40 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data1| time = 40 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |read_data2| time = 40 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 40 ns | er = 112 | ar = 112 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 40 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 5: | CBZ X11, -5
+++ Step 1: Pass: |cur_pc| time = 50 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 50 ns | er = b4ffff6b | ar = b4ffff6b | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 50 ns | er = 10110100111 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 50 ns | er = fffffffffffffffb | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 50 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 50 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 50 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |branch_target| time = 50 ns | er = -4 | ar = -4 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 50 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 50 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
Test Case 6: | CBZ X11, 8
+++ Step 1: Pass: |cur_pc| time = 60 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 60 ns | er = b4000109 | ar = b4000109 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 60 ns | er = 10110100000 | ar = 10110100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 60 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 60 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 60 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 60 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |read_data2| time = 60 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |branch_target| time = 60 ns | er = 52 | ar = 52 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |alu_result| time = 60 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
+++ Step 17: Pass: |zero| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |pc_src| time = 60 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 7: | B 64
+++ Step 1: Pass: |cur_pc| time = 70 ns | er = 24 | ar = 24 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 70 ns | er = 14000040 | ar = 14000040 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 70 ns | er = 10100000 | ar = 10100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 70 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 70 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 70 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 70 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |branch_target| time = 70 ns | er = 280 | ar = 280 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |pc_src| time = 70 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
Test Case 8: | B -55
+++ Step 1: Pass: |cur_pc| time = 80 ns | er = 28 | ar = 28 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 80 ns | er = 17ffffc9 | ar = 17ffffc9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 80 ns | er = 10111111 | ar = 10111111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |sign_extended_output| time = 80 ns | er = ffffffffffffffc9 | ar = ffffffffffffffc9 | er_bits = 64 | ar_bits = 64 +++
+++ Step 5: Pass: |reg2_loc| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |uncondbranch| time = 80 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |branch| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_read| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |mem_to_reg| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_op| time = 80 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 11: Pass: |mem_write| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |alu_src| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |reg_write| time = 80 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 14: Pass: |branch_target| time = 80 ns | er = -192 | ar = -192 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |pc_src| time = 80 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
Test Case 9: | ORR X9, X10, X21
+++ Step 1: Pass: |cur_pc| time = 90 ns | er = 32 | ar = 32 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 90 ns | er = aa150149 | ar = aa150149 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 90 ns | er = 10101010000 | ar = 10101010000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 90 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 90 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 90 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 90 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 90 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 90 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 90 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
Test Case 10: | AND X9, X22, X10
+++ Step 1: Pass: |cur_pc| time = 100 ns | er = 36 | ar = 36 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |instruction| time = 100 ns | er = 8a0a02c9 | ar = 8a0a02c9 | er_bits = 32 | ar_bits = 32 +++
+++ Step 3: Pass: |opcode| time = 100 ns | er = 10001010000 | ar = 10001010000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 4: Pass: |reg2_loc| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |uncondbranch| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |branch| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_read| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |mem_to_reg| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_op| time = 100 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 10: Pass: |mem_write| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |alu_src| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |reg_write| time = 100 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 13: Pass: |read_data1| time = 100 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 14: Pass: |read_data2| time = 100 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 15: Pass: |alu_result| time = 100 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 16: Pass: |zero| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 17: Pass: |pc_src| time = 100 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 18: Pass: |write_data| time = 100 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 175
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 105 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/datapath.sv" Line 804
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.410 ; gain = 0.000
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg
WARNING: [filemgmt 56-12] File 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 13:52:11 2024...
