/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *
 *                This software is copyright protected and proprietary to Vctr Informatik GmbH.
 *                Vctr Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vctr Informatik GmbH.
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *          File:  TSC_BmwMsgSlot274Bas0Repn8BusFrChA.c
 *        Config:  EPS.dpa
 *   ECU-Project:  EPS
 *
 *     Generator:  MICROSAR RTE Generator Version 4.16.0
 *                 RTE Core Version 1.16.0
 *       License:  Unlimited license CBD1700369 for Nxtr Automotive Corporation
 *
 *   Description:  Implementation of wrapper software component for Bte-based Rte test cases
 *********************************************************************************************************************/
#include "Rte_BmwMsgSlot274Bas0Repn8BusFrChA.h"
#include "TSC_BmwMsgSlot274Bas0Repn8BusFrChA.h"















     /* Client Server Interfaces: */


     /* Service calls */


     /* Mode Interfaces */




     /* Inter-Runnable variables */









Std_ReturnType TSC_BmwMsgSlot274Bas0Repn8BusFrChA_Rte_Write_sigGroup_SU_EPS_sigGroup_SU_EPS(const sigGroup_SU_EPS1 *data)
{
  return Rte_Write_sigGroup_SU_EPS_sigGroup_SU_EPS(data);
}





     /* Client Server Interfaces: */


     /* Service calls */


     /* Mode Interfaces */




     /* Inter-Runnable variables */













     /* Client Server Interfaces: */


     /* Service calls */


     /* Mode Interfaces */




     /* Inter-Runnable variables */







     /* BmwMsgSlot274Bas0Repn8BusFrChA */
      /* BmwMsgSlot274Bas0Repn8BusFrChA */

/** Per Instance Memories */
uint16 *TSC_BmwMsgSlot274Bas0Repn8BusFrChA_Rte_Pim_SuEpsPerCntr(void)
{
  return Rte_Pim_SuEpsPerCntr();
}
uint8 *TSC_BmwMsgSlot274Bas0Repn8BusFrChA_Rte_Pim_SuEpsBurstCntr(void)
{
  return Rte_Pim_SuEpsBurstCntr();
}
uint8 *TSC_BmwMsgSlot274Bas0Repn8BusFrChA_Rte_Pim_SuEpsDebCntr(void)
{
  return Rte_Pim_SuEpsDebCntr();
}
sigGroup_SU_EPS1 *TSC_BmwMsgSlot274Bas0Repn8BusFrChA_Rte_Pim_SigGroupSuEps(void)
{
  return Rte_Pim_SigGroupSuEps();
}



