

================================================================
== Synthesis Summary Report of 'krnl_stream_vadd'
================================================================
+ General Information: 
    * Date:           Thu Jan 27 05:29:07 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        krnl_stream_vadd
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |       Modules      |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |    |            |            |     |
    |       & Loops      |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ krnl_stream_vadd  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|  2 (~0%)|   -|  1160 (~0%)|  1750 (~0%)|    -|
    | o vadd             |      II|   2.92|        -|       -|        75|        2|     -|       yes|        -|   -|           -|           -|    -|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* AXIS
+-----------+-------+-------+-------+--------+-------+--------+
| Interface | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-------+-------+-------+--------+-------+--------+
| out_r     | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| in1      | in        | int*                                        |
| in2      | in        | int*                                        |
| out      | out       | stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& |
| size     | in        | int                                         |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+---------------------+-----------+----------+-----------------------+
| Argument | HW Name             | HW Type   | HW Usage | HW Info               |
+----------+---------------------+-----------+----------+-----------------------+
| in1      | m_axi_gmem          | interface |          |                       |
| in1      | s_axi_control in1_1 | register  | offset   | offset=0x10, range=32 |
| in1      | s_axi_control in1_2 | register  | offset   | offset=0x14, range=32 |
| in2      | m_axi_gmem          | interface |          |                       |
| in2      | s_axi_control in2_1 | register  | offset   | offset=0x1c, range=32 |
| in2      | s_axi_control in2_2 | register  | offset   | offset=0x20, range=32 |
| out      | N/A                 | N/A       |          |                       |
| size     | s_axi_control size  | register  |          | offset=0x28, range=32 |
+----------+---------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+----------+------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
| HW Interface | Variable | Loop | Problem                                                                                | Resolution | Location                                                          |
+--------------+----------+------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
| m_axi_gmem   | in1      | vadd | Sequential access length is not divisible by 2                                         | 214-234    | /home/centos/workspace/Pipe_kernels/src/krnl_stream_vadd.cpp:31:5 |
| m_axi_gmem   | in2      | vadd | Sequential access length is not divisible by 2                                         | 214-234    | /home/centos/workspace/Pipe_kernels/src/krnl_stream_vadd.cpp:31:5 |
| m_axi_gmem   |          |      | Could not burst due to multiple potential reads to the same bundle in the same region. | 214-224    | /home/centos/workspace/Pipe_kernels/src/krnl_stream_vadd.cpp:31:5 |
+--------------+----------+------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

