$date
	Sat Apr 20 23:25:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Counter_tb $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$var integer 32 $ clk_pulse [31:0] $end
$scope module counter_inst $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var reg 3 % Q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 %
b0 $
0#
1"
b111 !
$end
#1
b1 $
0"
#2
b110 !
b110 %
b10 $
1"
#3
b11 $
0"
#4
b101 !
b101 %
b100 $
1"
#5
b101 $
0"
#6
b100 !
b100 %
b110 $
1"
#7
b111 $
0"
#8
b11 !
b11 %
b1000 $
1"
#9
b1001 $
0"
#10
b10 !
b10 %
b1010 $
1"
#11
b1011 $
0"
#12
b1 !
b1 %
b1100 $
1"
#13
b1101 $
0"
#14
b0 !
b0 %
b1110 $
1"
#15
b1111 $
0"
#16
b111 !
b111 %
b10000 $
1"
#17
b10001 $
0"
#18
b110 !
b110 %
b10010 $
1"
#19
b10011 $
0"
#20
b101 !
b101 %
b10100 $
1"
#21
b10101 $
0"
#22
b100 !
b100 %
b10110 $
1"
#23
b10111 $
0"
#24
b11 !
b11 %
b11000 $
1"
#25
b11001 $
0"
#26
b10 !
b10 %
b11010 $
1"
#27
b11011 $
0"
1#
#28
b0 !
b0 %
b11100 $
1"
#29
b11101 $
0"
#30
b11110 $
1"
#31
b11111 $
0"
#32
b100000 $
1"
