m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VHDL/aula3_mux_14/sim_mux_4
T_opt
!s110 1748043105
V?IP0WL]=8F@K[`bmXZk223
04 8 4 work mux_4_tf fast 0
=2-ac675dfda9e9-68310560-1ce-49bc
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vmux_4
2D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux.v
Z4 !s110 1748043096
!i10b 1
!s100 hA7Y4jHNA21Q<<g:jRJGP1
I`<30UNPizQ?K0RzNca8ai3
R2
w1748043005
8D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux.v
FD:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux.v
!i122 2
L0 1 17
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1748043096.000000
!s107 D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vmux_4_tf
2D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux_4_tf.v
R4
!i10b 1
!s100 TcK5LL6nfMKXY>FjO[`c@1
Ii>NRk1BjDEB1;aW3RSeV?1
R2
w1748042304
8D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux_4_tf.v
FD:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux_4_tf.v
!i122 3
L0 18 48
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux_4_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux_4_tf.v|
!i113 0
R8
R3
