<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>dp: xdp_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">dp
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xdp__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xdp_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa32adc90e166602b6991ca4385b41e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa32adc90e166602b6991ca4385b41e9f">XDP_TX_VC_PAYLOAD_BUFFER_ADDR</a>&#160;&#160;&#160;0x800</td></tr>
<tr class="memdesc:gaa32adc90e166602b6991ca4385b41e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual channel payload table (0xFF bytes).  <a href="group__dp__v6__0.html#gaa32adc90e166602b6991ca4385b41e9f">More...</a><br /></td></tr>
<tr class="separator:gaa32adc90e166602b6991ca4385b41e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc649ca8aee72f8e6d57c702f0d74a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7dc649ca8aee72f8e6d57c702f0d74a8">XDP_RX_HSYNC_WIDTH</a>&#160;&#160;&#160;0x050</td></tr>
<tr class="memdesc:ga7dc649ca8aee72f8e6d57c702f0d74a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the timing of the active-high horizontal sync pulse generated by the display timing generator (DTG).  <a href="group__dp__v6__0.html#ga7dc649ca8aee72f8e6d57c702f0d74a8">More...</a><br /></td></tr>
<tr class="separator:ga7dc649ca8aee72f8e6d57c702f0d74a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a887531048f7c79ebf5cd5506c5572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga38a887531048f7c79ebf5cd5506c5572">XDP_RX_VSYNC_WIDTH</a>&#160;&#160;&#160;0x058</td></tr>
<tr class="memdesc:ga38a887531048f7c79ebf5cd5506c5572"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the timing of the active-high vertical sync pulse generated by the display timing generator (DTG).  <a href="group__dp__v6__0.html#ga38a887531048f7c79ebf5cd5506c5572">More...</a><br /></td></tr>
<tr class="separator:ga38a887531048f7c79ebf5cd5506c5572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61efd47504e99cdfbcfb9c7041657c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab61efd47504e99cdfbcfb9c7041657c1">XDP_RX_FAST_I2C_DIVIDER</a>&#160;&#160;&#160;0x060</td></tr>
<tr class="memdesc:gab61efd47504e99cdfbcfb9c7041657c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast I2C mode clock divider value.  <a href="group__dp__v6__0.html#gab61efd47504e99cdfbcfb9c7041657c1">More...</a><br /></td></tr>
<tr class="separator:gab61efd47504e99cdfbcfb9c7041657c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f384a74a3e92d66c370576064ec4e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0f384a74a3e92d66c370576064ec4e3e">XDP_RX_MST_ALLOC</a>&#160;&#160;&#160;0x06C</td></tr>
<tr class="memdesc:ga0f384a74a3e92d66c370576064ec4e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the content from the DPCD registers related to payload allocation.  <a href="group__dp__v6__0.html#ga0f384a74a3e92d66c370576064ec4e3e">More...</a><br /></td></tr>
<tr class="separator:ga0f384a74a3e92d66c370576064ec4e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8c9fcc682e84aacba9fef88ecc77d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafd8c9fcc682e84aacba9fef88ecc77d1">XDP_RX_NUM_I2C_ENTRIES_PER_PORT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafd8c9fcc682e84aacba9fef88ecc77d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of I2C user- defined entries in the I2C map of each port.  <a href="group__dp__v6__0.html#gafd8c9fcc682e84aacba9fef88ecc77d1">More...</a><br /></td></tr>
<tr class="separator:gafd8c9fcc682e84aacba9fef88ecc77d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3534ed5fdd1802412f1475cb332928c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3534ed5fdd1802412f1475cb332928c1">XDP_GUID_NBYTES</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga3534ed5fdd1802412f1475cb332928c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of bytes for the global unique ID.  <a href="group__dp__v6__0.html#ga3534ed5fdd1802412f1475cb332928c1">More...</a><br /></td></tr>
<tr class="separator:ga3534ed5fdd1802412f1475cb332928c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff42db8f2360328a5b13c0e7fe5e596c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaff42db8f2360328a5b13c0e7fe5e596c">XDP_MAX_NPORTS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaff42db8f2360328a5b13c0e7fe5e596c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of ports connected to a DisplayPort device.  <a href="group__dp__v6__0.html#gaff42db8f2360328a5b13c0e7fe5e596c">More...</a><br /></td></tr>
<tr class="separator:gaff42db8f2360328a5b13c0e7fe5e596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf35ab387f5403190bd36a30f64f8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaddf35ab387f5403190bd36a30f64f8ee">XDp_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;XDp_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:gaddf35ab387f5403190bd36a30f64f8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a low-level function that reads from the specified register.  <a href="group__dp__v6__0.html#gaddf35ab387f5403190bd36a30f64f8ee">More...</a><br /></td></tr>
<tr class="separator:gaddf35ab387f5403190bd36a30f64f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37923d04a0f4bff0d0e3a392d226b83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga37923d04a0f4bff0d0e3a392d226b83e">XDp_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;XDp_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr class="memdesc:ga37923d04a0f4bff0d0e3a392d226b83e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a low-level function that writes to the specified register.  <a href="group__dp__v6__0.html#ga37923d04a0f4bff0d0e3a392d226b83e">More...</a><br /></td></tr>
<tr class="separator:ga37923d04a0f4bff0d0e3a392d226b83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d31334ecab588f0ae13b5d7c52c7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga43d31334ecab588f0ae13b5d7c52c7e6">XDp_TxIsEdidExtBlockDispId</a>(Ext)&#160;&#160;&#160;(Ext[XDP_EDID_EXT_BLOCK_TAG] == XDP_EDID_EXT_BLOCK_TAG_DISPID)</td></tr>
<tr class="memdesc:ga43d31334ecab588f0ae13b5d7c52c7e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if an Extended Display Identification Data (EDID) extension block is of type DisplayID.  <a href="group__dp__v6__0.html#ga43d31334ecab588f0ae13b5d7c52c7e6">More...</a><br /></td></tr>
<tr class="separator:ga43d31334ecab588f0ae13b5d7c52c7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3311c59da8b70bb535f18f88005582b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3311c59da8b70bb535f18f88005582b3">XDp_TxGetDispIdTdtHTotal</a>(Tdt)</td></tr>
<tr class="memdesc:ga3311c59da8b70bb535f18f88005582b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a Tiled Display Topology (TDT) data block, retrieve the total number of horizontal tiles in the tiled display.  <a href="group__dp__v6__0.html#ga3311c59da8b70bb535f18f88005582b3">More...</a><br /></td></tr>
<tr class="separator:ga3311c59da8b70bb535f18f88005582b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49733a384837ba77a2387f3c3accb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab49733a384837ba77a2387f3c3accb70">XDp_TxGetDispIdTdtVTotal</a>(Tdt)</td></tr>
<tr class="memdesc:gab49733a384837ba77a2387f3c3accb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a Tiled Display Topology (TDT) data block, retrieve the total number of vertical tiles in the tiled display.  <a href="group__dp__v6__0.html#gab49733a384837ba77a2387f3c3accb70">More...</a><br /></td></tr>
<tr class="separator:gab49733a384837ba77a2387f3c3accb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b339ceb622c5043159732310eca8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga77b339ceb622c5043159732310eca8d3">XDp_TxGetDispIdTdtHLoc</a>(Tdt)</td></tr>
<tr class="memdesc:ga77b339ceb622c5043159732310eca8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a Tiled Display Topology (TDT) data block, retrieve the horizontal tile location in the tiled display.  <a href="group__dp__v6__0.html#ga77b339ceb622c5043159732310eca8d3">More...</a><br /></td></tr>
<tr class="separator:ga77b339ceb622c5043159732310eca8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cff3d387f0a7657cf4719788f73a7ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9cff3d387f0a7657cf4719788f73a7ae">XDp_TxGetDispIdTdtVLoc</a>(Tdt)</td></tr>
<tr class="memdesc:ga9cff3d387f0a7657cf4719788f73a7ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a Tiled Display Topology (TDT) data block, retrieve the vertical tile location in the tiled display.  <a href="group__dp__v6__0.html#ga9cff3d387f0a7657cf4719788f73a7ae">More...</a><br /></td></tr>
<tr class="separator:ga9cff3d387f0a7657cf4719788f73a7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349b192c3404b331f63a5922afc4cf11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga349b192c3404b331f63a5922afc4cf11">XDp_TxGetDispIdTdtNumTiles</a>(Tdt)&#160;&#160;&#160;(<a class="el" href="group__dp__v6__0.html#ga3311c59da8b70bb535f18f88005582b3">XDp_TxGetDispIdTdtHTotal</a>(Tdt) * <a class="el" href="group__dp__v6__0.html#gab49733a384837ba77a2387f3c3accb70">XDp_TxGetDispIdTdtVTotal</a>(Tdt))</td></tr>
<tr class="memdesc:ga349b192c3404b331f63a5922afc4cf11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a Tiled Display Topology (TDT) data block, retrieve the total number of tiles in the tiled display.  <a href="group__dp__v6__0.html#ga349b192c3404b331f63a5922afc4cf11">More...</a><br /></td></tr>
<tr class="separator:ga349b192c3404b331f63a5922afc4cf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd4382f3b77901f94136449d41a11b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafbd4382f3b77901f94136449d41a11b9">XDp_TxGetDispIdTdtTileOrder</a>(Tdt)</td></tr>
<tr class="memdesc:gafbd4382f3b77901f94136449d41a11b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a Tiled Display Topology (TDT) data block, calculate the tiling order of the associated tile.  <a href="group__dp__v6__0.html#gafbd4382f3b77901f94136449d41a11b9">More...</a><br /></td></tr>
<tr class="separator:gafbd4382f3b77901f94136449d41a11b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: Link configuration field.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Address mapping for the DisplayPort core in TX mode. </p>
</div></td></tr>
<tr class="memitem:gaae5925a444389bf34b490da77f28620b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaae5925a444389bf34b490da77f28620b">XDP_TX_LINK_BW_SET</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:gaae5925a444389bf34b490da77f28620b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set main link bandwidth setting.  <a href="group__dp__v6__0.html#gaae5925a444389bf34b490da77f28620b">More...</a><br /></td></tr>
<tr class="separator:gaae5925a444389bf34b490da77f28620b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7deced9e40d38be828e5b20f406206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1b7deced9e40d38be828e5b20f406206">XDP_TX_LANE_COUNT_SET</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:ga1b7deced9e40d38be828e5b20f406206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set lane count setting.  <a href="group__dp__v6__0.html#ga1b7deced9e40d38be828e5b20f406206">More...</a><br /></td></tr>
<tr class="separator:ga1b7deced9e40d38be828e5b20f406206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5580fdf50bb0f3e73b7cf559a5a303e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5580fdf50bb0f3e73b7cf559a5a303e9">XDP_TX_ENHANCED_FRAME_EN</a>&#160;&#160;&#160;0x008</td></tr>
<tr class="memdesc:ga5580fdf50bb0f3e73b7cf559a5a303e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable enhanced framing symbol sequence.  <a href="group__dp__v6__0.html#ga5580fdf50bb0f3e73b7cf559a5a303e9">More...</a><br /></td></tr>
<tr class="separator:ga5580fdf50bb0f3e73b7cf559a5a303e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee20831f59433fd81e3eb183af394b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2ee20831f59433fd81e3eb183af394b8">XDP_TX_TRAINING_PATTERN_SET</a>&#160;&#160;&#160;0x00C</td></tr>
<tr class="memdesc:ga2ee20831f59433fd81e3eb183af394b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the link training pattern.  <a href="group__dp__v6__0.html#ga2ee20831f59433fd81e3eb183af394b8">More...</a><br /></td></tr>
<tr class="separator:ga2ee20831f59433fd81e3eb183af394b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc5fd0e294747e31bbe083b94f8e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga86cc5fd0e294747e31bbe083b94f8e8f">XDP_TX_LINK_QUAL_PATTERN_SET</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="memdesc:ga86cc5fd0e294747e31bbe083b94f8e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit the link quality pattern.  <a href="group__dp__v6__0.html#ga86cc5fd0e294747e31bbe083b94f8e8f">More...</a><br /></td></tr>
<tr class="separator:ga86cc5fd0e294747e31bbe083b94f8e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381f0df495ad38b4d3b7868614009d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga381f0df495ad38b4d3b7868614009d49">XDP_TX_SCRAMBLING_DISABLE</a>&#160;&#160;&#160;0x014</td></tr>
<tr class="memdesc:ga381f0df495ad38b4d3b7868614009d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable scrambler and transmit all symbols.  <a href="group__dp__v6__0.html#ga381f0df495ad38b4d3b7868614009d49">More...</a><br /></td></tr>
<tr class="separator:ga381f0df495ad38b4d3b7868614009d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21fbe46f022d0d33371a02bd29419988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga21fbe46f022d0d33371a02bd29419988">XDP_TX_DOWNSPREAD_CTRL</a>&#160;&#160;&#160;0x018</td></tr>
<tr class="memdesc:ga21fbe46f022d0d33371a02bd29419988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a 0.5% spreading of the clock.  <a href="group__dp__v6__0.html#ga21fbe46f022d0d33371a02bd29419988">More...</a><br /></td></tr>
<tr class="separator:ga21fbe46f022d0d33371a02bd29419988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3363db51279aaf5815ce7b5608cba50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3363db51279aaf5815ce7b5608cba50c">XDP_TX_SOFT_RESET</a>&#160;&#160;&#160;0x01C</td></tr>
<tr class="memdesc:ga3363db51279aaf5815ce7b5608cba50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="group__dp__v6__0.html#ga3363db51279aaf5815ce7b5608cba50c">More...</a><br /></td></tr>
<tr class="separator:ga3363db51279aaf5815ce7b5608cba50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: Core enables.</div></td></tr>
<tr class="memitem:ga1faa1e874bdf93214fb2b58770b61998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1faa1e874bdf93214fb2b58770b61998">XDP_TX_ENABLE</a>&#160;&#160;&#160;0x080</td></tr>
<tr class="memdesc:ga1faa1e874bdf93214fb2b58770b61998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the basic operations of the DisplayPort TX core or output stuffing symbols if disabled.  <a href="group__dp__v6__0.html#ga1faa1e874bdf93214fb2b58770b61998">More...</a><br /></td></tr>
<tr class="separator:ga1faa1e874bdf93214fb2b58770b61998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f025620d6405df4681e32cfcd337fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5f025620d6405df4681e32cfcd337fb2">XDP_TX_ENABLE_MAIN_STREAM</a>&#160;&#160;&#160;0x084</td></tr>
<tr class="memdesc:ga5f025620d6405df4681e32cfcd337fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable transmission of main link video info.  <a href="group__dp__v6__0.html#ga5f025620d6405df4681e32cfcd337fb2">More...</a><br /></td></tr>
<tr class="separator:ga5f025620d6405df4681e32cfcd337fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46731902c1bd43c64a97b57c961dfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac46731902c1bd43c64a97b57c961dfb2">XDP_TX_ENABLE_SEC_STREAM</a>&#160;&#160;&#160;0x088</td></tr>
<tr class="memdesc:gac46731902c1bd43c64a97b57c961dfb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the transmission of secondary link info.  <a href="group__dp__v6__0.html#gac46731902c1bd43c64a97b57c961dfb2">More...</a><br /></td></tr>
<tr class="separator:gac46731902c1bd43c64a97b57c961dfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb955a3b18e92ad75f62a7b0d20f000e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabb955a3b18e92ad75f62a7b0d20f000e">XDP_TX_FORCE_SCRAMBLER_RESET</a>&#160;&#160;&#160;0x0C0</td></tr>
<tr class="memdesc:gabb955a3b18e92ad75f62a7b0d20f000e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force a scrambler reset.  <a href="group__dp__v6__0.html#gabb955a3b18e92ad75f62a7b0d20f000e">More...</a><br /></td></tr>
<tr class="separator:gabb955a3b18e92ad75f62a7b0d20f000e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb57f8ceb08142b6ddaf29c369629cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafb57f8ceb08142b6ddaf29c369629cf6">XDP_TX_MST_CONFIG</a>&#160;&#160;&#160;0x0D0</td></tr>
<tr class="memdesc:gafb57f8ceb08142b6ddaf29c369629cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MST.  <a href="group__dp__v6__0.html#gafb57f8ceb08142b6ddaf29c369629cf6">More...</a><br /></td></tr>
<tr class="separator:gafb57f8ceb08142b6ddaf29c369629cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffc305ea40131061da5cac345868fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5ffc305ea40131061da5cac345868fa4">XDP_TX_LINE_RESET_DISABLE</a>&#160;&#160;&#160;0x0F0</td></tr>
<tr class="memdesc:ga5ffc305ea40131061da5cac345868fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX line reset disable.  <a href="group__dp__v6__0.html#ga5ffc305ea40131061da5cac345868fa4">More...</a><br /></td></tr>
<tr class="separator:ga5ffc305ea40131061da5cac345868fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: Core ID.</div></td></tr>
<tr class="memitem:ga33fc769f58900351bf96b0a2a6a0b7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga33fc769f58900351bf96b0a2a6a0b7a9">XDP_TX_VERSION</a>&#160;&#160;&#160;0x0F8</td></tr>
<tr class="memdesc:ga33fc769f58900351bf96b0a2a6a0b7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version and revision of the DisplayPort core.  <a href="group__dp__v6__0.html#ga33fc769f58900351bf96b0a2a6a0b7a9">More...</a><br /></td></tr>
<tr class="separator:ga33fc769f58900351bf96b0a2a6a0b7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a016bc26e1258515c9709fab06e88d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1a016bc26e1258515c9709fab06e88d1">XDP_TX_CORE_ID</a>&#160;&#160;&#160;0x0FC</td></tr>
<tr class="memdesc:ga1a016bc26e1258515c9709fab06e88d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol version and revision.  <a href="group__dp__v6__0.html#ga1a016bc26e1258515c9709fab06e88d1">More...</a><br /></td></tr>
<tr class="separator:ga1a016bc26e1258515c9709fab06e88d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: AUX channel interface.</div></td></tr>
<tr class="memitem:ga25c89044e396f0778a7647035b6f956e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga25c89044e396f0778a7647035b6f956e">XDP_TX_AUX_CMD</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:ga25c89044e396f0778a7647035b6f956e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initiates AUX commands.  <a href="group__dp__v6__0.html#ga25c89044e396f0778a7647035b6f956e">More...</a><br /></td></tr>
<tr class="separator:ga25c89044e396f0778a7647035b6f956e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af11fabb2b714d43896f1529ac5671b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6af11fabb2b714d43896f1529ac5671b">XDP_TX_AUX_WRITE_FIFO</a>&#160;&#160;&#160;0x104</td></tr>
<tr class="memdesc:ga6af11fabb2b714d43896f1529ac5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data for the current AUX command.  <a href="group__dp__v6__0.html#ga6af11fabb2b714d43896f1529ac5671b">More...</a><br /></td></tr>
<tr class="separator:ga6af11fabb2b714d43896f1529ac5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00556d0b8d0bab8965797590080ae34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga00556d0b8d0bab8965797590080ae34c">XDP_TX_AUX_ADDRESS</a>&#160;&#160;&#160;0x108</td></tr>
<tr class="memdesc:ga00556d0b8d0bab8965797590080ae34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the address of current AUX command.  <a href="group__dp__v6__0.html#ga00556d0b8d0bab8965797590080ae34c">More...</a><br /></td></tr>
<tr class="separator:ga00556d0b8d0bab8965797590080ae34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3531faf924dcdd3b7fd06ef4bad8d2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3531faf924dcdd3b7fd06ef4bad8d2e0">XDP_TX_AUX_CLK_DIVIDER</a>&#160;&#160;&#160;0x10C</td></tr>
<tr class="memdesc:ga3531faf924dcdd3b7fd06ef4bad8d2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider value for generating the internal 1MHz clock.  <a href="group__dp__v6__0.html#ga3531faf924dcdd3b7fd06ef4bad8d2e0">More...</a><br /></td></tr>
<tr class="separator:ga3531faf924dcdd3b7fd06ef4bad8d2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29331ebc55cccdb9f0dfd08ee9a4b659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga29331ebc55cccdb9f0dfd08ee9a4b659">XDP_TX_USER_FIFO_OVERFLOW</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="memdesc:ga29331ebc55cccdb9f0dfd08ee9a4b659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates an overflow in user FIFO.  <a href="group__dp__v6__0.html#ga29331ebc55cccdb9f0dfd08ee9a4b659">More...</a><br /></td></tr>
<tr class="separator:ga29331ebc55cccdb9f0dfd08ee9a4b659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b184675f6ebaa215e0e01acb3409536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1b184675f6ebaa215e0e01acb3409536">XDP_TX_INTERRUPT_SIG_STATE</a>&#160;&#160;&#160;0x130</td></tr>
<tr class="memdesc:ga1b184675f6ebaa215e0e01acb3409536"><td class="mdescLeft">&#160;</td><td class="mdescRight">The raw signal values for interrupt events.  <a href="group__dp__v6__0.html#ga1b184675f6ebaa215e0e01acb3409536">More...</a><br /></td></tr>
<tr class="separator:ga1b184675f6ebaa215e0e01acb3409536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41008af47a2ba66b7082a998df55c77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga41008af47a2ba66b7082a998df55c77d">XDP_TX_AUX_REPLY_DATA</a>&#160;&#160;&#160;0x134</td></tr>
<tr class="memdesc:ga41008af47a2ba66b7082a998df55c77d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reply data received during the AUX reply.  <a href="group__dp__v6__0.html#ga41008af47a2ba66b7082a998df55c77d">More...</a><br /></td></tr>
<tr class="separator:ga41008af47a2ba66b7082a998df55c77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9180b7f677d984ba467304fd6b273a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf9180b7f677d984ba467304fd6b273a9">XDP_TX_AUX_REPLY_CODE</a>&#160;&#160;&#160;0x138</td></tr>
<tr class="memdesc:gaf9180b7f677d984ba467304fd6b273a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reply code received from the most recent AUX command.  <a href="group__dp__v6__0.html#gaf9180b7f677d984ba467304fd6b273a9">More...</a><br /></td></tr>
<tr class="separator:gaf9180b7f677d984ba467304fd6b273a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5bf072149f4202f8db0977ae9b1e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6b5bf072149f4202f8db0977ae9b1e48">XDP_TX_AUX_REPLY_COUNT</a>&#160;&#160;&#160;0x13C</td></tr>
<tr class="memdesc:ga6b5bf072149f4202f8db0977ae9b1e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of reply transactions received over AUX.  <a href="group__dp__v6__0.html#ga6b5bf072149f4202f8db0977ae9b1e48">More...</a><br /></td></tr>
<tr class="separator:ga6b5bf072149f4202f8db0977ae9b1e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837a25ff174ef281197a5913e599fe87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga837a25ff174ef281197a5913e599fe87">XDP_TX_INTERRUPT_STATUS</a>&#160;&#160;&#160;0x140</td></tr>
<tr class="memdesc:ga837a25ff174ef281197a5913e599fe87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status for interrupt events.  <a href="group__dp__v6__0.html#ga837a25ff174ef281197a5913e599fe87">More...</a><br /></td></tr>
<tr class="separator:ga837a25ff174ef281197a5913e599fe87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100fb56fd519455af2cb5a82791f8cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga100fb56fd519455af2cb5a82791f8cbe">XDP_TX_INTERRUPT_MASK</a>&#160;&#160;&#160;0x144</td></tr>
<tr class="memdesc:ga100fb56fd519455af2cb5a82791f8cbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks the specified interrupt sources.  <a href="group__dp__v6__0.html#ga100fb56fd519455af2cb5a82791f8cbe">More...</a><br /></td></tr>
<tr class="separator:ga100fb56fd519455af2cb5a82791f8cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c6eb8c04375d614b4496a395169ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga82c6eb8c04375d614b4496a395169ca8">XDP_TX_REPLY_DATA_COUNT</a>&#160;&#160;&#160;0x148</td></tr>
<tr class="memdesc:ga82c6eb8c04375d614b4496a395169ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of data bytes actually received during a transaction.  <a href="group__dp__v6__0.html#ga82c6eb8c04375d614b4496a395169ca8">More...</a><br /></td></tr>
<tr class="separator:ga82c6eb8c04375d614b4496a395169ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf9eabddf1dfddb0fe0abf88ef7985e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4bf9eabddf1dfddb0fe0abf88ef7985e">XDP_TX_REPLY_STATUS</a>&#160;&#160;&#160;0x14C</td></tr>
<tr class="memdesc:ga4bf9eabddf1dfddb0fe0abf88ef7985e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reply status of most recent AUX transaction.  <a href="group__dp__v6__0.html#ga4bf9eabddf1dfddb0fe0abf88ef7985e">More...</a><br /></td></tr>
<tr class="separator:ga4bf9eabddf1dfddb0fe0abf88ef7985e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba08c96bde1eaf5ececc5b5b6cd60efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaba08c96bde1eaf5ececc5b5b6cd60efd">XDP_TX_HPD_DURATION</a>&#160;&#160;&#160;0x150</td></tr>
<tr class="memdesc:gaba08c96bde1eaf5ececc5b5b6cd60efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration of the HPD pulse in microseconds.  <a href="group__dp__v6__0.html#gaba08c96bde1eaf5ececc5b5b6cd60efd">More...</a><br /></td></tr>
<tr class="separator:gaba08c96bde1eaf5ececc5b5b6cd60efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: Main stream attributes for SST / MST STREAM1.</div></td></tr>
<tr class="memitem:ga4477bd0bedda0bde55b7a79d61e7a253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4477bd0bedda0bde55b7a79d61e7a253">XDP_TX_STREAM1_MSA_START</a>&#160;&#160;&#160;0x180</td></tr>
<tr class="memdesc:ga4477bd0bedda0bde55b7a79d61e7a253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 1.  <a href="group__dp__v6__0.html#ga4477bd0bedda0bde55b7a79d61e7a253">More...</a><br /></td></tr>
<tr class="separator:ga4477bd0bedda0bde55b7a79d61e7a253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcd2d62b0dd5e341ad20fd4be6d7867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabbcd2d62b0dd5e341ad20fd4be6d7867">XDP_TX_MAIN_STREAM_HTOTAL</a>&#160;&#160;&#160;0x180</td></tr>
<tr class="memdesc:gabbcd2d62b0dd5e341ad20fd4be6d7867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of clocks in the horizontal framing period.  <a href="group__dp__v6__0.html#gabbcd2d62b0dd5e341ad20fd4be6d7867">More...</a><br /></td></tr>
<tr class="separator:gabbcd2d62b0dd5e341ad20fd4be6d7867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814a12aac489dfadf109675dbe9f64d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga814a12aac489dfadf109675dbe9f64d2">XDP_TX_MAIN_STREAM_VTOTAL</a>&#160;&#160;&#160;0x184</td></tr>
<tr class="memdesc:ga814a12aac489dfadf109675dbe9f64d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of lines in the video frame.  <a href="group__dp__v6__0.html#ga814a12aac489dfadf109675dbe9f64d2">More...</a><br /></td></tr>
<tr class="separator:ga814a12aac489dfadf109675dbe9f64d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c991341adb99847009ea319e89f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga30c991341adb99847009ea319e89f42e">XDP_TX_MAIN_STREAM_POLARITY</a>&#160;&#160;&#160;0x188</td></tr>
<tr class="memdesc:ga30c991341adb99847009ea319e89f42e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polarity for the video sync signals.  <a href="group__dp__v6__0.html#ga30c991341adb99847009ea319e89f42e">More...</a><br /></td></tr>
<tr class="separator:ga30c991341adb99847009ea319e89f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba5b8a3110cae3e20c40c387b3dab42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5ba5b8a3110cae3e20c40c387b3dab42">XDP_TX_MAIN_STREAM_HSWIDTH</a>&#160;&#160;&#160;0x18C</td></tr>
<tr class="memdesc:ga5ba5b8a3110cae3e20c40c387b3dab42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the horizontal sync pulse.  <a href="group__dp__v6__0.html#ga5ba5b8a3110cae3e20c40c387b3dab42">More...</a><br /></td></tr>
<tr class="separator:ga5ba5b8a3110cae3e20c40c387b3dab42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a5f8bfffdc072c99ae2aef4a04950c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga54a5f8bfffdc072c99ae2aef4a04950c">XDP_TX_MAIN_STREAM_VSWIDTH</a>&#160;&#160;&#160;0x190</td></tr>
<tr class="memdesc:ga54a5f8bfffdc072c99ae2aef4a04950c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the vertical sync pulse.  <a href="group__dp__v6__0.html#ga54a5f8bfffdc072c99ae2aef4a04950c">More...</a><br /></td></tr>
<tr class="separator:ga54a5f8bfffdc072c99ae2aef4a04950c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9623d7a9d7526eb95f4fa2af41411ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9623d7a9d7526eb95f4fa2af41411ffe">XDP_TX_MAIN_STREAM_HRES</a>&#160;&#160;&#160;0x194</td></tr>
<tr class="memdesc:ga9623d7a9d7526eb95f4fa2af41411ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of active pixels per line (the horizontal resolution).  <a href="group__dp__v6__0.html#ga9623d7a9d7526eb95f4fa2af41411ffe">More...</a><br /></td></tr>
<tr class="separator:ga9623d7a9d7526eb95f4fa2af41411ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c42cc25e381685070c2254f3522e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf2c42cc25e381685070c2254f3522e45">XDP_TX_MAIN_STREAM_VRES</a>&#160;&#160;&#160;0x198</td></tr>
<tr class="memdesc:gaf2c42cc25e381685070c2254f3522e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of active lines (the vertical resolution).  <a href="group__dp__v6__0.html#gaf2c42cc25e381685070c2254f3522e45">More...</a><br /></td></tr>
<tr class="separator:gaf2c42cc25e381685070c2254f3522e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c97311a98450c05888549323e85d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad7c97311a98450c05888549323e85d97">XDP_TX_MAIN_STREAM_HSTART</a>&#160;&#160;&#160;0x19C</td></tr>
<tr class="memdesc:gad7c97311a98450c05888549323e85d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of clocks between the leading edge of the horizontal sync and the start of active data.  <a href="group__dp__v6__0.html#gad7c97311a98450c05888549323e85d97">More...</a><br /></td></tr>
<tr class="separator:gad7c97311a98450c05888549323e85d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa0650ed9b35d79346c16e431328da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafaa0650ed9b35d79346c16e431328da4">XDP_TX_MAIN_STREAM_VSTART</a>&#160;&#160;&#160;0x1A0</td></tr>
<tr class="memdesc:gafaa0650ed9b35d79346c16e431328da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of lines between the leading edge of the vertical sync and the first line of active data.  <a href="group__dp__v6__0.html#gafaa0650ed9b35d79346c16e431328da4">More...</a><br /></td></tr>
<tr class="separator:gafaa0650ed9b35d79346c16e431328da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa674756059c232768b7b67f6ad5f8d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa674756059c232768b7b67f6ad5f8d30">XDP_TX_MAIN_STREAM_MISC0</a>&#160;&#160;&#160;0x1A4</td></tr>
<tr class="memdesc:gaa674756059c232768b7b67f6ad5f8d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous stream attributes.  <a href="group__dp__v6__0.html#gaa674756059c232768b7b67f6ad5f8d30">More...</a><br /></td></tr>
<tr class="separator:gaa674756059c232768b7b67f6ad5f8d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70a6186eae476ece2d9dd8ce7ba852f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac70a6186eae476ece2d9dd8ce7ba852f">XDP_TX_MAIN_STREAM_MISC1</a>&#160;&#160;&#160;0x1A8</td></tr>
<tr class="memdesc:gac70a6186eae476ece2d9dd8ce7ba852f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous stream attributes.  <a href="group__dp__v6__0.html#gac70a6186eae476ece2d9dd8ce7ba852f">More...</a><br /></td></tr>
<tr class="separator:gac70a6186eae476ece2d9dd8ce7ba852f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cde333af76769090439d62713c50e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac0cde333af76769090439d62713c50e9">XDP_TX_M_VID</a>&#160;&#160;&#160;0x1AC</td></tr>
<tr class="memdesc:gac0cde333af76769090439d62713c50e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">M value for the video stream as computed by the source core in asynchronous clock mode.  <a href="group__dp__v6__0.html#gac0cde333af76769090439d62713c50e9">More...</a><br /></td></tr>
<tr class="separator:gac0cde333af76769090439d62713c50e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0689dd79b7ae9d8795a4553ee438f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf0689dd79b7ae9d8795a4553ee438f18">XDP_TX_TU_SIZE</a>&#160;&#160;&#160;0x1B0</td></tr>
<tr class="memdesc:gaf0689dd79b7ae9d8795a4553ee438f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of a transfer unit in the framing logic.  <a href="group__dp__v6__0.html#gaf0689dd79b7ae9d8795a4553ee438f18">More...</a><br /></td></tr>
<tr class="separator:gaf0689dd79b7ae9d8795a4553ee438f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8b464888a016529a3503bd90ab33c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9e8b464888a016529a3503bd90ab33c6">XDP_TX_N_VID</a>&#160;&#160;&#160;0x1B4</td></tr>
<tr class="memdesc:ga9e8b464888a016529a3503bd90ab33c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">N value for the video stream as computed by the source core in asynchronous clock mode.  <a href="group__dp__v6__0.html#ga9e8b464888a016529a3503bd90ab33c6">More...</a><br /></td></tr>
<tr class="separator:ga9e8b464888a016529a3503bd90ab33c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb58185af94916cb9c3248deedb2dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8bb58185af94916cb9c3248deedb2dd9">XDP_TX_USER_PIXEL_WIDTH</a>&#160;&#160;&#160;0x1B8</td></tr>
<tr class="memdesc:ga8bb58185af94916cb9c3248deedb2dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the width of the user data input port.  <a href="group__dp__v6__0.html#ga8bb58185af94916cb9c3248deedb2dd9">More...</a><br /></td></tr>
<tr class="separator:ga8bb58185af94916cb9c3248deedb2dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68267948f6e181af7f6ee8b7b8c4dfdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga68267948f6e181af7f6ee8b7b8c4dfdd">XDP_TX_USER_DATA_COUNT_PER_LANE</a>&#160;&#160;&#160;0x1BC</td></tr>
<tr class="memdesc:ga68267948f6e181af7f6ee8b7b8c4dfdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to translate the number of pixels per line to the native internal 16-bit datapath.  <a href="group__dp__v6__0.html#ga68267948f6e181af7f6ee8b7b8c4dfdd">More...</a><br /></td></tr>
<tr class="separator:ga68267948f6e181af7f6ee8b7b8c4dfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06514d1d85e0f5930ec0b2c6e4456136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga06514d1d85e0f5930ec0b2c6e4456136">XDP_TX_MAIN_STREAM_INTERLACED</a>&#160;&#160;&#160;0x1C0</td></tr>
<tr class="memdesc:ga06514d1d85e0f5930ec0b2c6e4456136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Video is interlaced.  <a href="group__dp__v6__0.html#ga06514d1d85e0f5930ec0b2c6e4456136">More...</a><br /></td></tr>
<tr class="separator:ga06514d1d85e0f5930ec0b2c6e4456136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e1c6686701623b59a4f084742462ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab9e1c6686701623b59a4f084742462ab">XDP_TX_MIN_BYTES_PER_TU</a>&#160;&#160;&#160;0x1C4</td></tr>
<tr class="memdesc:gab9e1c6686701623b59a4f084742462ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">The minimum number of bytes per transfer unit.  <a href="group__dp__v6__0.html#gab9e1c6686701623b59a4f084742462ab">More...</a><br /></td></tr>
<tr class="separator:gab9e1c6686701623b59a4f084742462ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6222752da33d25659a905b68ead7e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae6222752da33d25659a905b68ead7e11">XDP_TX_FRAC_BYTES_PER_TU</a>&#160;&#160;&#160;0x1C8</td></tr>
<tr class="memdesc:gae6222752da33d25659a905b68ead7e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">The fractional component when calculated the XDP_TX_MIN_BYTES_PER_TU register value.  <a href="group__dp__v6__0.html#gae6222752da33d25659a905b68ead7e11">More...</a><br /></td></tr>
<tr class="separator:gae6222752da33d25659a905b68ead7e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e29d97f73b9e9d5f9f0bb39f5aeb44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf3e29d97f73b9e9d5f9f0bb39f5aeb44">XDP_TX_INIT_WAIT</a>&#160;&#160;&#160;0x1CC</td></tr>
<tr class="memdesc:gaf3e29d97f73b9e9d5f9f0bb39f5aeb44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of initial wait cycles at the start of a new line by the framing logic, allowing enough data to be buffered in the input FIFO.  <a href="group__dp__v6__0.html#gaf3e29d97f73b9e9d5f9f0bb39f5aeb44">More...</a><br /></td></tr>
<tr class="separator:gaf3e29d97f73b9e9d5f9f0bb39f5aeb44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbcc199b3c8b82d2a7fe5e0274c180f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafbbcc199b3c8b82d2a7fe5e0274c180f">XDP_TX_STREAM1</a>&#160;&#160;&#160;0x1D0</td></tr>
<tr class="memdesc:gafbbcc199b3c8b82d2a7fe5e0274c180f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average stream symbol timeslots per MTP config.  <a href="group__dp__v6__0.html#gafbbcc199b3c8b82d2a7fe5e0274c180f">More...</a><br /></td></tr>
<tr class="separator:gafbbcc199b3c8b82d2a7fe5e0274c180f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac63688770bfea16fa128010679a9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0ac63688770bfea16fa128010679a9e3">XDP_TX_STREAM2</a>&#160;&#160;&#160;0x1D4</td></tr>
<tr class="memdesc:ga0ac63688770bfea16fa128010679a9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average stream symbol timeslots per MTP config.  <a href="group__dp__v6__0.html#ga0ac63688770bfea16fa128010679a9e3">More...</a><br /></td></tr>
<tr class="separator:ga0ac63688770bfea16fa128010679a9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934a0478902b7fbf554a53c2f904e881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga934a0478902b7fbf554a53c2f904e881">XDP_TX_STREAM3</a>&#160;&#160;&#160;0x1D8</td></tr>
<tr class="memdesc:ga934a0478902b7fbf554a53c2f904e881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average stream symbol timeslots per MTP config.  <a href="group__dp__v6__0.html#ga934a0478902b7fbf554a53c2f904e881">More...</a><br /></td></tr>
<tr class="separator:ga934a0478902b7fbf554a53c2f904e881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e32e532c5686b061e2769d832b509d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga57e32e532c5686b061e2769d832b509d">XDP_TX_STREAM4</a>&#160;&#160;&#160;0x1DC</td></tr>
<tr class="memdesc:ga57e32e532c5686b061e2769d832b509d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average stream symbol timeslots per MTP config.  <a href="group__dp__v6__0.html#ga57e32e532c5686b061e2769d832b509d">More...</a><br /></td></tr>
<tr class="separator:ga57e32e532c5686b061e2769d832b509d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: PHY configuration status.</div></td></tr>
<tr class="memitem:gaa9a5a594ade23724e9fd4237af07184c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa9a5a594ade23724e9fd4237af07184c">XDP_TX_PHY_CONFIG</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:gaa9a5a594ade23724e9fd4237af07184c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver PHY reset and configuration.  <a href="group__dp__v6__0.html#gaa9a5a594ade23724e9fd4237af07184c">More...</a><br /></td></tr>
<tr class="separator:gaa9a5a594ade23724e9fd4237af07184c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f67e0961e2de45452712d3e49542d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3f67e0961e2de45452712d3e49542d2e">XDP_TX_PHY_VOLTAGE_DIFF_LANE_0</a>&#160;&#160;&#160;0x220</td></tr>
<tr class="memdesc:ga3f67e0961e2de45452712d3e49542d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the differential voltage swing.  <a href="group__dp__v6__0.html#ga3f67e0961e2de45452712d3e49542d2e">More...</a><br /></td></tr>
<tr class="separator:ga3f67e0961e2de45452712d3e49542d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92de577ba19aea454394caf2a1d59715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga92de577ba19aea454394caf2a1d59715">XDP_TX_PHY_VOLTAGE_DIFF_LANE_1</a>&#160;&#160;&#160;0x224</td></tr>
<tr class="memdesc:ga92de577ba19aea454394caf2a1d59715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the differential voltage swing.  <a href="group__dp__v6__0.html#ga92de577ba19aea454394caf2a1d59715">More...</a><br /></td></tr>
<tr class="separator:ga92de577ba19aea454394caf2a1d59715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400419d5a0081e3819fcef4417b1b6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga400419d5a0081e3819fcef4417b1b6d9">XDP_TX_PHY_VOLTAGE_DIFF_LANE_2</a>&#160;&#160;&#160;0x228</td></tr>
<tr class="memdesc:ga400419d5a0081e3819fcef4417b1b6d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the differential voltage swing.  <a href="group__dp__v6__0.html#ga400419d5a0081e3819fcef4417b1b6d9">More...</a><br /></td></tr>
<tr class="separator:ga400419d5a0081e3819fcef4417b1b6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5442355cc64f933985c45d5ce15cb01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5442355cc64f933985c45d5ce15cb01f">XDP_TX_PHY_VOLTAGE_DIFF_LANE_3</a>&#160;&#160;&#160;0x22C</td></tr>
<tr class="memdesc:ga5442355cc64f933985c45d5ce15cb01f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the differential voltage swing.  <a href="group__dp__v6__0.html#ga5442355cc64f933985c45d5ce15cb01f">More...</a><br /></td></tr>
<tr class="separator:ga5442355cc64f933985c45d5ce15cb01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade26487df8aa80910213bbe422a70c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gade26487df8aa80910213bbe422a70c25">XDP_TX_PHY_TRANSMIT_PRBS7</a>&#160;&#160;&#160;0x230</td></tr>
<tr class="memdesc:gade26487df8aa80910213bbe422a70c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pseudo random bit sequence 7 pattern transmission for link quality assessment.  <a href="group__dp__v6__0.html#gade26487df8aa80910213bbe422a70c25">More...</a><br /></td></tr>
<tr class="separator:gade26487df8aa80910213bbe422a70c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa485819fbd9793b40764e36144f6f98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa485819fbd9793b40764e36144f6f98d">XDP_TX_PHY_CLOCK_SELECT</a>&#160;&#160;&#160;0x234</td></tr>
<tr class="memdesc:gaa485819fbd9793b40764e36144f6f98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructs the PHY PLL to generate the proper clock frequency for the required link rate.  <a href="group__dp__v6__0.html#gaa485819fbd9793b40764e36144f6f98d">More...</a><br /></td></tr>
<tr class="separator:gaa485819fbd9793b40764e36144f6f98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3d815b9618e24b0eba1b6ae5f2209c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5e3d815b9618e24b0eba1b6ae5f2209c">XDP_TX_PHY_POWER_DOWN</a>&#160;&#160;&#160;0x238</td></tr>
<tr class="memdesc:ga5e3d815b9618e24b0eba1b6ae5f2209c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls PHY power down.  <a href="group__dp__v6__0.html#ga5e3d815b9618e24b0eba1b6ae5f2209c">More...</a><br /></td></tr>
<tr class="separator:ga5e3d815b9618e24b0eba1b6ae5f2209c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37a629a54e9aac4238c90b1496c0c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf37a629a54e9aac4238c90b1496c0c22">XDP_TX_PHY_PRECURSOR_LANE_0</a>&#160;&#160;&#160;0x23C</td></tr>
<tr class="memdesc:gaf37a629a54e9aac4238c90b1496c0c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the pre-cursor level.  <a href="group__dp__v6__0.html#gaf37a629a54e9aac4238c90b1496c0c22">More...</a><br /></td></tr>
<tr class="separator:gaf37a629a54e9aac4238c90b1496c0c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed4f4edd79b9c4ce53f7150f9f78a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafed4f4edd79b9c4ce53f7150f9f78a7c">XDP_TX_PHY_PRECURSOR_LANE_1</a>&#160;&#160;&#160;0x240</td></tr>
<tr class="memdesc:gafed4f4edd79b9c4ce53f7150f9f78a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the pre-cursor level.  <a href="group__dp__v6__0.html#gafed4f4edd79b9c4ce53f7150f9f78a7c">More...</a><br /></td></tr>
<tr class="separator:gafed4f4edd79b9c4ce53f7150f9f78a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0cd4e25f24457ed2dd59ba073003ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6a0cd4e25f24457ed2dd59ba073003ef">XDP_TX_PHY_PRECURSOR_LANE_2</a>&#160;&#160;&#160;0x244</td></tr>
<tr class="memdesc:ga6a0cd4e25f24457ed2dd59ba073003ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the pre-cursor level.  <a href="group__dp__v6__0.html#ga6a0cd4e25f24457ed2dd59ba073003ef">More...</a><br /></td></tr>
<tr class="separator:ga6a0cd4e25f24457ed2dd59ba073003ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac894fde6dd528a0ecba1d62b527e237e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac894fde6dd528a0ecba1d62b527e237e">XDP_TX_PHY_PRECURSOR_LANE_3</a>&#160;&#160;&#160;0x248</td></tr>
<tr class="memdesc:gac894fde6dd528a0ecba1d62b527e237e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the pre-cursor level.  <a href="group__dp__v6__0.html#gac894fde6dd528a0ecba1d62b527e237e">More...</a><br /></td></tr>
<tr class="separator:gac894fde6dd528a0ecba1d62b527e237e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97c39bcf6bd9799365783ee03c575fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae97c39bcf6bd9799365783ee03c575fd">XDP_TX_PHY_POSTCURSOR_LANE_0</a>&#160;&#160;&#160;0x24C</td></tr>
<tr class="memdesc:gae97c39bcf6bd9799365783ee03c575fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the post-cursor level.  <a href="group__dp__v6__0.html#gae97c39bcf6bd9799365783ee03c575fd">More...</a><br /></td></tr>
<tr class="separator:gae97c39bcf6bd9799365783ee03c575fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93b1027d135089179b6d64e5586a6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae93b1027d135089179b6d64e5586a6d6">XDP_TX_PHY_POSTCURSOR_LANE_1</a>&#160;&#160;&#160;0x250</td></tr>
<tr class="memdesc:gae93b1027d135089179b6d64e5586a6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the post-cursor level.  <a href="group__dp__v6__0.html#gae93b1027d135089179b6d64e5586a6d6">More...</a><br /></td></tr>
<tr class="separator:gae93b1027d135089179b6d64e5586a6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9f884decfab29a45773476c21229a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga66e9f884decfab29a45773476c21229a">XDP_TX_PHY_POSTCURSOR_LANE_2</a>&#160;&#160;&#160;0x254</td></tr>
<tr class="memdesc:ga66e9f884decfab29a45773476c21229a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the post-cursor level.  <a href="group__dp__v6__0.html#ga66e9f884decfab29a45773476c21229a">More...</a><br /></td></tr>
<tr class="separator:ga66e9f884decfab29a45773476c21229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750999e425491b1094ad2f4fbf2bdb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga750999e425491b1094ad2f4fbf2bdb4c">XDP_TX_PHY_POSTCURSOR_LANE_3</a>&#160;&#160;&#160;0x258</td></tr>
<tr class="memdesc:ga750999e425491b1094ad2f4fbf2bdb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the post-cursor level.  <a href="group__dp__v6__0.html#ga750999e425491b1094ad2f4fbf2bdb4c">More...</a><br /></td></tr>
<tr class="separator:ga750999e425491b1094ad2f4fbf2bdb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f08f2ae5f213b0b600d677ed0205549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7f08f2ae5f213b0b600d677ed0205549">XDP_TX_PHY_STATUS</a>&#160;&#160;&#160;0x280</td></tr>
<tr class="memdesc:ga7f08f2ae5f213b0b600d677ed0205549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current PHY status.  <a href="group__dp__v6__0.html#ga7f08f2ae5f213b0b600d677ed0205549">More...</a><br /></td></tr>
<tr class="separator:ga7f08f2ae5f213b0b600d677ed0205549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9b8b7e0fa5058e8b554b48b7dacb57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5e9b8b7e0fa5058e8b554b48b7dacb57">XDP_TX_GT_DRP_COMMAND</a>&#160;&#160;&#160;0x2A0</td></tr>
<tr class="memdesc:ga5e9b8b7e0fa5058e8b554b48b7dacb57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides access to the GT DRP ports.  <a href="group__dp__v6__0.html#ga5e9b8b7e0fa5058e8b554b48b7dacb57">More...</a><br /></td></tr>
<tr class="separator:ga5e9b8b7e0fa5058e8b554b48b7dacb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb748c64a7ea99e82bdbc05caceb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga45eb748c64a7ea99e82bdbc05caceb21">XDP_TX_GT_DRP_READ_DATA</a>&#160;&#160;&#160;0x2A4</td></tr>
<tr class="memdesc:ga45eb748c64a7ea99e82bdbc05caceb21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides access to GT DRP read data.  <a href="group__dp__v6__0.html#ga45eb748c64a7ea99e82bdbc05caceb21">More...</a><br /></td></tr>
<tr class="separator:ga45eb748c64a7ea99e82bdbc05caceb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65b66a2bdf90aed36f668a43e5ece74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa65b66a2bdf90aed36f668a43e5ece74">XDP_TX_GT_DRP_CHANNEL_STATUS</a>&#160;&#160;&#160;0x2A8</td></tr>
<tr class="memdesc:gaa65b66a2bdf90aed36f668a43e5ece74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides access to GT DRP channel status.  <a href="group__dp__v6__0.html#gaa65b66a2bdf90aed36f668a43e5ece74">More...</a><br /></td></tr>
<tr class="separator:gaa65b66a2bdf90aed36f668a43e5ece74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: DisplayPort audio.</div></td></tr>
<tr class="memitem:ga609aa078aefad0af3bea290cf9c8d482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga609aa078aefad0af3bea290cf9c8d482">XDP_TX_AUDIO_CONTROL</a>&#160;&#160;&#160;0x300</td></tr>
<tr class="memdesc:ga609aa078aefad0af3bea290cf9c8d482"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables audio stream packets in main link and buffer control.  <a href="group__dp__v6__0.html#ga609aa078aefad0af3bea290cf9c8d482">More...</a><br /></td></tr>
<tr class="separator:ga609aa078aefad0af3bea290cf9c8d482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12b65a5eacb65252401cd7dd4723565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad12b65a5eacb65252401cd7dd4723565">XDP_TX_AUDIO_CHANNELS</a>&#160;&#160;&#160;0x304</td></tr>
<tr class="memdesc:gad12b65a5eacb65252401cd7dd4723565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to input active channel count.  <a href="group__dp__v6__0.html#gad12b65a5eacb65252401cd7dd4723565">More...</a><br /></td></tr>
<tr class="separator:gad12b65a5eacb65252401cd7dd4723565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca9f9f446d37eeb6e9af4aa731cb8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadca9f9f446d37eeb6e9af4aa731cb8a4">XDP_TX_AUDIO_INFO_DATA</a>(NUM)&#160;&#160;&#160;(0x308 + 4 * (NUM - 1))</td></tr>
<tr class="memdesc:gadca9f9f446d37eeb6e9af4aa731cb8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word formatted as per CEA 861-C info frame.  <a href="group__dp__v6__0.html#gadca9f9f446d37eeb6e9af4aa731cb8a4">More...</a><br /></td></tr>
<tr class="separator:gadca9f9f446d37eeb6e9af4aa731cb8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f7a894cd1b0a093a1f385bda08b7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac7f7a894cd1b0a093a1f385bda08b7ba">XDP_TX_AUDIO_MAUD</a>&#160;&#160;&#160;0x328</td></tr>
<tr class="memdesc:gac7f7a894cd1b0a093a1f385bda08b7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">M value of audio stream as computed by the DisplayPort TX core when audio and link clocks are synchronous.  <a href="group__dp__v6__0.html#gac7f7a894cd1b0a093a1f385bda08b7ba">More...</a><br /></td></tr>
<tr class="separator:gac7f7a894cd1b0a093a1f385bda08b7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a66e4db61aa1b882c07897a24bebcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga25a66e4db61aa1b882c07897a24bebcf">XDP_TX_AUDIO_NAUD</a>&#160;&#160;&#160;0x32C</td></tr>
<tr class="memdesc:ga25a66e4db61aa1b882c07897a24bebcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">N value of audio stream as computed by the DisplayPort TX core when audio and link clocks are synchronous.  <a href="group__dp__v6__0.html#ga25a66e4db61aa1b882c07897a24bebcf">More...</a><br /></td></tr>
<tr class="separator:ga25a66e4db61aa1b882c07897a24bebcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc83c4c819a3397f99481812ee85f011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabc83c4c819a3397f99481812ee85f011">XDP_TX_AUDIO_EXT_DATA</a>(NUM)&#160;&#160;&#160;(0x330 + 4 * (NUM - 1))</td></tr>
<tr class="memdesc:gabc83c4c819a3397f99481812ee85f011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word formatted as per extension packet.  <a href="group__dp__v6__0.html#gabc83c4c819a3397f99481812ee85f011">More...</a><br /></td></tr>
<tr class="separator:gabc83c4c819a3397f99481812ee85f011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: DisplayPort video.</div></td></tr>
<tr class="memitem:gadc9af7635a74f0d6bc035c65e3c5ad1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_VIDEO_PACKING_CLOCK_CONTROL</b>&#160;&#160;&#160;0x90</td></tr>
<tr class="separator:gadc9af7635a74f0d6bc035c65e3c5ad1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: HDCP.</div></td></tr>
<tr class="memitem:gafda2ae8fae73538d2ce320eade02d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafda2ae8fae73538d2ce320eade02d1e2">XDP_TX_HDCP_ENABLE</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="memdesc:gafda2ae8fae73538d2ce320eade02d1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables HDCP core.  <a href="group__dp__v6__0.html#gafda2ae8fae73538d2ce320eade02d1e2">More...</a><br /></td></tr>
<tr class="separator:gafda2ae8fae73538d2ce320eade02d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core registers: Main stream attributes for MST STREAM2, 3, and 4.</div></td></tr>
<tr class="memitem:gac6b285be506668b6f1a4f0f3dd5d0581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac6b285be506668b6f1a4f0f3dd5d0581">XDP_TX_STREAM2_MSA_START</a>&#160;&#160;&#160;0x500</td></tr>
<tr class="memdesc:gac6b285be506668b6f1a4f0f3dd5d0581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 2.  <a href="group__dp__v6__0.html#gac6b285be506668b6f1a4f0f3dd5d0581">More...</a><br /></td></tr>
<tr class="separator:gac6b285be506668b6f1a4f0f3dd5d0581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6afb742d6edbfa445ebaa1658ed64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaad6afb742d6edbfa445ebaa1658ed64f">XDP_TX_STREAM2_MSA_START_OFFSET</a></td></tr>
<tr class="memdesc:gaad6afb742d6edbfa445ebaa1658ed64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MSA registers for stream 2 are at an offset from the corresponding registers of stream 1.  <a href="group__dp__v6__0.html#gaad6afb742d6edbfa445ebaa1658ed64f">More...</a><br /></td></tr>
<tr class="separator:gaad6afb742d6edbfa445ebaa1658ed64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ff291474d87b04c5695ecc5409f23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga53ff291474d87b04c5695ecc5409f23f">XDP_TX_STREAM3_MSA_START</a>&#160;&#160;&#160;0x550</td></tr>
<tr class="memdesc:ga53ff291474d87b04c5695ecc5409f23f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 3.  <a href="group__dp__v6__0.html#ga53ff291474d87b04c5695ecc5409f23f">More...</a><br /></td></tr>
<tr class="separator:ga53ff291474d87b04c5695ecc5409f23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba34dd86d2d812e68396b9e8f8312e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4ba34dd86d2d812e68396b9e8f8312e6">XDP_TX_STREAM3_MSA_START_OFFSET</a></td></tr>
<tr class="memdesc:ga4ba34dd86d2d812e68396b9e8f8312e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MSA registers for stream 3 are at an offset from the corresponding registers of stream 1.  <a href="group__dp__v6__0.html#ga4ba34dd86d2d812e68396b9e8f8312e6">More...</a><br /></td></tr>
<tr class="separator:ga4ba34dd86d2d812e68396b9e8f8312e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689180e1100b0613e756f17e9ee94c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga689180e1100b0613e756f17e9ee94c54">XDP_TX_STREAM4_MSA_START</a>&#160;&#160;&#160;0x5A0</td></tr>
<tr class="memdesc:ga689180e1100b0613e756f17e9ee94c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 4.  <a href="group__dp__v6__0.html#ga689180e1100b0613e756f17e9ee94c54">More...</a><br /></td></tr>
<tr class="separator:ga689180e1100b0613e756f17e9ee94c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9621ab19467d1674f53020ea97603126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9621ab19467d1674f53020ea97603126">XDP_TX_STREAM4_MSA_START_OFFSET</a></td></tr>
<tr class="memdesc:ga9621ab19467d1674f53020ea97603126"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MSA registers for stream 4 are at an offset from the corresponding registers of stream 1.  <a href="group__dp__v6__0.html#ga9621ab19467d1674f53020ea97603126">More...</a><br /></td></tr>
<tr class="separator:ga9621ab19467d1674f53020ea97603126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPTX core masks, shifts, and register values.</div></td></tr>
<tr class="memitem:ga70e0baacf394da1eca2d91399a4ed3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga70e0baacf394da1eca2d91399a4ed3af">XDP_TX_LINK_BW_SET_162GBPS</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ga70e0baacf394da1eca2d91399a4ed3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">1.62 Gbps link rate.  <a href="group__dp__v6__0.html#ga70e0baacf394da1eca2d91399a4ed3af">More...</a><br /></td></tr>
<tr class="separator:ga70e0baacf394da1eca2d91399a4ed3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ae5a7c2b5b4c7155455047b546b26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga66ae5a7c2b5b4c7155455047b546b26f">XDP_TX_LINK_BW_SET_270GBPS</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:ga66ae5a7c2b5b4c7155455047b546b26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">2.70 Gbps link rate.  <a href="group__dp__v6__0.html#ga66ae5a7c2b5b4c7155455047b546b26f">More...</a><br /></td></tr>
<tr class="separator:ga66ae5a7c2b5b4c7155455047b546b26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cc4dd79d16526ae6303a4b88087c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga41cc4dd79d16526ae6303a4b88087c18">XDP_TX_LINK_BW_SET_540GBPS</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga41cc4dd79d16526ae6303a4b88087c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">5.40 Gbps link rate.  <a href="group__dp__v6__0.html#ga41cc4dd79d16526ae6303a4b88087c18">More...</a><br /></td></tr>
<tr class="separator:ga41cc4dd79d16526ae6303a4b88087c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5dc54bb7562c8f6535e480fc33defc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7a5dc54bb7562c8f6535e480fc33defc">XDP_TX_LANE_COUNT_SET_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga7a5dc54bb7562c8f6535e480fc33defc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane count of 1.  <a href="group__dp__v6__0.html#ga7a5dc54bb7562c8f6535e480fc33defc">More...</a><br /></td></tr>
<tr class="separator:ga7a5dc54bb7562c8f6535e480fc33defc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3033119b82e092cba28763ed61577ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa3033119b82e092cba28763ed61577ba">XDP_TX_LANE_COUNT_SET_2</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:gaa3033119b82e092cba28763ed61577ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane count of 2.  <a href="group__dp__v6__0.html#gaa3033119b82e092cba28763ed61577ba">More...</a><br /></td></tr>
<tr class="separator:gaa3033119b82e092cba28763ed61577ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafccbf6b1a17c9872882bc0ec064d713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaafccbf6b1a17c9872882bc0ec064d713">XDP_TX_LANE_COUNT_SET_4</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gaafccbf6b1a17c9872882bc0ec064d713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane count of 4.  <a href="group__dp__v6__0.html#gaafccbf6b1a17c9872882bc0ec064d713">More...</a><br /></td></tr>
<tr class="separator:gaafccbf6b1a17c9872882bc0ec064d713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4654e0e0751ab9288d547fe814631216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4654e0e0751ab9288d547fe814631216">XDP_TX_TRAINING_PATTERN_SET_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga4654e0e0751ab9288d547fe814631216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Training off.  <a href="group__dp__v6__0.html#ga4654e0e0751ab9288d547fe814631216">More...</a><br /></td></tr>
<tr class="separator:ga4654e0e0751ab9288d547fe814631216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a5c1ec6351ee70afedaf91bfd322ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga91a5c1ec6351ee70afedaf91bfd322ea">XDP_TX_TRAINING_PATTERN_SET_TP1</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga91a5c1ec6351ee70afedaf91bfd322ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Training pattern 1 used for clock recovery.  <a href="group__dp__v6__0.html#ga91a5c1ec6351ee70afedaf91bfd322ea">More...</a><br /></td></tr>
<tr class="separator:ga91a5c1ec6351ee70afedaf91bfd322ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b05fc9030634f1e765197e44904ace9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4b05fc9030634f1e765197e44904ace9">XDP_TX_TRAINING_PATTERN_SET_TP2</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga4b05fc9030634f1e765197e44904ace9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Training pattern 2 used for channel equalization.  <a href="group__dp__v6__0.html#ga4b05fc9030634f1e765197e44904ace9">More...</a><br /></td></tr>
<tr class="separator:ga4b05fc9030634f1e765197e44904ace9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6285b920400356a2417eadbb7ac89dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6285b920400356a2417eadbb7ac89dc7">XDP_TX_TRAINING_PATTERN_SET_TP3</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga6285b920400356a2417eadbb7ac89dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Training pattern 3 used for channel equalization for cores with DP v1.2.  <a href="group__dp__v6__0.html#ga6285b920400356a2417eadbb7ac89dc7">More...</a><br /></td></tr>
<tr class="separator:ga6285b920400356a2417eadbb7ac89dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3401df059f19eca5adb6c8fe9de8fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf3401df059f19eca5adb6c8fe9de8fe8">XDP_TX_LINK_QUAL_PATTERN_SET_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gaf3401df059f19eca5adb6c8fe9de8fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Link quality test pattern not transmitted.  <a href="group__dp__v6__0.html#gaf3401df059f19eca5adb6c8fe9de8fe8">More...</a><br /></td></tr>
<tr class="separator:gaf3401df059f19eca5adb6c8fe9de8fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3a63cdcb0afc58e9fd04041ef6f7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadf3a63cdcb0afc58e9fd04041ef6f7ed">XDP_TX_LINK_QUAL_PATTERN_SET_D102_TEST</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gadf3a63cdcb0afc58e9fd04041ef6f7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">D10.2 unscrambled test pattern transmitted.  <a href="group__dp__v6__0.html#gadf3a63cdcb0afc58e9fd04041ef6f7ed">More...</a><br /></td></tr>
<tr class="separator:gadf3a63cdcb0afc58e9fd04041ef6f7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224f115463d953b406a06081d6129d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga224f115463d953b406a06081d6129d9a">XDP_TX_LINK_QUAL_PATTERN_SET_SER_MES</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga224f115463d953b406a06081d6129d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol error rate measurement pattern transmitted.  <a href="group__dp__v6__0.html#ga224f115463d953b406a06081d6129d9a">More...</a><br /></td></tr>
<tr class="separator:ga224f115463d953b406a06081d6129d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2daabc20783747eb086e10851197faca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2daabc20783747eb086e10851197faca">XDP_TX_LINK_QUAL_PATTERN_SET_PRBS7</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga2daabc20783747eb086e10851197faca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pseudo random bit sequence 7 transmitted.  <a href="group__dp__v6__0.html#ga2daabc20783747eb086e10851197faca">More...</a><br /></td></tr>
<tr class="separator:ga2daabc20783747eb086e10851197faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fe699ccf9786fac9f06885d897a93a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga40fe699ccf9786fac9f06885d897a93a">XDP_TX_SOFT_RESET_VIDEO_STREAM1_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga40fe699ccf9786fac9f06885d897a93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset video logic.  <a href="group__dp__v6__0.html#ga40fe699ccf9786fac9f06885d897a93a">More...</a><br /></td></tr>
<tr class="separator:ga40fe699ccf9786fac9f06885d897a93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b45b2644ee96382000c6fa0f76560b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga01b45b2644ee96382000c6fa0f76560b">XDP_TX_SOFT_RESET_VIDEO_STREAM2_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga01b45b2644ee96382000c6fa0f76560b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset video logic.  <a href="group__dp__v6__0.html#ga01b45b2644ee96382000c6fa0f76560b">More...</a><br /></td></tr>
<tr class="separator:ga01b45b2644ee96382000c6fa0f76560b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2d33b678343ecbf2800014f54b462d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaad2d33b678343ecbf2800014f54b462d">XDP_TX_SOFT_RESET_VIDEO_STREAM3_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaad2d33b678343ecbf2800014f54b462d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset video logic.  <a href="group__dp__v6__0.html#gaad2d33b678343ecbf2800014f54b462d">More...</a><br /></td></tr>
<tr class="separator:gaad2d33b678343ecbf2800014f54b462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7aa8f3080fb3a4fa70a41ef5c7fa06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6a7aa8f3080fb3a4fa70a41ef5c7fa06">XDP_TX_SOFT_RESET_VIDEO_STREAM4_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga6a7aa8f3080fb3a4fa70a41ef5c7fa06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset video logic.  <a href="group__dp__v6__0.html#ga6a7aa8f3080fb3a4fa70a41ef5c7fa06">More...</a><br /></td></tr>
<tr class="separator:ga6a7aa8f3080fb3a4fa70a41ef5c7fa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b08a40f117e74763459b97e6836a270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3b08a40f117e74763459b97e6836a270">XDP_TX_SOFT_RESET_AUX_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga3b08a40f117e74763459b97e6836a270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset AUX logic.  <a href="group__dp__v6__0.html#ga3b08a40f117e74763459b97e6836a270">More...</a><br /></td></tr>
<tr class="separator:ga3b08a40f117e74763459b97e6836a270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6287b94d56e7525a0ea3e96669f5034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf6287b94d56e7525a0ea3e96669f5034">XDP_TX_SOFT_RESET_VIDEO_STREAM_ALL_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:gaf6287b94d56e7525a0ea3e96669f5034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset video logic for all streams.  <a href="group__dp__v6__0.html#gaf6287b94d56e7525a0ea3e96669f5034">More...</a><br /></td></tr>
<tr class="separator:gaf6287b94d56e7525a0ea3e96669f5034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f74defb9a28e814a733fca92b33f064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8f74defb9a28e814a733fca92b33f064">XDP_TX_MST_CONFIG_MST_EN_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga8f74defb9a28e814a733fca92b33f064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MST.  <a href="group__dp__v6__0.html#ga8f74defb9a28e814a733fca92b33f064">More...</a><br /></td></tr>
<tr class="separator:ga8f74defb9a28e814a733fca92b33f064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b0aedfbe91d356317bae67f538f745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga64b0aedfbe91d356317bae67f538f745">XDP_TX_MST_CONFIG_VCP_UPDATED_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga64b0aedfbe91d356317bae67f538f745"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VC payload has been updated in the sink.  <a href="group__dp__v6__0.html#ga64b0aedfbe91d356317bae67f538f745">More...</a><br /></td></tr>
<tr class="separator:ga64b0aedfbe91d356317bae67f538f745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8209c91dde3253418c86da12dd1e73a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8209c91dde3253418c86da12dd1e73a3">XDP_TX_LINE_RESET_DISABLE_MASK</a>(Stream)&#160;&#160;&#160;(1 &lt;&lt; ((Stream) - XDP_TX_STREAM_ID1))</td></tr>
<tr class="memdesc:ga8209c91dde3253418c86da12dd1e73a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to disable the end of the line reset to the internal video pipe.  <a href="group__dp__v6__0.html#ga8209c91dde3253418c86da12dd1e73a3">More...</a><br /></td></tr>
<tr class="separator:ga8209c91dde3253418c86da12dd1e73a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77baa3151f976b9b9d5eb9593cff1c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga77baa3151f976b9b9d5eb9593cff1c5a">XDP_TX_VERSION_INTER_REV_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:ga77baa3151f976b9b9d5eb9593cff1c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal revision.  <a href="group__dp__v6__0.html#ga77baa3151f976b9b9d5eb9593cff1c5a">More...</a><br /></td></tr>
<tr class="separator:ga77baa3151f976b9b9d5eb9593cff1c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e69301eeba351c3ea3acd456480c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa2e69301eeba351c3ea3acd456480c2a">XDP_TX_VERSION_CORE_PATCH_MASK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:gaa2e69301eeba351c3ea3acd456480c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core patch details.  <a href="group__dp__v6__0.html#gaa2e69301eeba351c3ea3acd456480c2a">More...</a><br /></td></tr>
<tr class="separator:gaa2e69301eeba351c3ea3acd456480c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff7e77371c15b424cdea8bf56c3fd4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2ff7e77371c15b424cdea8bf56c3fd4e">XDP_TX_VERSION_CORE_PATCH_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga2ff7e77371c15b424cdea8bf56c3fd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core patch details.  <a href="group__dp__v6__0.html#ga2ff7e77371c15b424cdea8bf56c3fd4e">More...</a><br /></td></tr>
<tr class="separator:ga2ff7e77371c15b424cdea8bf56c3fd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba711d13798ccbec481932b29d71d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8ba711d13798ccbec481932b29d71d26">XDP_TX_VERSION_CORE_VER_REV_MASK</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:ga8ba711d13798ccbec481932b29d71d26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core version revision.  <a href="group__dp__v6__0.html#ga8ba711d13798ccbec481932b29d71d26">More...</a><br /></td></tr>
<tr class="separator:ga8ba711d13798ccbec481932b29d71d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2b14509a5590c0ee321ae9b5789cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gace2b14509a5590c0ee321ae9b5789cdb">XDP_TX_VERSION_CORE_VER_REV_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gace2b14509a5590c0ee321ae9b5789cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core version revision.  <a href="group__dp__v6__0.html#gace2b14509a5590c0ee321ae9b5789cdb">More...</a><br /></td></tr>
<tr class="separator:gace2b14509a5590c0ee321ae9b5789cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7dc9df2e938bb07ec1b388121095dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae7dc9df2e938bb07ec1b388121095dbd">XDP_TX_VERSION_CORE_VER_MNR_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:gae7dc9df2e938bb07ec1b388121095dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core minor version.  <a href="group__dp__v6__0.html#gae7dc9df2e938bb07ec1b388121095dbd">More...</a><br /></td></tr>
<tr class="separator:gae7dc9df2e938bb07ec1b388121095dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21c42e32f7707489771f0f3f389be47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa21c42e32f7707489771f0f3f389be47">XDP_TX_VERSION_CORE_VER_MNR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaa21c42e32f7707489771f0f3f389be47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core minor version.  <a href="group__dp__v6__0.html#gaa21c42e32f7707489771f0f3f389be47">More...</a><br /></td></tr>
<tr class="separator:gaa21c42e32f7707489771f0f3f389be47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e46b804dd2bd7f80c638757ffa5b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga00e46b804dd2bd7f80c638757ffa5b2c">XDP_TX_VERSION_CORE_VER_MJR_MASK</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr class="memdesc:ga00e46b804dd2bd7f80c638757ffa5b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core major version.  <a href="group__dp__v6__0.html#ga00e46b804dd2bd7f80c638757ffa5b2c">More...</a><br /></td></tr>
<tr class="separator:ga00e46b804dd2bd7f80c638757ffa5b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4665f58cbc05bed932e564df77c14bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4665f58cbc05bed932e564df77c14bcd">XDP_TX_VERSION_CORE_VER_MJR_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga4665f58cbc05bed932e564df77c14bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core major version.  <a href="group__dp__v6__0.html#ga4665f58cbc05bed932e564df77c14bcd">More...</a><br /></td></tr>
<tr class="separator:ga4665f58cbc05bed932e564df77c14bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12495694c22924155ba86f3f6ea07ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac12495694c22924155ba86f3f6ea07ba">XDP_TX_CORE_ID_TYPE_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:gac12495694c22924155ba86f3f6ea07ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core type.  <a href="group__dp__v6__0.html#gac12495694c22924155ba86f3f6ea07ba">More...</a><br /></td></tr>
<tr class="separator:gac12495694c22924155ba86f3f6ea07ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74649b8695537110a7b38cd8e00dcec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga74649b8695537110a7b38cd8e00dcec4">XDP_TX_CORE_ID_TYPE_TX</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga74649b8695537110a7b38cd8e00dcec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is a transmitter.  <a href="group__dp__v6__0.html#ga74649b8695537110a7b38cd8e00dcec4">More...</a><br /></td></tr>
<tr class="separator:ga74649b8695537110a7b38cd8e00dcec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec39f711a67e59fa70fa8d050cee3c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaec39f711a67e59fa70fa8d050cee3c20">XDP_TX_CORE_ID_TYPE_RX</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gaec39f711a67e59fa70fa8d050cee3c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is a receiver.  <a href="group__dp__v6__0.html#gaec39f711a67e59fa70fa8d050cee3c20">More...</a><br /></td></tr>
<tr class="separator:gaec39f711a67e59fa70fa8d050cee3c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676525fd37b482b0d6c147bf62bd7596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga676525fd37b482b0d6c147bf62bd7596">XDP_TX_CORE_ID_DP_REV_MASK</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:ga676525fd37b482b0d6c147bf62bd7596"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol revision.  <a href="group__dp__v6__0.html#ga676525fd37b482b0d6c147bf62bd7596">More...</a><br /></td></tr>
<tr class="separator:ga676525fd37b482b0d6c147bf62bd7596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd14ed483c710f550789b73231566a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8cd14ed483c710f550789b73231566a1">XDP_TX_CORE_ID_DP_REV_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga8cd14ed483c710f550789b73231566a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for DisplayPort protocol revision.  <a href="group__dp__v6__0.html#ga8cd14ed483c710f550789b73231566a1">More...</a><br /></td></tr>
<tr class="separator:ga8cd14ed483c710f550789b73231566a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90143814e345d09f64b4a5fb35f7a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad90143814e345d09f64b4a5fb35f7a33">XDP_TX_CORE_ID_DP_MNR_VER_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:gad90143814e345d09f64b4a5fb35f7a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol minor version.  <a href="group__dp__v6__0.html#gad90143814e345d09f64b4a5fb35f7a33">More...</a><br /></td></tr>
<tr class="separator:gad90143814e345d09f64b4a5fb35f7a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472d3b2f27e6e5550b34e1a807472745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga472d3b2f27e6e5550b34e1a807472745">XDP_TX_CORE_ID_DP_MNR_VER_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga472d3b2f27e6e5550b34e1a807472745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for DisplayPort protocol major version.  <a href="group__dp__v6__0.html#ga472d3b2f27e6e5550b34e1a807472745">More...</a><br /></td></tr>
<tr class="separator:ga472d3b2f27e6e5550b34e1a807472745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ed8493745130071ed891749f25fe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga86ed8493745130071ed891749f25fe76">XDP_TX_CORE_ID_DP_MJR_VER_MASK</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr class="memdesc:ga86ed8493745130071ed891749f25fe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol major version.  <a href="group__dp__v6__0.html#ga86ed8493745130071ed891749f25fe76">More...</a><br /></td></tr>
<tr class="separator:ga86ed8493745130071ed891749f25fe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47730951026dc8d7168a49558b311233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga47730951026dc8d7168a49558b311233">XDP_TX_CORE_ID_DP_MJR_VER_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga47730951026dc8d7168a49558b311233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for DisplayPort protocol major version.  <a href="group__dp__v6__0.html#ga47730951026dc8d7168a49558b311233">More...</a><br /></td></tr>
<tr class="separator:ga47730951026dc8d7168a49558b311233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c14afd99f5e3b5216b731169000603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga60c14afd99f5e3b5216b731169000603">XDP_TX_AUX_CMD_NBYTES_TRANSFER_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:ga60c14afd99f5e3b5216b731169000603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes to transfer with the current AUX command.  <a href="group__dp__v6__0.html#ga60c14afd99f5e3b5216b731169000603">More...</a><br /></td></tr>
<tr class="separator:ga60c14afd99f5e3b5216b731169000603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b3cf6ec8a2fca899743ac1c1551aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad9b3cf6ec8a2fca899743ac1c1551aca">XDP_TX_AUX_CMD_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:gad9b3cf6ec8a2fca899743ac1c1551aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX command.  <a href="group__dp__v6__0.html#gad9b3cf6ec8a2fca899743ac1c1551aca">More...</a><br /></td></tr>
<tr class="separator:gad9b3cf6ec8a2fca899743ac1c1551aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdf64d27dab55a82dcd0bae0ae37c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2bdf64d27dab55a82dcd0bae0ae37c4e">XDP_TX_AUX_CMD_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga2bdf64d27dab55a82dcd0bae0ae37c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for command.  <a href="group__dp__v6__0.html#ga2bdf64d27dab55a82dcd0bae0ae37c4e">More...</a><br /></td></tr>
<tr class="separator:ga2bdf64d27dab55a82dcd0bae0ae37c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf948f5e14de9cfdbfacd25026833e3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf948f5e14de9cfdbfacd25026833e3a2">XDP_TX_AUX_CMD_I2C_WRITE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gaf948f5e14de9cfdbfacd25026833e3a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX write command.  <a href="group__dp__v6__0.html#gaf948f5e14de9cfdbfacd25026833e3a2">More...</a><br /></td></tr>
<tr class="separator:gaf948f5e14de9cfdbfacd25026833e3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c272a5d80db1ab2d0f6f51a937e3074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6c272a5d80db1ab2d0f6f51a937e3074">XDP_TX_AUX_CMD_I2C_READ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga6c272a5d80db1ab2d0f6f51a937e3074"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX read command.  <a href="group__dp__v6__0.html#ga6c272a5d80db1ab2d0f6f51a937e3074">More...</a><br /></td></tr>
<tr class="separator:ga6c272a5d80db1ab2d0f6f51a937e3074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c56c705b68495687428517acf941302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9c56c705b68495687428517acf941302">XDP_TX_AUX_CMD_I2C_WRITE_STATUS</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga9c56c705b68495687428517acf941302"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX write status command.  <a href="group__dp__v6__0.html#ga9c56c705b68495687428517acf941302">More...</a><br /></td></tr>
<tr class="separator:ga9c56c705b68495687428517acf941302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc35d7c3f091a35965cd4d8c0ed825c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6bc35d7c3f091a35965cd4d8c0ed825c">XDP_TX_AUX_CMD_I2C_WRITE_MOT</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga6bc35d7c3f091a35965cd4d8c0ed825c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX write MOT (middle-of-transaction) command.  <a href="group__dp__v6__0.html#ga6bc35d7c3f091a35965cd4d8c0ed825c">More...</a><br /></td></tr>
<tr class="separator:ga6bc35d7c3f091a35965cd4d8c0ed825c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3130b8911f8d04bf35a2c8cb78db51b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3130b8911f8d04bf35a2c8cb78db51b7">XDP_TX_AUX_CMD_I2C_READ_MOT</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:ga3130b8911f8d04bf35a2c8cb78db51b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX read MOT (middle-of-transaction) command.  <a href="group__dp__v6__0.html#ga3130b8911f8d04bf35a2c8cb78db51b7">More...</a><br /></td></tr>
<tr class="separator:ga3130b8911f8d04bf35a2c8cb78db51b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cc12cb45a480c0db10a430b652e3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga62cc12cb45a480c0db10a430b652e3bd">XDP_TX_AUX_CMD_I2C_WRITE_STATUS_MOT</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memdesc:ga62cc12cb45a480c0db10a430b652e3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX write status MOT (middle-of- transaction) command.  <a href="group__dp__v6__0.html#ga62cc12cb45a480c0db10a430b652e3bd">More...</a><br /></td></tr>
<tr class="separator:ga62cc12cb45a480c0db10a430b652e3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeafeb6e7e334122f43665bbebee14f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadeafeb6e7e334122f43665bbebee14f3">XDP_TX_AUX_CMD_WRITE</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:gadeafeb6e7e334122f43665bbebee14f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX write command.  <a href="group__dp__v6__0.html#gadeafeb6e7e334122f43665bbebee14f3">More...</a><br /></td></tr>
<tr class="separator:gadeafeb6e7e334122f43665bbebee14f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a26420dc57f6012a0ed233879b21ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga85a26420dc57f6012a0ed233879b21ab">XDP_TX_AUX_CMD_READ</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memdesc:ga85a26420dc57f6012a0ed233879b21ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX read command.  <a href="group__dp__v6__0.html#ga85a26420dc57f6012a0ed233879b21ab">More...</a><br /></td></tr>
<tr class="separator:ga85a26420dc57f6012a0ed233879b21ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135fbc6adc9f16f51bfa0dd0b606d2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga135fbc6adc9f16f51bfa0dd0b606d2cf">XDP_TX_AUX_CMD_ADDR_ONLY_TRANSFER_EN</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga135fbc6adc9f16f51bfa0dd0b606d2cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address only transfer enable (STOP will be sent after command).  <a href="group__dp__v6__0.html#ga135fbc6adc9f16f51bfa0dd0b606d2cf">More...</a><br /></td></tr>
<tr class="separator:ga135fbc6adc9f16f51bfa0dd0b606d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a7ea94d144b07f10f4f11b2d27ee1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga43a7ea94d144b07f10f4f11b2d27ee1a">XDP_TX_AUX_CLK_DIVIDER_VAL_MASK</a>&#160;&#160;&#160;0x00FF</td></tr>
<tr class="memdesc:ga43a7ea94d144b07f10f4f11b2d27ee1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider value.  <a href="group__dp__v6__0.html#ga43a7ea94d144b07f10f4f11b2d27ee1a">More...</a><br /></td></tr>
<tr class="separator:ga43a7ea94d144b07f10f4f11b2d27ee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac54d4d9c1a8c41589ddd6fe6aee0cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaac54d4d9c1a8c41589ddd6fe6aee0cf3">XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr class="memdesc:gaac54d4d9c1a8c41589ddd6fe6aee0cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX (noise) signal width filter.  <a href="group__dp__v6__0.html#gaac54d4d9c1a8c41589ddd6fe6aee0cf3">More...</a><br /></td></tr>
<tr class="separator:gaac54d4d9c1a8c41589ddd6fe6aee0cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a3abe4422e542852b12bdf5aa2db3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga60a3abe4422e542852b12bdf5aa2db3b">XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga60a3abe4422e542852b12bdf5aa2db3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for AUX signal width filter.  <a href="group__dp__v6__0.html#ga60a3abe4422e542852b12bdf5aa2db3b">More...</a><br /></td></tr>
<tr class="separator:ga60a3abe4422e542852b12bdf5aa2db3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bf491ce0301d6f792f2cd4dd07bbf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga99bf491ce0301d6f792f2cd4dd07bbf0">XDP_TX_INTERRUPT_SIG_STATE_HPD_STATE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga99bf491ce0301d6f792f2cd4dd07bbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw state of the HPD pin on the DP connector.  <a href="group__dp__v6__0.html#ga99bf491ce0301d6f792f2cd4dd07bbf0">More...</a><br /></td></tr>
<tr class="separator:ga99bf491ce0301d6f792f2cd4dd07bbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b885b0f2716d2579c1f4c904b784ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga39b885b0f2716d2579c1f4c904b784ba">XDP_TX_INTERRUPT_SIG_STATE_REQUEST_STATE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga39b885b0f2716d2579c1f4c904b784ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">A request is currently being sent.  <a href="group__dp__v6__0.html#ga39b885b0f2716d2579c1f4c904b784ba">More...</a><br /></td></tr>
<tr class="separator:ga39b885b0f2716d2579c1f4c904b784ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f4cd4a1b0d71a63af9b625fa9462ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga34f4cd4a1b0d71a63af9b625fa9462ad">XDP_TX_INTERRUPT_SIG_STATE_REPLY_STATE_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga34f4cd4a1b0d71a63af9b625fa9462ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">A reply is currently being received.  <a href="group__dp__v6__0.html#ga34f4cd4a1b0d71a63af9b625fa9462ad">More...</a><br /></td></tr>
<tr class="separator:ga34f4cd4a1b0d71a63af9b625fa9462ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4b7c387ce9bff701d3856cf4eaa113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4e4b7c387ce9bff701d3856cf4eaa113">XDP_TX_INTERRUPT_SIG_STATE_REPLY_TIMEOUT_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga4e4b7c387ce9bff701d3856cf4eaa113"><td class="mdescLeft">&#160;</td><td class="mdescRight">A reply timeout has occurred.  <a href="group__dp__v6__0.html#ga4e4b7c387ce9bff701d3856cf4eaa113">More...</a><br /></td></tr>
<tr class="separator:ga4e4b7c387ce9bff701d3856cf4eaa113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fba91f04c8772f03e53c80ac4cb4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga32fba91f04c8772f03e53c80ac4cb4d0">XDP_TX_AUX_REPLY_CODE_ACK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga32fba91f04c8772f03e53c80ac4cb4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX command ACKed.  <a href="group__dp__v6__0.html#ga32fba91f04c8772f03e53c80ac4cb4d0">More...</a><br /></td></tr>
<tr class="separator:ga32fba91f04c8772f03e53c80ac4cb4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa836f13f75aaf22e7cf7730465992012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa836f13f75aaf22e7cf7730465992012">XDP_TX_AUX_REPLY_CODE_I2C_ACK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gaa836f13f75aaf22e7cf7730465992012"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX command not ACKed.  <a href="group__dp__v6__0.html#gaa836f13f75aaf22e7cf7730465992012">More...</a><br /></td></tr>
<tr class="separator:gaa836f13f75aaf22e7cf7730465992012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc20eb55690862ae01a191a5b1fa17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2bc20eb55690862ae01a191a5b1fa17f">XDP_TX_AUX_REPLY_CODE_NACK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga2bc20eb55690862ae01a191a5b1fa17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX command not ACKed.  <a href="group__dp__v6__0.html#ga2bc20eb55690862ae01a191a5b1fa17f">More...</a><br /></td></tr>
<tr class="separator:ga2bc20eb55690862ae01a191a5b1fa17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0d48263c275b5001948d3c6c1489ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaac0d48263c275b5001948d3c6c1489ec">XDP_TX_AUX_REPLY_CODE_DEFER</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaac0d48263c275b5001948d3c6c1489ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX command deferred.  <a href="group__dp__v6__0.html#gaac0d48263c275b5001948d3c6c1489ec">More...</a><br /></td></tr>
<tr class="separator:gaac0d48263c275b5001948d3c6c1489ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453766abe993aa7564b096d539adbbb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga453766abe993aa7564b096d539adbbb4">XDP_TX_AUX_REPLY_CODE_I2C_NACK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga453766abe993aa7564b096d539adbbb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX command not ACKed.  <a href="group__dp__v6__0.html#ga453766abe993aa7564b096d539adbbb4">More...</a><br /></td></tr>
<tr class="separator:ga453766abe993aa7564b096d539adbbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0417cc0d3c74c471fcbc81a81df9e0b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0417cc0d3c74c471fcbc81a81df9e0b7">XDP_TX_AUX_REPLY_CODE_I2C_DEFER</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:ga0417cc0d3c74c471fcbc81a81df9e0b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-over-AUX command deferred.  <a href="group__dp__v6__0.html#ga0417cc0d3c74c471fcbc81a81df9e0b7">More...</a><br /></td></tr>
<tr class="separator:ga0417cc0d3c74c471fcbc81a81df9e0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeed7a23db475fc91b42041ea6c90198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafeed7a23db475fc91b42041ea6c90198">XDP_TX_INTERRUPT_STATUS_HPD_IRQ_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gafeed7a23db475fc91b42041ea6c90198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detected an IRQ framed with the proper timing on the HPD signal.  <a href="group__dp__v6__0.html#gafeed7a23db475fc91b42041ea6c90198">More...</a><br /></td></tr>
<tr class="separator:gafeed7a23db475fc91b42041ea6c90198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786bbc7077175183b4dae1882b0dc240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga786bbc7077175183b4dae1882b0dc240">XDP_TX_INTERRUPT_STATUS_HPD_EVENT_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga786bbc7077175183b4dae1882b0dc240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detected the presence of the HPD signal.  <a href="group__dp__v6__0.html#ga786bbc7077175183b4dae1882b0dc240">More...</a><br /></td></tr>
<tr class="separator:ga786bbc7077175183b4dae1882b0dc240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da099cba88d81d5412bc8daed5400e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5da099cba88d81d5412bc8daed5400e4">XDP_TX_INTERRUPT_STATUS_REPLY_RECEIVED_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga5da099cba88d81d5412bc8daed5400e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">An AUX reply transaction has been detected.  <a href="group__dp__v6__0.html#ga5da099cba88d81d5412bc8daed5400e4">More...</a><br /></td></tr>
<tr class="separator:ga5da099cba88d81d5412bc8daed5400e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abeeaaed020067d4abaf8227446db70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7abeeaaed020067d4abaf8227446db70">XDP_TX_INTERRUPT_STATUS_REPLY_TIMEOUT_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga7abeeaaed020067d4abaf8227446db70"><td class="mdescLeft">&#160;</td><td class="mdescRight">A reply timeout has occurred.  <a href="group__dp__v6__0.html#ga7abeeaaed020067d4abaf8227446db70">More...</a><br /></td></tr>
<tr class="separator:ga7abeeaaed020067d4abaf8227446db70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a657bca56de74c3a0a296f7e260cb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2a657bca56de74c3a0a296f7e260cb83">XDP_TX_INTERRUPT_STATUS_HPD_PULSE_DETECTED_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga2a657bca56de74c3a0a296f7e260cb83"><td class="mdescLeft">&#160;</td><td class="mdescRight">A pulse on the HPD line was detected.  <a href="group__dp__v6__0.html#ga2a657bca56de74c3a0a296f7e260cb83">More...</a><br /></td></tr>
<tr class="separator:ga2a657bca56de74c3a0a296f7e260cb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370e7aca7a14933fcd91a21fccdcc724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga370e7aca7a14933fcd91a21fccdcc724">XDP_TX_INTERRUPT_STATUS_EXT_PKT_TXD_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga370e7aca7a14933fcd91a21fccdcc724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended packet has been transmitted and the core is ready to accept a new packet.  <a href="group__dp__v6__0.html#ga370e7aca7a14933fcd91a21fccdcc724">More...</a><br /></td></tr>
<tr class="separator:ga370e7aca7a14933fcd91a21fccdcc724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454949d24ddd0f80d23a9ac4111a026b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga454949d24ddd0f80d23a9ac4111a026b">XDP_TX_INTERRUPT_MASK_HPD_IRQ_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga454949d24ddd0f80d23a9ac4111a026b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask HPD IRQ interrupt.  <a href="group__dp__v6__0.html#ga454949d24ddd0f80d23a9ac4111a026b">More...</a><br /></td></tr>
<tr class="separator:ga454949d24ddd0f80d23a9ac4111a026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab060bc1762a35720084cdd85774a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabab060bc1762a35720084cdd85774a09">XDP_TX_INTERRUPT_MASK_HPD_EVENT_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gabab060bc1762a35720084cdd85774a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask HPD event interrupt.  <a href="group__dp__v6__0.html#gabab060bc1762a35720084cdd85774a09">More...</a><br /></td></tr>
<tr class="separator:gabab060bc1762a35720084cdd85774a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd31019fc8c9a213bcac21f033316f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadcd31019fc8c9a213bcac21f033316f9">XDP_TX_INTERRUPT_MASK_REPLY_RECEIVED_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gadcd31019fc8c9a213bcac21f033316f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask reply received interrupt.  <a href="group__dp__v6__0.html#gadcd31019fc8c9a213bcac21f033316f9">More...</a><br /></td></tr>
<tr class="separator:gadcd31019fc8c9a213bcac21f033316f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac0df6b61ee304c71e9b422a670267f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaac0df6b61ee304c71e9b422a670267f">XDP_TX_INTERRUPT_MASK_REPLY_TIMEOUT_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaaac0df6b61ee304c71e9b422a670267f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask reply received interrupt.  <a href="group__dp__v6__0.html#gaaac0df6b61ee304c71e9b422a670267f">More...</a><br /></td></tr>
<tr class="separator:gaaac0df6b61ee304c71e9b422a670267f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e870e436a3a9ab4ea8954327ce9907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga40e870e436a3a9ab4ea8954327ce9907">XDP_TX_INTERRUPT_MASK_HPD_PULSE_DETECTED_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga40e870e436a3a9ab4ea8954327ce9907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask HPD pulse detected interrupt.  <a href="group__dp__v6__0.html#ga40e870e436a3a9ab4ea8954327ce9907">More...</a><br /></td></tr>
<tr class="separator:ga40e870e436a3a9ab4ea8954327ce9907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450a642c2b2e73401bf46440b074fba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga450a642c2b2e73401bf46440b074fba5">XDP_TX_INTERRUPT_MASK_EXT_PKT_TXD_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga450a642c2b2e73401bf46440b074fba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask extended packet transmit interrupt.  <a href="group__dp__v6__0.html#ga450a642c2b2e73401bf46440b074fba5">More...</a><br /></td></tr>
<tr class="separator:ga450a642c2b2e73401bf46440b074fba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd1689fd2c2d51910e4c4f4d9e7b889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8fd1689fd2c2d51910e4c4f4d9e7b889">XDP_TX_REPLY_STATUS_REPLY_RECEIVED_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga8fd1689fd2c2d51910e4c4f4d9e7b889"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX transaction is complete and a valid reply transaction received.  <a href="group__dp__v6__0.html#ga8fd1689fd2c2d51910e4c4f4d9e7b889">More...</a><br /></td></tr>
<tr class="separator:ga8fd1689fd2c2d51910e4c4f4d9e7b889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673641ba907ab41eac166c9f21f392c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga673641ba907ab41eac166c9f21f392c8">XDP_TX_REPLY_STATUS_REPLY_IN_PROGRESS_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga673641ba907ab41eac166c9f21f392c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX reply is currently being received.  <a href="group__dp__v6__0.html#ga673641ba907ab41eac166c9f21f392c8">More...</a><br /></td></tr>
<tr class="separator:ga673641ba907ab41eac166c9f21f392c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e845d6ef6588626dbbd6ebc9fd4fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga65e845d6ef6588626dbbd6ebc9fd4fc1">XDP_TX_REPLY_STATUS_REQUEST_IN_PROGRESS_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga65e845d6ef6588626dbbd6ebc9fd4fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX request is currently being transmitted.  <a href="group__dp__v6__0.html#ga65e845d6ef6588626dbbd6ebc9fd4fc1">More...</a><br /></td></tr>
<tr class="separator:ga65e845d6ef6588626dbbd6ebc9fd4fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cb85e9cfa808408343230b81873e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga55cb85e9cfa808408343230b81873e66">XDP_TX_REPLY_STATUS_REPLY_ERROR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga55cb85e9cfa808408343230b81873e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detected an error in the AUX reply of the most recent transaction.  <a href="group__dp__v6__0.html#ga55cb85e9cfa808408343230b81873e66">More...</a><br /></td></tr>
<tr class="separator:ga55cb85e9cfa808408343230b81873e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc58e341b67dd1701da50c392e35bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3bc58e341b67dd1701da50c392e35bad">XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_MASK</a>&#160;&#160;&#160;0x00000FF0</td></tr>
<tr class="memdesc:ga3bc58e341b67dd1701da50c392e35bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal AUX reply state machine status bits.  <a href="group__dp__v6__0.html#ga3bc58e341b67dd1701da50c392e35bad">More...</a><br /></td></tr>
<tr class="separator:ga3bc58e341b67dd1701da50c392e35bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac568b80e2de3db1ff0925c10a7635aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac568b80e2de3db1ff0925c10a7635aef">XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gac568b80e2de3db1ff0925c10a7635aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for the internal AUX reply state machine status.  <a href="group__dp__v6__0.html#gac568b80e2de3db1ff0925c10a7635aef">More...</a><br /></td></tr>
<tr class="separator:gac568b80e2de3db1ff0925c10a7635aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc6dbb91b13aa3cbdb2cc9343b728bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5bc6dbb91b13aa3cbdb2cc9343b728bc">XDP_TX_MAIN_STREAMX_POLARITY_HSYNC_POL_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga5bc6dbb91b13aa3cbdb2cc9343b728bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polarity of the horizontal sync pulse.  <a href="group__dp__v6__0.html#ga5bc6dbb91b13aa3cbdb2cc9343b728bc">More...</a><br /></td></tr>
<tr class="separator:ga5bc6dbb91b13aa3cbdb2cc9343b728bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcdd38e755258e23bef28e45bd95532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9fcdd38e755258e23bef28e45bd95532">XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga9fcdd38e755258e23bef28e45bd95532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polarity of the vertical sync pulse.  <a href="group__dp__v6__0.html#ga9fcdd38e755258e23bef28e45bd95532">More...</a><br /></td></tr>
<tr class="separator:ga9fcdd38e755258e23bef28e45bd95532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ec70cb59f3121861a31d3d18fcffc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab1ec70cb59f3121861a31d3d18fcffc6">XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab1ec70cb59f3121861a31d3d18fcffc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for polarity of the vertical sync pulse.  <a href="group__dp__v6__0.html#gab1ec70cb59f3121861a31d3d18fcffc6">More...</a><br /></td></tr>
<tr class="separator:gab1ec70cb59f3121861a31d3d18fcffc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadaa84b1a68a3988a5c49818f8f0e145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaadaa84b1a68a3988a5c49818f8f0e145">XDP_TX_MAIN_STREAMX_MISC0_SYNC_CLK_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaadaa84b1a68a3988a5c49818f8f0e145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous clock.  <a href="group__dp__v6__0.html#gaadaa84b1a68a3988a5c49818f8f0e145">More...</a><br /></td></tr>
<tr class="separator:gaadaa84b1a68a3988a5c49818f8f0e145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5b7ab9a70708ebba30b5d1d045717a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaba5b7ab9a70708ebba30b5d1d045717a">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_MASK</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="memdesc:gaba5b7ab9a70708ebba30b5d1d045717a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Component format.  <a href="group__dp__v6__0.html#gaba5b7ab9a70708ebba30b5d1d045717a">More...</a><br /></td></tr>
<tr class="separator:gaba5b7ab9a70708ebba30b5d1d045717a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e998ab4ff14f378c7eb2566fc9f1670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1e998ab4ff14f378c7eb2566fc9f1670">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1e998ab4ff14f378c7eb2566fc9f1670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for component format.  <a href="group__dp__v6__0.html#ga1e998ab4ff14f378c7eb2566fc9f1670">More...</a><br /></td></tr>
<tr class="separator:ga1e998ab4ff14f378c7eb2566fc9f1670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb2ce0be913f0f16b0c67fc33e2563e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaafb2ce0be913f0f16b0c67fc33e2563e">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_RGB</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gaafb2ce0be913f0f16b0c67fc33e2563e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream's component format is RGB.  <a href="group__dp__v6__0.html#gaafb2ce0be913f0f16b0c67fc33e2563e">More...</a><br /></td></tr>
<tr class="separator:gaafb2ce0be913f0f16b0c67fc33e2563e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26f3df79fde4f228f2fd1458dc5351b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac26f3df79fde4f228f2fd1458dc5351b">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR422</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:gac26f3df79fde4f228f2fd1458dc5351b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream's component format is YcbCr 4:2:2.  <a href="group__dp__v6__0.html#gac26f3df79fde4f228f2fd1458dc5351b">More...</a><br /></td></tr>
<tr class="separator:gac26f3df79fde4f228f2fd1458dc5351b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841e60c7ba4f114a5ab7111a39db6cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga841e60c7ba4f114a5ab7111a39db6cef">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR444</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memdesc:ga841e60c7ba4f114a5ab7111a39db6cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream's component format is YcbCr 4:4:4.  <a href="group__dp__v6__0.html#ga841e60c7ba4f114a5ab7111a39db6cef">More...</a><br /></td></tr>
<tr class="separator:ga841e60c7ba4f114a5ab7111a39db6cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0899c52fe80b6325dc6bea47ab2e4fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0899c52fe80b6325dc6bea47ab2e4fb7">XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga0899c52fe80b6325dc6bea47ab2e4fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic range.  <a href="group__dp__v6__0.html#ga0899c52fe80b6325dc6bea47ab2e4fb7">More...</a><br /></td></tr>
<tr class="separator:ga0899c52fe80b6325dc6bea47ab2e4fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315b3b02d8d404e37569ecb91d4cac7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga315b3b02d8d404e37569ecb91d4cac7a">XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga315b3b02d8d404e37569ecb91d4cac7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for dynamic range.  <a href="group__dp__v6__0.html#ga315b3b02d8d404e37569ecb91d4cac7a">More...</a><br /></td></tr>
<tr class="separator:ga315b3b02d8d404e37569ecb91d4cac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb71cf1dc6bd16623aa5e09e31e3c333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabb71cf1dc6bd16623aa5e09e31e3c333">XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_VESA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabb71cf1dc6bd16623aa5e09e31e3c333"><td class="mdescLeft">&#160;</td><td class="mdescRight">VESA range.  <a href="group__dp__v6__0.html#gabb71cf1dc6bd16623aa5e09e31e3c333">More...</a><br /></td></tr>
<tr class="separator:gabb71cf1dc6bd16623aa5e09e31e3c333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb05156b648f585024fd4a26b701d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0eb05156b648f585024fd4a26b701d45">XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_CEA</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga0eb05156b648f585024fd4a26b701d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">CEA range.  <a href="group__dp__v6__0.html#ga0eb05156b648f585024fd4a26b701d45">More...</a><br /></td></tr>
<tr class="separator:ga0eb05156b648f585024fd4a26b701d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951e2aad84e933f7f4725fe1de018ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga951e2aad84e933f7f4725fe1de018ed5">XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga951e2aad84e933f7f4725fe1de018ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">YCbCr colorimetry.  <a href="group__dp__v6__0.html#ga951e2aad84e933f7f4725fe1de018ed5">More...</a><br /></td></tr>
<tr class="separator:ga951e2aad84e933f7f4725fe1de018ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f332f197f7f48b16461d6fb4d06577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga07f332f197f7f48b16461d6fb4d06577">XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga07f332f197f7f48b16461d6fb4d06577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for YCbCr colorimetry.  <a href="group__dp__v6__0.html#ga07f332f197f7f48b16461d6fb4d06577">More...</a><br /></td></tr>
<tr class="separator:ga07f332f197f7f48b16461d6fb4d06577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac099a822d6a836391e7dba9b8fc2575a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac099a822d6a836391e7dba9b8fc2575a">XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_BT601</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac099a822d6a836391e7dba9b8fc2575a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITU BT601 YCbCr coefficients.  <a href="group__dp__v6__0.html#gac099a822d6a836391e7dba9b8fc2575a">More...</a><br /></td></tr>
<tr class="separator:gac099a822d6a836391e7dba9b8fc2575a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b77fed2157af243f197fd8e2bc5fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac7b77fed2157af243f197fd8e2bc5fc0">XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_BT709</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gac7b77fed2157af243f197fd8e2bc5fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITU BT709 YCbCr coefficients.  <a href="group__dp__v6__0.html#gac7b77fed2157af243f197fd8e2bc5fc0">More...</a><br /></td></tr>
<tr class="separator:gac7b77fed2157af243f197fd8e2bc5fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa46b1fe44357424b32c19c7a48f145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4aa46b1fe44357424b32c19c7a48f145">XDP_TX_MAIN_STREAMX_MISC0_BDC_MASK</a>&#160;&#160;&#160;0x000000E0</td></tr>
<tr class="memdesc:ga4aa46b1fe44357424b32c19c7a48f145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit depth per color component (BDC).  <a href="group__dp__v6__0.html#ga4aa46b1fe44357424b32c19c7a48f145">More...</a><br /></td></tr>
<tr class="separator:ga4aa46b1fe44357424b32c19c7a48f145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d319c397081d09d6beef335a6d380cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7d319c397081d09d6beef335a6d380cd">XDP_TX_MAIN_STREAMX_MISC0_BDC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga7d319c397081d09d6beef335a6d380cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for BDC.  <a href="group__dp__v6__0.html#ga7d319c397081d09d6beef335a6d380cd">More...</a><br /></td></tr>
<tr class="separator:ga7d319c397081d09d6beef335a6d380cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a755f3e34182c977d88110ec611545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga59a755f3e34182c977d88110ec611545">XDP_TX_MAIN_STREAMX_MISC0_BDC_6BPC</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga59a755f3e34182c977d88110ec611545"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 bits per component.  <a href="group__dp__v6__0.html#ga59a755f3e34182c977d88110ec611545">More...</a><br /></td></tr>
<tr class="separator:ga59a755f3e34182c977d88110ec611545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e35df5cc643b423904d7b8a3610287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga39e35df5cc643b423904d7b8a3610287">XDP_TX_MAIN_STREAMX_MISC0_BDC_8BPC</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga39e35df5cc643b423904d7b8a3610287"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bits per component.  <a href="group__dp__v6__0.html#ga39e35df5cc643b423904d7b8a3610287">More...</a><br /></td></tr>
<tr class="separator:ga39e35df5cc643b423904d7b8a3610287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf368bd57999fdb632203d00ccb142bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gacf368bd57999fdb632203d00ccb142bf">XDP_TX_MAIN_STREAMX_MISC0_BDC_10BPC</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gacf368bd57999fdb632203d00ccb142bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">10 bits per component.  <a href="group__dp__v6__0.html#gacf368bd57999fdb632203d00ccb142bf">More...</a><br /></td></tr>
<tr class="separator:gacf368bd57999fdb632203d00ccb142bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf617925d2b05761ceb028f5792e747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4cf617925d2b05761ceb028f5792e747">XDP_TX_MAIN_STREAMX_MISC0_BDC_12BPC</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga4cf617925d2b05761ceb028f5792e747"><td class="mdescLeft">&#160;</td><td class="mdescRight">12 bits per component.  <a href="group__dp__v6__0.html#ga4cf617925d2b05761ceb028f5792e747">More...</a><br /></td></tr>
<tr class="separator:ga4cf617925d2b05761ceb028f5792e747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1937ba9d3fb4177a3f0d723bfdd23262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1937ba9d3fb4177a3f0d723bfdd23262">XDP_TX_MAIN_STREAMX_MISC0_BDC_16BPC</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga1937ba9d3fb4177a3f0d723bfdd23262"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 bits per component.  <a href="group__dp__v6__0.html#ga1937ba9d3fb4177a3f0d723bfdd23262">More...</a><br /></td></tr>
<tr class="separator:ga1937ba9d3fb4177a3f0d723bfdd23262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5019b5ffb5ee7f00d45f224aefa172a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5019b5ffb5ee7f00d45f224aefa172a3">XDP_TX_MAIN_STREAMX_MISC0_OVERRIDE_CLOCKING_MODE_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga5019b5ffb5ee7f00d45f224aefa172a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override Audio clk Mode.  <a href="group__dp__v6__0.html#ga5019b5ffb5ee7f00d45f224aefa172a3">More...</a><br /></td></tr>
<tr class="separator:ga5019b5ffb5ee7f00d45f224aefa172a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b1d88bb40998d150ab822d4e27539a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa3b1d88bb40998d150ab822d4e27539a">XDP_TX_MAIN_STREAMX_MISC0_AUD_MODE_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gaa3b1d88bb40998d150ab822d4e27539a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio clock modes, Setting this bit to 1 enables sync mode.  <a href="group__dp__v6__0.html#gaa3b1d88bb40998d150ab822d4e27539a">More...</a><br /></td></tr>
<tr class="separator:gaa3b1d88bb40998d150ab822d4e27539a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1a2c69eafbe18cb6b6d856f7595c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8a1a2c69eafbe18cb6b6d856f7595c53">XDP_TX_MAIN_STREAMX_MISC0_AUD_INSERT_TIMESTAMP_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga8a1a2c69eafbe18cb6b6d856f7595c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts info/timestamp every 512 BS symbols.  <a href="group__dp__v6__0.html#ga8a1a2c69eafbe18cb6b6d856f7595c53">More...</a><br /></td></tr>
<tr class="separator:ga8a1a2c69eafbe18cb6b6d856f7595c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77db6e134fba3bb3ab5f8ed3a2b4a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa77db6e134fba3bb3ab5f8ed3a2b4a76">XDP_TX_MAIN_STREAMX_MISC0_AUD_UNMASK_LOWER_MAUD_BITS_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:gaa77db6e134fba3bb3ab5f8ed3a2b4a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmasks lower 2-bits of Maud value.  <a href="group__dp__v6__0.html#gaa77db6e134fba3bb3ab5f8ed3a2b4a76">More...</a><br /></td></tr>
<tr class="separator:gaa77db6e134fba3bb3ab5f8ed3a2b4a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897d1922a1677e65bade4bf3b8c45a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa897d1922a1677e65bade4bf3b8c45a2">XDP_TX_MAIN_STREAMX_MISC1_INTERLACED_VTOTAL_GIVEN_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa897d1922a1677e65bade4bf3b8c45a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interlaced vertical total even.  <a href="group__dp__v6__0.html#gaa897d1922a1677e65bade4bf3b8c45a2">More...</a><br /></td></tr>
<tr class="separator:gaa897d1922a1677e65bade4bf3b8c45a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3560a524a1c3e5a1158c091e7543d878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3560a524a1c3e5a1158c091e7543d878">XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_MASK</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="memdesc:ga3560a524a1c3e5a1158c091e7543d878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stereo video attribute.  <a href="group__dp__v6__0.html#ga3560a524a1c3e5a1158c091e7543d878">More...</a><br /></td></tr>
<tr class="separator:ga3560a524a1c3e5a1158c091e7543d878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08091e474df55d1b099aacf2de10acd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga08091e474df55d1b099aacf2de10acd3">XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga08091e474df55d1b099aacf2de10acd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for stereo video attribute.  <a href="group__dp__v6__0.html#ga08091e474df55d1b099aacf2de10acd3">More...</a><br /></td></tr>
<tr class="separator:ga08091e474df55d1b099aacf2de10acd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d82e523d42a7065dbc9004b38a6b96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_MAIN_STREAMX_MISC1_Y_ONLY_EN_MASK</b>&#160;&#160;&#160;0x00000080	/* Y-only enable. */</td></tr>
<tr class="separator:ga26d82e523d42a7065dbc9004b38a6b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea2940acd834214c108e4f6e26b74c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafea2940acd834214c108e4f6e26b74c9">XDP_TX_PHY_CONFIG_PHY_RESET_ENABLE_MASK</a>&#160;&#160;&#160;0x0000000</td></tr>
<tr class="memdesc:gafea2940acd834214c108e4f6e26b74c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release reset.  <a href="group__dp__v6__0.html#gafea2940acd834214c108e4f6e26b74c9">More...</a><br /></td></tr>
<tr class="separator:gafea2940acd834214c108e4f6e26b74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9d53cefb80613af03ba30490c75c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7d9d53cefb80613af03ba30490c75c34">XDP_TX_PHY_CONFIG_PHY_RESET_MASK</a>&#160;&#160;&#160;0x0000001</td></tr>
<tr class="memdesc:ga7d9d53cefb80613af03ba30490c75c34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the PHY in reset.  <a href="group__dp__v6__0.html#ga7d9d53cefb80613af03ba30490c75c34">More...</a><br /></td></tr>
<tr class="separator:ga7d9d53cefb80613af03ba30490c75c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31ca0b9ee67fa1bc43247697c39be8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab31ca0b9ee67fa1bc43247697c39be8d">XDP_TX_PHY_CONFIG_GTTX_RESET_MASK</a>&#160;&#160;&#160;0x0000002</td></tr>
<tr class="memdesc:gab31ca0b9ee67fa1bc43247697c39be8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold GTTXRESET in reset.  <a href="group__dp__v6__0.html#gab31ca0b9ee67fa1bc43247697c39be8d">More...</a><br /></td></tr>
<tr class="separator:gab31ca0b9ee67fa1bc43247697c39be8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6650daac5f5ed942b47b7ba44b7f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8e6650daac5f5ed942b47b7ba44b7f88">XDP_TX_PHY_CONFIG_TX_PHY_PMA_RESET_MASK</a>&#160;&#160;&#160;0x0000100</td></tr>
<tr class="memdesc:ga8e6650daac5f5ed942b47b7ba44b7f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold TX_PHY_PMA reset.  <a href="group__dp__v6__0.html#ga8e6650daac5f5ed942b47b7ba44b7f88">More...</a><br /></td></tr>
<tr class="separator:ga8e6650daac5f5ed942b47b7ba44b7f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1da2f5f073929af4e7860000975148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaa1da2f5f073929af4e7860000975148">XDP_TX_PHY_CONFIG_TX_PHY_PCS_RESET_MASK</a>&#160;&#160;&#160;0x0000200</td></tr>
<tr class="memdesc:gaaa1da2f5f073929af4e7860000975148"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold TX_PHY_PCS reset.  <a href="group__dp__v6__0.html#gaaa1da2f5f073929af4e7860000975148">More...</a><br /></td></tr>
<tr class="separator:gaaa1da2f5f073929af4e7860000975148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473b98b71a50d56abb70f3470e1ac2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga473b98b71a50d56abb70f3470e1ac2e3">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_MASK</a>&#160;&#160;&#160;0x0000800</td></tr>
<tr class="memdesc:ga473b98b71a50d56abb70f3470e1ac2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX_PHY_POLARITY.  <a href="group__dp__v6__0.html#ga473b98b71a50d56abb70f3470e1ac2e3">More...</a><br /></td></tr>
<tr class="separator:ga473b98b71a50d56abb70f3470e1ac2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc20a2e8833216bab843787c25c7010f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabc20a2e8833216bab843787c25c7010f">XDP_TX_PHY_CONFIG_TX_PHY_PRBSFORCEERR_MASK</a>&#160;&#160;&#160;0x0001000</td></tr>
<tr class="memdesc:gabc20a2e8833216bab843787c25c7010f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX_PHY_PRBSFORCEERR.  <a href="group__dp__v6__0.html#gabc20a2e8833216bab843787c25c7010f">More...</a><br /></td></tr>
<tr class="separator:gabc20a2e8833216bab843787c25c7010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e81b9dfa1d6361cba8097dc7a705af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga29e81b9dfa1d6361cba8097dc7a705af">XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_MASK</a>&#160;&#160;&#160;0x000E000</td></tr>
<tr class="memdesc:ga29e81b9dfa1d6361cba8097dc7a705af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX_PHY_LOOPBACK.  <a href="group__dp__v6__0.html#ga29e81b9dfa1d6361cba8097dc7a705af">More...</a><br /></td></tr>
<tr class="separator:ga29e81b9dfa1d6361cba8097dc7a705af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7001ed0ec0c6efa9ee94be12c6688ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7001ed0ec0c6efa9ee94be12c6688ac4">XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga7001ed0ec0c6efa9ee94be12c6688ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX_PHY_LOOPBACK.  <a href="group__dp__v6__0.html#ga7001ed0ec0c6efa9ee94be12c6688ac4">More...</a><br /></td></tr>
<tr class="separator:ga7001ed0ec0c6efa9ee94be12c6688ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace019b28cc3a8b6e9de760f9d27a7516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gace019b28cc3a8b6e9de760f9d27a7516">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_IND_LANE_MASK</a>&#160;&#160;&#160;0x0010000</td></tr>
<tr class="memdesc:gace019b28cc3a8b6e9de760f9d27a7516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to enable individual lane polarity.  <a href="group__dp__v6__0.html#gace019b28cc3a8b6e9de760f9d27a7516">More...</a><br /></td></tr>
<tr class="separator:gace019b28cc3a8b6e9de760f9d27a7516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06a4cb3d3ea25f6fe96c983141209ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad06a4cb3d3ea25f6fe96c983141209ad">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE0_MASK</a>&#160;&#160;&#160;0x0020000</td></tr>
<tr class="memdesc:gad06a4cb3d3ea25f6fe96c983141209ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX_PHY_POLARITY for lane 0.  <a href="group__dp__v6__0.html#gad06a4cb3d3ea25f6fe96c983141209ad">More...</a><br /></td></tr>
<tr class="separator:gad06a4cb3d3ea25f6fe96c983141209ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e2dbf12c583aefaee5309ccb9da7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga38e2dbf12c583aefaee5309ccb9da7af">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE1_MASK</a>&#160;&#160;&#160;0x0040000</td></tr>
<tr class="memdesc:ga38e2dbf12c583aefaee5309ccb9da7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX_PHY_POLARITY for lane 1.  <a href="group__dp__v6__0.html#ga38e2dbf12c583aefaee5309ccb9da7af">More...</a><br /></td></tr>
<tr class="separator:ga38e2dbf12c583aefaee5309ccb9da7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc617829d9d8bc3b5212c882306248b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3cc617829d9d8bc3b5212c882306248b">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE2_MASK</a>&#160;&#160;&#160;0x0080000</td></tr>
<tr class="memdesc:ga3cc617829d9d8bc3b5212c882306248b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX_PHY_POLARITY for lane 2.  <a href="group__dp__v6__0.html#ga3cc617829d9d8bc3b5212c882306248b">More...</a><br /></td></tr>
<tr class="separator:ga3cc617829d9d8bc3b5212c882306248b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781df81417de610c420e8cf78b48a352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga781df81417de610c420e8cf78b48a352">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE3_MASK</a>&#160;&#160;&#160;0x0100000</td></tr>
<tr class="memdesc:ga781df81417de610c420e8cf78b48a352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX_PHY_POLARITY for lane 3.  <a href="group__dp__v6__0.html#ga781df81417de610c420e8cf78b48a352">More...</a><br /></td></tr>
<tr class="separator:ga781df81417de610c420e8cf78b48a352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe76d679a98c239706ac70e3e66cc946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafe76d679a98c239706ac70e3e66cc946">XDP_TX_PHY_CONFIG_TX_PHY_8B10BEN_MASK</a>&#160;&#160;&#160;0x0200000</td></tr>
<tr class="memdesc:gafe76d679a98c239706ac70e3e66cc946"><td class="mdescLeft">&#160;</td><td class="mdescRight">8B10B encoding enable.  <a href="group__dp__v6__0.html#gafe76d679a98c239706ac70e3e66cc946">More...</a><br /></td></tr>
<tr class="separator:gafe76d679a98c239706ac70e3e66cc946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d3d1a709631fc420dd1c049f698586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad2d3d1a709631fc420dd1c049f698586">XDP_TX_PHY_CONFIG_GT_ALL_RESET_MASK</a>&#160;&#160;&#160;0x0000003</td></tr>
<tr class="memdesc:gad2d3d1a709631fc420dd1c049f698586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GT and PHY.  <a href="group__dp__v6__0.html#gad2d3d1a709631fc420dd1c049f698586">More...</a><br /></td></tr>
<tr class="separator:gad2d3d1a709631fc420dd1c049f698586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f79a38e808c5b8709c0df74b0fcb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa6f79a38e808c5b8709c0df74b0fcb41">XDP_TX_PHY_CLOCK_SELECT_162GBPS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gaa6f79a38e808c5b8709c0df74b0fcb41"><td class="mdescLeft">&#160;</td><td class="mdescRight">1.62 Gbps link.  <a href="group__dp__v6__0.html#gaa6f79a38e808c5b8709c0df74b0fcb41">More...</a><br /></td></tr>
<tr class="separator:gaa6f79a38e808c5b8709c0df74b0fcb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed96fa91ef0baa6d9b978965d7f9a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2ed96fa91ef0baa6d9b978965d7f9a09">XDP_TX_PHY_CLOCK_SELECT_270GBPS</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga2ed96fa91ef0baa6d9b978965d7f9a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">2.70 Gbps link.  <a href="group__dp__v6__0.html#ga2ed96fa91ef0baa6d9b978965d7f9a09">More...</a><br /></td></tr>
<tr class="separator:ga2ed96fa91ef0baa6d9b978965d7f9a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a85544d166a67b8af182118ee4c3025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6a85544d166a67b8af182118ee4c3025">XDP_TX_PHY_CLOCK_SELECT_540GBPS</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:ga6a85544d166a67b8af182118ee4c3025"><td class="mdescLeft">&#160;</td><td class="mdescRight">5.40 Gbps link.  <a href="group__dp__v6__0.html#ga6a85544d166a67b8af182118ee4c3025">More...</a><br /></td></tr>
<tr class="separator:ga6a85544d166a67b8af182118ee4c3025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab97c4efaa2f5b8c650c2cc442fc274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5ab97c4efaa2f5b8c650c2cc442fc274">XDP_TX_VS_LEVEL_0</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga5ab97c4efaa2f5b8c650c2cc442fc274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage swing level 0.  <a href="group__dp__v6__0.html#ga5ab97c4efaa2f5b8c650c2cc442fc274">More...</a><br /></td></tr>
<tr class="separator:ga5ab97c4efaa2f5b8c650c2cc442fc274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb4b36d4c302f2a4586273289434c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5bb4b36d4c302f2a4586273289434c91">XDP_TX_VS_LEVEL_1</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:ga5bb4b36d4c302f2a4586273289434c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage swing level 1.  <a href="group__dp__v6__0.html#ga5bb4b36d4c302f2a4586273289434c91">More...</a><br /></td></tr>
<tr class="separator:ga5bb4b36d4c302f2a4586273289434c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad317bd3061e5642dfc637f14aba1e4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad317bd3061e5642dfc637f14aba1e4a9">XDP_TX_VS_LEVEL_2</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:gad317bd3061e5642dfc637f14aba1e4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage swing level 2.  <a href="group__dp__v6__0.html#gad317bd3061e5642dfc637f14aba1e4a9">More...</a><br /></td></tr>
<tr class="separator:gad317bd3061e5642dfc637f14aba1e4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecc0670cf032b5c502cb3918e6cf815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaecc0670cf032b5c502cb3918e6cf815">XDP_TX_VS_LEVEL_3</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="memdesc:gaaecc0670cf032b5c502cb3918e6cf815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage swing level 3.  <a href="group__dp__v6__0.html#gaaecc0670cf032b5c502cb3918e6cf815">More...</a><br /></td></tr>
<tr class="separator:gaaecc0670cf032b5c502cb3918e6cf815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9662682caa4184f7a3cebd674cb606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gacb9662682caa4184f7a3cebd674cb606">XDP_TX_VS_LEVEL_OFFSET</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:gacb9662682caa4184f7a3cebd674cb606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage swing compensation offset used when there's no redriver in display path.  <a href="group__dp__v6__0.html#gacb9662682caa4184f7a3cebd674cb606">More...</a><br /></td></tr>
<tr class="separator:gacb9662682caa4184f7a3cebd674cb606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade8315c6aa8f25f4cd28c951446f350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaade8315c6aa8f25f4cd28c951446f350">XDP_TX_PE_LEVEL_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gaade8315c6aa8f25f4cd28c951446f350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-emphasis level 0.  <a href="group__dp__v6__0.html#gaade8315c6aa8f25f4cd28c951446f350">More...</a><br /></td></tr>
<tr class="separator:gaade8315c6aa8f25f4cd28c951446f350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0787898c1a8c9a1e60caecd84fd72a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab0787898c1a8c9a1e60caecd84fd72a4">XDP_TX_PE_LEVEL_1</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:gab0787898c1a8c9a1e60caecd84fd72a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-emphasis level 1.  <a href="group__dp__v6__0.html#gab0787898c1a8c9a1e60caecd84fd72a4">More...</a><br /></td></tr>
<tr class="separator:gab0787898c1a8c9a1e60caecd84fd72a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7852a7fbd8462c1ab4cc638a2ef52c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab7852a7fbd8462c1ab4cc638a2ef52c8">XDP_TX_PE_LEVEL_2</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:gab7852a7fbd8462c1ab4cc638a2ef52c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-emphasis level 2.  <a href="group__dp__v6__0.html#gab7852a7fbd8462c1ab4cc638a2ef52c8">More...</a><br /></td></tr>
<tr class="separator:gab7852a7fbd8462c1ab4cc638a2ef52c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b49b7aa6c52daca637f3aca5d3559a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab6b49b7aa6c52daca637f3aca5d3559a">XDP_TX_PE_LEVEL_3</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="memdesc:gab6b49b7aa6c52daca637f3aca5d3559a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-emphasis level 3.  <a href="group__dp__v6__0.html#gab6b49b7aa6c52daca637f3aca5d3559a">More...</a><br /></td></tr>
<tr class="separator:gab6b49b7aa6c52daca637f3aca5d3559a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78003247a21a97c77a786a7a5841f668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga78003247a21a97c77a786a7a5841f668">XDP_TX_PHY_STATUS_RESET_LANE_0_DONE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga78003247a21a97c77a786a7a5841f668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset done for lane 0.  <a href="group__dp__v6__0.html#ga78003247a21a97c77a786a7a5841f668">More...</a><br /></td></tr>
<tr class="separator:ga78003247a21a97c77a786a7a5841f668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17d170a3fc64fd59327fdf26c9fa77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab17d170a3fc64fd59327fdf26c9fa77b">XDP_TX_PHY_STATUS_RESET_LANE_1_DONE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gab17d170a3fc64fd59327fdf26c9fa77b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset done for lane 1.  <a href="group__dp__v6__0.html#gab17d170a3fc64fd59327fdf26c9fa77b">More...</a><br /></td></tr>
<tr class="separator:gab17d170a3fc64fd59327fdf26c9fa77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3511fb44b2578955faabb7cda8004dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf3511fb44b2578955faabb7cda8004dd">XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:gaf3511fb44b2578955faabb7cda8004dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset done for lanes 2 and 3.  <a href="group__dp__v6__0.html#gaf3511fb44b2578955faabb7cda8004dd">More...</a><br /></td></tr>
<tr class="separator:gaf3511fb44b2578955faabb7cda8004dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05aff8783177a08b43c6298f91fc0438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga05aff8783177a08b43c6298f91fc0438">XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga05aff8783177a08b43c6298f91fc0438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for reset done for lanes 2 and 3.  <a href="group__dp__v6__0.html#ga05aff8783177a08b43c6298f91fc0438">More...</a><br /></td></tr>
<tr class="separator:ga05aff8783177a08b43c6298f91fc0438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ca1a8f8f33a2354734e54bb0ae0e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab0ca1a8f8f33a2354734e54bb0ae0e01">XDP_TX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gab0ca1a8f8f33a2354734e54bb0ae0e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL locked for lanes 0 and 1.  <a href="group__dp__v6__0.html#gab0ca1a8f8f33a2354734e54bb0ae0e01">More...</a><br /></td></tr>
<tr class="separator:gab0ca1a8f8f33a2354734e54bb0ae0e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18683a8e4b37bbfc84b577e331c1b841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga18683a8e4b37bbfc84b577e331c1b841">XDP_TX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga18683a8e4b37bbfc84b577e331c1b841"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL locked for lanes 2 and 3.  <a href="group__dp__v6__0.html#ga18683a8e4b37bbfc84b577e331c1b841">More...</a><br /></td></tr>
<tr class="separator:ga18683a8e4b37bbfc84b577e331c1b841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cca6cf00f2a31ab8e2f1c5b59c5cdc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5cca6cf00f2a31ab8e2f1c5b59c5cdc7">XDP_TX_PHY_STATUS_PLL_FABRIC_LOCK_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga5cca6cf00f2a31ab8e2f1c5b59c5cdc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPGA fabric clock PLL locked.  <a href="group__dp__v6__0.html#ga5cca6cf00f2a31ab8e2f1c5b59c5cdc7">More...</a><br /></td></tr>
<tr class="separator:ga5cca6cf00f2a31ab8e2f1c5b59c5cdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b8952d8e9be14dc18fcfb3f2be6771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga96b8952d8e9be14dc18fcfb3f2be6771">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_MASK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="memdesc:ga96b8952d8e9be14dc18fcfb3f2be6771"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer status lane 0.  <a href="group__dp__v6__0.html#ga96b8952d8e9be14dc18fcfb3f2be6771">More...</a><br /></td></tr>
<tr class="separator:ga96b8952d8e9be14dc18fcfb3f2be6771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50321eeb480ce7c8bc4f67407db857e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga50321eeb480ce7c8bc4f67407db857e7">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga50321eeb480ce7c8bc4f67407db857e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX buffer status lane 0.  <a href="group__dp__v6__0.html#ga50321eeb480ce7c8bc4f67407db857e7">More...</a><br /></td></tr>
<tr class="separator:ga50321eeb480ce7c8bc4f67407db857e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51dfbf34c3e551d2560e1535b884f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf51dfbf34c3e551d2560e1535b884f14">XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_MASK</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr class="memdesc:gaf51dfbf34c3e551d2560e1535b884f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX error on lane 0.  <a href="group__dp__v6__0.html#gaf51dfbf34c3e551d2560e1535b884f14">More...</a><br /></td></tr>
<tr class="separator:gaf51dfbf34c3e551d2560e1535b884f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36de4508a0e4c480b571847f49918f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga36de4508a0e4c480b571847f49918f45">XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga36de4508a0e4c480b571847f49918f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX error on lane 0.  <a href="group__dp__v6__0.html#ga36de4508a0e4c480b571847f49918f45">More...</a><br /></td></tr>
<tr class="separator:ga36de4508a0e4c480b571847f49918f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6d0fc619b528636081466f2fe40726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadf6d0fc619b528636081466f2fe40726">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_MASK</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr class="memdesc:gadf6d0fc619b528636081466f2fe40726"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer status lane 1.  <a href="group__dp__v6__0.html#gadf6d0fc619b528636081466f2fe40726">More...</a><br /></td></tr>
<tr class="separator:gadf6d0fc619b528636081466f2fe40726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e5304cdb0daf2b46b42ec140f799cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga56e5304cdb0daf2b46b42ec140f799cd">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga56e5304cdb0daf2b46b42ec140f799cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX buffer status lane 1.  <a href="group__dp__v6__0.html#ga56e5304cdb0daf2b46b42ec140f799cd">More...</a><br /></td></tr>
<tr class="separator:ga56e5304cdb0daf2b46b42ec140f799cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d57de29095df78fff9b1560804e239f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5d57de29095df78fff9b1560804e239f">XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_MASK</a>&#160;&#160;&#160;0x00C00000</td></tr>
<tr class="memdesc:ga5d57de29095df78fff9b1560804e239f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX error on lane 1.  <a href="group__dp__v6__0.html#ga5d57de29095df78fff9b1560804e239f">More...</a><br /></td></tr>
<tr class="separator:ga5d57de29095df78fff9b1560804e239f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1411e4989bd2f5c339bb6aec07195f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1411e4989bd2f5c339bb6aec07195f79">XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_SHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga1411e4989bd2f5c339bb6aec07195f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX error on lane 1.  <a href="group__dp__v6__0.html#ga1411e4989bd2f5c339bb6aec07195f79">More...</a><br /></td></tr>
<tr class="separator:ga1411e4989bd2f5c339bb6aec07195f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8a7fdcb557e1da714a68d238bb948d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3c8a7fdcb557e1da714a68d238bb948d">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="memdesc:ga3c8a7fdcb557e1da714a68d238bb948d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer status lane 2.  <a href="group__dp__v6__0.html#ga3c8a7fdcb557e1da714a68d238bb948d">More...</a><br /></td></tr>
<tr class="separator:ga3c8a7fdcb557e1da714a68d238bb948d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2912c2cb44ad0139d49de6a1582444ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2912c2cb44ad0139d49de6a1582444ce">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga2912c2cb44ad0139d49de6a1582444ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX buffer status lane 2.  <a href="group__dp__v6__0.html#ga2912c2cb44ad0139d49de6a1582444ce">More...</a><br /></td></tr>
<tr class="separator:ga2912c2cb44ad0139d49de6a1582444ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40bf45767e97402a1303b16f054575c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga40bf45767e97402a1303b16f054575c4">XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_MASK</a>&#160;&#160;&#160;0x0C000000</td></tr>
<tr class="memdesc:ga40bf45767e97402a1303b16f054575c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX error on lane 2.  <a href="group__dp__v6__0.html#ga40bf45767e97402a1303b16f054575c4">More...</a><br /></td></tr>
<tr class="separator:ga40bf45767e97402a1303b16f054575c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1e12eeb015517852f892c2493a667c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7a1e12eeb015517852f892c2493a667c">XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_SHIFT</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga7a1e12eeb015517852f892c2493a667c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX error on lane 2.  <a href="group__dp__v6__0.html#ga7a1e12eeb015517852f892c2493a667c">More...</a><br /></td></tr>
<tr class="separator:ga7a1e12eeb015517852f892c2493a667c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb600982fcd8af5e410f372dd3282d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaeb600982fcd8af5e410f372dd3282d4b">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_MASK</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr class="memdesc:gaeb600982fcd8af5e410f372dd3282d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer status lane 3.  <a href="group__dp__v6__0.html#gaeb600982fcd8af5e410f372dd3282d4b">More...</a><br /></td></tr>
<tr class="separator:gaeb600982fcd8af5e410f372dd3282d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa5685285634f2b8dda4641bff03b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7aa5685285634f2b8dda4641bff03b3d">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga7aa5685285634f2b8dda4641bff03b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX buffer status lane 3.  <a href="group__dp__v6__0.html#ga7aa5685285634f2b8dda4641bff03b3d">More...</a><br /></td></tr>
<tr class="separator:ga7aa5685285634f2b8dda4641bff03b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf172bcc0db714b714bd02e727b7482fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf172bcc0db714b714bd02e727b7482fa">XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_MASK</a>&#160;&#160;&#160;0xC0000000</td></tr>
<tr class="memdesc:gaf172bcc0db714b714bd02e727b7482fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX error on lane 3.  <a href="group__dp__v6__0.html#gaf172bcc0db714b714bd02e727b7482fa">More...</a><br /></td></tr>
<tr class="separator:gaf172bcc0db714b714bd02e727b7482fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f901e389428a69e6af07d8d299728e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga93f901e389428a69e6af07d8d299728e">XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga93f901e389428a69e6af07d8d299728e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for TX error on lane 3.  <a href="group__dp__v6__0.html#ga93f901e389428a69e6af07d8d299728e">More...</a><br /></td></tr>
<tr class="separator:ga93f901e389428a69e6af07d8d299728e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae498301bbf7fba03ec4c523cb2eaa75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae498301bbf7fba03ec4c523cb2eaa75f">XDP_TX_PHY_STATUS_LANE_0_READY_MASK</a></td></tr>
<tr class="memdesc:gae498301bbf7fba03ec4c523cb2eaa75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane 0 is ready.  <a href="group__dp__v6__0.html#gae498301bbf7fba03ec4c523cb2eaa75f">More...</a><br /></td></tr>
<tr class="separator:gae498301bbf7fba03ec4c523cb2eaa75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc15c1a25006b56228f1c94d21fa4aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gacc15c1a25006b56228f1c94d21fa4aac">XDP_TX_PHY_STATUS_LANES_0_1_READY_MASK</a></td></tr>
<tr class="memdesc:gacc15c1a25006b56228f1c94d21fa4aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lanes 0-1 are ready.  <a href="group__dp__v6__0.html#gacc15c1a25006b56228f1c94d21fa4aac">More...</a><br /></td></tr>
<tr class="separator:gacc15c1a25006b56228f1c94d21fa4aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78c85d58fa16d617c4d0124afcfcfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab78c85d58fa16d617c4d0124afcfcfcf">XDP_TX_PHY_STATUS_ALL_LANES_READY_MASK</a></td></tr>
<tr class="memdesc:gab78c85d58fa16d617c4d0124afcfcfcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lanes 0-3 are ready.  <a href="group__dp__v6__0.html#gab78c85d58fa16d617c4d0124afcfcfcf">More...</a><br /></td></tr>
<tr class="separator:gab78c85d58fa16d617c4d0124afcfcfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e84b4d0cbee5c57d16436c0fa63eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga49e84b4d0cbee5c57d16436c0fa63eb8">XDP_TX_PHY_STATUS_LANES_READY_MASK</a>(n)</td></tr>
<tr class="memdesc:ga49e84b4d0cbee5c57d16436c0fa63eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for lanes ready mask with number of lanes as the argument.  <a href="group__dp__v6__0.html#ga49e84b4d0cbee5c57d16436c0fa63eb8">More...</a><br /></td></tr>
<tr class="separator:ga49e84b4d0cbee5c57d16436c0fa63eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5c8066729574aa2c4d96fee7e6414e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafa5c8066729574aa2c4d96fee7e6414e">XDP_TX_GT_DRP_COMMAND_DRP_ADDR_MASK</a>&#160;&#160;&#160;0x000F</td></tr>
<tr class="memdesc:gafa5c8066729574aa2c4d96fee7e6414e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP address.  <a href="group__dp__v6__0.html#gafa5c8066729574aa2c4d96fee7e6414e">More...</a><br /></td></tr>
<tr class="separator:gafa5c8066729574aa2c4d96fee7e6414e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71ded8a5ec2b3ab390c4f3228990e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa71ded8a5ec2b3ab390c4f3228990e67">XDP_TX_GT_DRP_COMMAND_DRP_RW_CMD_MASK</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="memdesc:gaa71ded8a5ec2b3ab390c4f3228990e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP read/write command (Read=0, Write=1).  <a href="group__dp__v6__0.html#gaa71ded8a5ec2b3ab390c4f3228990e67">More...</a><br /></td></tr>
<tr class="separator:gaa71ded8a5ec2b3ab390c4f3228990e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffeb62b90cc972c086e9f825fdf72c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6ffeb62b90cc972c086e9f825fdf72c2">XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr class="memdesc:ga6ffeb62b90cc972c086e9f825fdf72c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP write data.  <a href="group__dp__v6__0.html#ga6ffeb62b90cc972c086e9f825fdf72c2">More...</a><br /></td></tr>
<tr class="separator:ga6ffeb62b90cc972c086e9f825fdf72c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9dfa75a39702b6669e9f8e8d0ba6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafa9dfa75a39702b6669e9f8e8d0ba6c7">XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gafa9dfa75a39702b6669e9f8e8d0ba6c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for DRP write data.  <a href="group__dp__v6__0.html#gafa9dfa75a39702b6669e9f8e8d0ba6c7">More...</a><br /></td></tr>
<tr class="separator:gafa9dfa75a39702b6669e9f8e8d0ba6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008fd6fa4ab81e1c18be5d6e47945489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga008fd6fa4ab81e1c18be5d6e47945489">XDP_TX_HDCP_ENABLE_BYPASS_DISABLE_MASK</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="memdesc:ga008fd6fa4ab81e1c18be5d6e47945489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables bypass of the HDCP core.  <a href="group__dp__v6__0.html#ga008fd6fa4ab81e1c18be5d6e47945489">More...</a><br /></td></tr>
<tr class="separator:ga008fd6fa4ab81e1c18be5d6e47945489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: Receiver core configuration.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Address mapping for the DisplayPort core in RX mode. </p>
</div></td></tr>
<tr class="memitem:ga5b06e5e76082b04867dd2f56f0a0917d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5b06e5e76082b04867dd2f56f0a0917d">XDP_RX_LINK_ENABLE</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:ga5b06e5e76082b04867dd2f56f0a0917d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the receiver core.  <a href="group__dp__v6__0.html#ga5b06e5e76082b04867dd2f56f0a0917d">More...</a><br /></td></tr>
<tr class="separator:ga5b06e5e76082b04867dd2f56f0a0917d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92396dc99867182a84530b35b7af521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab92396dc99867182a84530b35b7af521">XDP_RX_AUX_CLK_DIVIDER</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:gab92396dc99867182a84530b35b7af521"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider value for generating the internal 1MHz clock.  <a href="group__dp__v6__0.html#gab92396dc99867182a84530b35b7af521">More...</a><br /></td></tr>
<tr class="separator:gab92396dc99867182a84530b35b7af521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ffeaa6879f8fc6b325e6773d1f5edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga14ffeaa6879f8fc6b325e6773d1f5edb">XDP_RX_AUX_DEFER_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga14ffeaa6879f8fc6b325e6773d1f5edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Aux defer.  <a href="group__dp__v6__0.html#ga14ffeaa6879f8fc6b325e6773d1f5edb">More...</a><br /></td></tr>
<tr class="separator:ga14ffeaa6879f8fc6b325e6773d1f5edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe23a2ff3a6dce908ca78831a46f541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabbe23a2ff3a6dce908ca78831a46f541">XDP_RX_LINE_RESET_DISABLE</a>&#160;&#160;&#160;0x008</td></tr>
<tr class="memdesc:gabbe23a2ff3a6dce908ca78831a46f541"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX line reset disable.  <a href="group__dp__v6__0.html#gabbe23a2ff3a6dce908ca78831a46f541">More...</a><br /></td></tr>
<tr class="separator:gabbe23a2ff3a6dce908ca78831a46f541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7668bbee6d0b65c7aee2e2ced38dde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad7668bbee6d0b65c7aee2e2ced38dde0">XDP_RX_DTG_ENABLE</a>&#160;&#160;&#160;0x00C</td></tr>
<tr class="memdesc:gad7668bbee6d0b65c7aee2e2ced38dde0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the display timing generator (DTG).  <a href="group__dp__v6__0.html#gad7668bbee6d0b65c7aee2e2ced38dde0">More...</a><br /></td></tr>
<tr class="separator:gad7668bbee6d0b65c7aee2e2ced38dde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e94e03e3a9d476e0530688773858ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1e94e03e3a9d476e0530688773858ec2">XDP_RX_USER_PIXEL_WIDTH</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="memdesc:ga1e94e03e3a9d476e0530688773858ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the width of the user data input port.  <a href="group__dp__v6__0.html#ga1e94e03e3a9d476e0530688773858ec2">More...</a><br /></td></tr>
<tr class="separator:ga1e94e03e3a9d476e0530688773858ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac515fe15b85cd8efc4ae092e17d8e809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac515fe15b85cd8efc4ae092e17d8e809">XDP_RX_INTERRUPT_MASK</a>&#160;&#160;&#160;0x014</td></tr>
<tr class="memdesc:gac515fe15b85cd8efc4ae092e17d8e809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks the specified interrupt sources for stream 1.  <a href="group__dp__v6__0.html#gac515fe15b85cd8efc4ae092e17d8e809">More...</a><br /></td></tr>
<tr class="separator:gac515fe15b85cd8efc4ae092e17d8e809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7530e664790f780933ced8282bf4fe02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7530e664790f780933ced8282bf4fe02">XDP_RX_MISC_CTRL</a>&#160;&#160;&#160;0x018</td></tr>
<tr class="memdesc:ga7530e664790f780933ced8282bf4fe02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous control of RX behavior.  <a href="group__dp__v6__0.html#ga7530e664790f780933ced8282bf4fe02">More...</a><br /></td></tr>
<tr class="separator:ga7530e664790f780933ced8282bf4fe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa48c5a36370b85c3f4495201350e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3aa48c5a36370b85c3f4495201350e3d">XDP_RX_SOFT_RESET</a>&#160;&#160;&#160;0x01C</td></tr>
<tr class="memdesc:ga3aa48c5a36370b85c3f4495201350e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="group__dp__v6__0.html#ga3aa48c5a36370b85c3f4495201350e3d">More...</a><br /></td></tr>
<tr class="separator:ga3aa48c5a36370b85c3f4495201350e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: AUX channel status.</div></td></tr>
<tr class="memitem:ga794fff73a59aa66312fa2948895d62e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga794fff73a59aa66312fa2948895d62e4">XDP_RX_AUX_REQ_IN_PROGRESS</a>&#160;&#160;&#160;0x020</td></tr>
<tr class="memdesc:ga794fff73a59aa66312fa2948895d62e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the receipt of an AUX channel request.  <a href="group__dp__v6__0.html#ga794fff73a59aa66312fa2948895d62e4">More...</a><br /></td></tr>
<tr class="separator:ga794fff73a59aa66312fa2948895d62e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed21d9a5f7449115f9e1871924e5b3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaed21d9a5f7449115f9e1871924e5b3d7">XDP_RX_REQ_ERROR_COUNT</a>&#160;&#160;&#160;0x024</td></tr>
<tr class="memdesc:gaed21d9a5f7449115f9e1871924e5b3d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a running total of errors detected on inbound AUX channel requests.  <a href="group__dp__v6__0.html#gaed21d9a5f7449115f9e1871924e5b3d7">More...</a><br /></td></tr>
<tr class="separator:gaed21d9a5f7449115f9e1871924e5b3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55bc68d487174fbdbf1507dba508242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac55bc68d487174fbdbf1507dba508242">XDP_RX_REQ_COUNT</a>&#160;&#160;&#160;0x028</td></tr>
<tr class="memdesc:gac55bc68d487174fbdbf1507dba508242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a running total of the number of AUX requests received.  <a href="group__dp__v6__0.html#gac55bc68d487174fbdbf1507dba508242">More...</a><br /></td></tr>
<tr class="separator:gac55bc68d487174fbdbf1507dba508242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fbe348d6ed4ae126ec0af1afc70f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae0fbe348d6ed4ae126ec0af1afc70f58">XDP_RX_HPD_INTERRUPT</a>&#160;&#160;&#160;0x02C</td></tr>
<tr class="memdesc:gae0fbe348d6ed4ae126ec0af1afc70f58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructs the DisplayPort RX core to assert an interrupt to the TX using the HPD signal.  <a href="group__dp__v6__0.html#gae0fbe348d6ed4ae126ec0af1afc70f58">More...</a><br /></td></tr>
<tr class="separator:gae0fbe348d6ed4ae126ec0af1afc70f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a2e93e636258942d805d64e7421cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae8a2e93e636258942d805d64e7421cfb">XDP_RX_REQ_CLK_WIDTH</a>&#160;&#160;&#160;0x030</td></tr>
<tr class="memdesc:gae8a2e93e636258942d805d64e7421cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the half period of the recovered AUX clock.  <a href="group__dp__v6__0.html#gae8a2e93e636258942d805d64e7421cfb">More...</a><br /></td></tr>
<tr class="separator:gae8a2e93e636258942d805d64e7421cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1683396cf324e8ec43327612feba90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabb1683396cf324e8ec43327612feba90">XDP_RX_REQ_CMD</a>&#160;&#160;&#160;0x034</td></tr>
<tr class="memdesc:gabb1683396cf324e8ec43327612feba90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides the most recent AUX command received.  <a href="group__dp__v6__0.html#gabb1683396cf324e8ec43327612feba90">More...</a><br /></td></tr>
<tr class="separator:gabb1683396cf324e8ec43327612feba90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703cde9bd12ee597ab425e0c168ccd40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga703cde9bd12ee597ab425e0c168ccd40">XDP_RX_REQ_ADDRESS</a>&#160;&#160;&#160;0x038</td></tr>
<tr class="memdesc:ga703cde9bd12ee597ab425e0c168ccd40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the address field of the most recent AUX request.  <a href="group__dp__v6__0.html#ga703cde9bd12ee597ab425e0c168ccd40">More...</a><br /></td></tr>
<tr class="separator:ga703cde9bd12ee597ab425e0c168ccd40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c43d2fc6a45a58b874b45259039083d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6c43d2fc6a45a58b874b45259039083d">XDP_RX_REQ_LENGTH</a>&#160;&#160;&#160;0x03C</td></tr>
<tr class="memdesc:ga6c43d2fc6a45a58b874b45259039083d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains length of the most recent AUX request.  <a href="group__dp__v6__0.html#ga6c43d2fc6a45a58b874b45259039083d">More...</a><br /></td></tr>
<tr class="separator:ga6c43d2fc6a45a58b874b45259039083d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: Interrupt registers.</div></td></tr>
<tr class="memitem:gad971e4a26f157b612dff6e1de938c5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad971e4a26f157b612dff6e1de938c5bd">XDP_RX_INTERRUPT_CAUSE</a>&#160;&#160;&#160;0x040</td></tr>
<tr class="memdesc:gad971e4a26f157b612dff6e1de938c5bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the cause of pending host interrupts for stream 1, training, payload allocation, and for the AUX channel.  <a href="group__dp__v6__0.html#gad971e4a26f157b612dff6e1de938c5bd">More...</a><br /></td></tr>
<tr class="separator:gad971e4a26f157b612dff6e1de938c5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb04da65ba6169d80f13c62c701da600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabb04da65ba6169d80f13c62c701da600">XDP_RX_INTERRUPT_MASK_1</a>&#160;&#160;&#160;0x044</td></tr>
<tr class="memdesc:gabb04da65ba6169d80f13c62c701da600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks the specified interrupt sources for streams 2, 3, 4.  <a href="group__dp__v6__0.html#gabb04da65ba6169d80f13c62c701da600">More...</a><br /></td></tr>
<tr class="separator:gabb04da65ba6169d80f13c62c701da600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa161b6c292f9869cb73de2a5e9c4b6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa161b6c292f9869cb73de2a5e9c4b6f5">XDP_RX_INTERRUPT_CAUSE_1</a>&#160;&#160;&#160;0x048</td></tr>
<tr class="memdesc:gaa161b6c292f9869cb73de2a5e9c4b6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the cause of a pending host interrupts for streams 2, 3, 4.  <a href="group__dp__v6__0.html#gaa161b6c292f9869cb73de2a5e9c4b6f5">More...</a><br /></td></tr>
<tr class="separator:gaa161b6c292f9869cb73de2a5e9c4b6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: DPCD fields.</div></td></tr>
<tr class="memitem:gaf6da4b2642c6804d5816b13550d661ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf6da4b2642c6804d5816b13550d661ec">XDP_RX_LOCAL_EDID_VIDEO</a>&#160;&#160;&#160;0x084</td></tr>
<tr class="memdesc:gaf6da4b2642c6804d5816b13550d661ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the presence of EDID information for the video stream.  <a href="group__dp__v6__0.html#gaf6da4b2642c6804d5816b13550d661ec">More...</a><br /></td></tr>
<tr class="separator:gaf6da4b2642c6804d5816b13550d661ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7291204786aef1199d3b522e8fe85a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae7291204786aef1199d3b522e8fe85a5">XDP_RX_LOCAL_EDID_AUDIO</a>&#160;&#160;&#160;0x088</td></tr>
<tr class="memdesc:gae7291204786aef1199d3b522e8fe85a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the presence of EDID information for the audio stream.  <a href="group__dp__v6__0.html#gae7291204786aef1199d3b522e8fe85a5">More...</a><br /></td></tr>
<tr class="separator:gae7291204786aef1199d3b522e8fe85a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281f1dd6d2ee57ba8e63d28bcfc8ff9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga281f1dd6d2ee57ba8e63d28bcfc8ff9d">XDP_RX_REMOTE_CMD</a>&#160;&#160;&#160;0x08C</td></tr>
<tr class="memdesc:ga281f1dd6d2ee57ba8e63d28bcfc8ff9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used for passing remote information to the DisplayPort TX.  <a href="group__dp__v6__0.html#ga281f1dd6d2ee57ba8e63d28bcfc8ff9d">More...</a><br /></td></tr>
<tr class="separator:ga281f1dd6d2ee57ba8e63d28bcfc8ff9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82488d3e6a07e23d8c88fede320b8e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga82488d3e6a07e23d8c88fede320b8e29">XDP_RX_DEVICE_SERVICE_IRQ</a>&#160;&#160;&#160;0x090</td></tr>
<tr class="memdesc:ga82488d3e6a07e23d8c88fede320b8e29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the DPCD DEVICE_SERVICE_IRQ_ VECTOR state.  <a href="group__dp__v6__0.html#ga82488d3e6a07e23d8c88fede320b8e29">More...</a><br /></td></tr>
<tr class="separator:ga82488d3e6a07e23d8c88fede320b8e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238cfb5dbb80aabb0f54cdd1bcf29f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga238cfb5dbb80aabb0f54cdd1bcf29f6c">XDP_RX_VIDEO_UNSUPPORTED</a>&#160;&#160;&#160;0x094</td></tr>
<tr class="memdesc:ga238cfb5dbb80aabb0f54cdd1bcf29f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPCD register bit to inform the DisplayPort TX that video data is not supported.  <a href="group__dp__v6__0.html#ga238cfb5dbb80aabb0f54cdd1bcf29f6c">More...</a><br /></td></tr>
<tr class="separator:ga238cfb5dbb80aabb0f54cdd1bcf29f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0af79aa0c2e4ca5b12e4aba40eb08dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac0af79aa0c2e4ca5b12e4aba40eb08dc">XDP_RX_AUDIO_UNSUPPORTED</a>&#160;&#160;&#160;0x098</td></tr>
<tr class="memdesc:gac0af79aa0c2e4ca5b12e4aba40eb08dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPCD register bit to inform the DisplayPort TX that audio data is not supported.  <a href="group__dp__v6__0.html#gac0af79aa0c2e4ca5b12e4aba40eb08dc">More...</a><br /></td></tr>
<tr class="separator:gac0af79aa0c2e4ca5b12e4aba40eb08dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd96d69ab1db206f8a661e2444789a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadbd96d69ab1db206f8a661e2444789a2">XDP_RX_OVER_LINK_BW_SET</a>&#160;&#160;&#160;0x09C</td></tr>
<tr class="memdesc:gadbd96d69ab1db206f8a661e2444789a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the main link bandwidth setting in the DPCD.  <a href="group__dp__v6__0.html#gadbd96d69ab1db206f8a661e2444789a2">More...</a><br /></td></tr>
<tr class="separator:gadbd96d69ab1db206f8a661e2444789a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a1d313ee89e35438385216866204c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga16a1d313ee89e35438385216866204c1">XDP_RX_OVER_LANE_COUNT_SET</a>&#160;&#160;&#160;0x0A0</td></tr>
<tr class="memdesc:ga16a1d313ee89e35438385216866204c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the lane count setting in the DPCD.  <a href="group__dp__v6__0.html#ga16a1d313ee89e35438385216866204c1">More...</a><br /></td></tr>
<tr class="separator:ga16a1d313ee89e35438385216866204c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d40b0e8a94e67f1012cd993d1317775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7d40b0e8a94e67f1012cd993d1317775">XDP_RX_OVER_TP_SET</a>&#160;&#160;&#160;0x0A4</td></tr>
<tr class="memdesc:ga7d40b0e8a94e67f1012cd993d1317775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the link training pattern in the DPCD.  <a href="group__dp__v6__0.html#ga7d40b0e8a94e67f1012cd993d1317775">More...</a><br /></td></tr>
<tr class="separator:ga7d40b0e8a94e67f1012cd993d1317775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b377bf88cbb4e7dc0f80fadd96226ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9b377bf88cbb4e7dc0f80fadd96226ea">XDP_RX_OVER_TRAINING_LANE0_SET</a>&#160;&#160;&#160;0x0A8</td></tr>
<tr class="memdesc:ga9b377bf88cbb4e7dc0f80fadd96226ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the TRAINING_LANE0_SET register in the DPCD.  <a href="group__dp__v6__0.html#ga9b377bf88cbb4e7dc0f80fadd96226ea">More...</a><br /></td></tr>
<tr class="separator:ga9b377bf88cbb4e7dc0f80fadd96226ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf281b7367e71036b5bb3f458c58c267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf281b7367e71036b5bb3f458c58c267d">XDP_RX_OVER_TRAINING_LANE1_SET</a>&#160;&#160;&#160;0x0AC</td></tr>
<tr class="memdesc:gaf281b7367e71036b5bb3f458c58c267d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the TRAINING_LANE1_SET register in the DPCD.  <a href="group__dp__v6__0.html#gaf281b7367e71036b5bb3f458c58c267d">More...</a><br /></td></tr>
<tr class="separator:gaf281b7367e71036b5bb3f458c58c267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef102482c11c4d891963b2096d53e462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaef102482c11c4d891963b2096d53e462">XDP_RX_OVER_TRAINING_LANE2_SET</a>&#160;&#160;&#160;0x0B0</td></tr>
<tr class="memdesc:gaef102482c11c4d891963b2096d53e462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the TRAINING_LANE2_SET register in the DPCD.  <a href="group__dp__v6__0.html#gaef102482c11c4d891963b2096d53e462">More...</a><br /></td></tr>
<tr class="separator:gaef102482c11c4d891963b2096d53e462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68bf06755cb7ca383a19c4835982fa2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga68bf06755cb7ca383a19c4835982fa2f">XDP_RX_OVER_TRAINING_LANE3_SET</a>&#160;&#160;&#160;0x0B4</td></tr>
<tr class="memdesc:ga68bf06755cb7ca383a19c4835982fa2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the TRAINING_LANE3_SET register in the DPCD.  <a href="group__dp__v6__0.html#ga68bf06755cb7ca383a19c4835982fa2f">More...</a><br /></td></tr>
<tr class="separator:ga68bf06755cb7ca383a19c4835982fa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2d710c20020f4cf6111c701a1f7905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaae2d710c20020f4cf6111c701a1f7905">XDP_RX_OVER_CTRL_DPCD</a>&#160;&#160;&#160;0x0B8</td></tr>
<tr class="memdesc:gaae2d710c20020f4cf6111c701a1f7905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to enable AXI/APB write access to the DPCD capability structure.  <a href="group__dp__v6__0.html#gaae2d710c20020f4cf6111c701a1f7905">More...</a><br /></td></tr>
<tr class="separator:gaae2d710c20020f4cf6111c701a1f7905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8654384af5e1e113cef1962c91f32bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac8654384af5e1e113cef1962c91f32bb">XDP_RX_OVER_DOWNSPREAD_CTRL</a>&#160;&#160;&#160;0x0BC</td></tr>
<tr class="memdesc:gac8654384af5e1e113cef1962c91f32bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override downspread control in the DPCD.  <a href="group__dp__v6__0.html#gac8654384af5e1e113cef1962c91f32bb">More...</a><br /></td></tr>
<tr class="separator:gac8654384af5e1e113cef1962c91f32bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c1530733c3810d77aa0d319ea67147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac1c1530733c3810d77aa0d319ea67147">XDP_RX_OVER_LINK_QUAL_LANE0_SET</a>&#160;&#160;&#160;0x0C0</td></tr>
<tr class="memdesc:gac1c1530733c3810d77aa0d319ea67147"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the LINK_QUAL_LANE0_SET register in the DPCD.  <a href="group__dp__v6__0.html#gac1c1530733c3810d77aa0d319ea67147">More...</a><br /></td></tr>
<tr class="separator:gac1c1530733c3810d77aa0d319ea67147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27306ce59b8a38ca398d7efad6db5c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga27306ce59b8a38ca398d7efad6db5c3b">XDP_RX_OVER_LINK_QUAL_LANE1_SET</a>&#160;&#160;&#160;0x0C4</td></tr>
<tr class="memdesc:ga27306ce59b8a38ca398d7efad6db5c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the LINK_QUAL_LANE1_SET register in the DPCD.  <a href="group__dp__v6__0.html#ga27306ce59b8a38ca398d7efad6db5c3b">More...</a><br /></td></tr>
<tr class="separator:ga27306ce59b8a38ca398d7efad6db5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c575f15ed17346753ce3b7505feed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga61c575f15ed17346753ce3b7505feed5">XDP_RX_OVER_LINK_QUAL_LANE2_SET</a>&#160;&#160;&#160;0x0C8</td></tr>
<tr class="memdesc:ga61c575f15ed17346753ce3b7505feed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the LINK_QUAL_LANE2_SET register in the DPCD.  <a href="group__dp__v6__0.html#ga61c575f15ed17346753ce3b7505feed5">More...</a><br /></td></tr>
<tr class="separator:ga61c575f15ed17346753ce3b7505feed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5455cedc322ef33a15814738fe74a50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5455cedc322ef33a15814738fe74a50e">XDP_RX_OVER_LINK_QUAL_LANE3_SET</a>&#160;&#160;&#160;0x0CC</td></tr>
<tr class="memdesc:ga5455cedc322ef33a15814738fe74a50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the LINK_QUAL_LANE3_SET register in the DPCD.  <a href="group__dp__v6__0.html#ga5455cedc322ef33a15814738fe74a50e">More...</a><br /></td></tr>
<tr class="separator:ga5455cedc322ef33a15814738fe74a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781658fed1bff87c552b9d8356fdb5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga781658fed1bff87c552b9d8356fdb5a2">XDP_RX_MST_CAP</a>&#160;&#160;&#160;0x0D0</td></tr>
<tr class="memdesc:ga781658fed1bff87c552b9d8356fdb5a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to enable or disable MST capability.  <a href="group__dp__v6__0.html#ga781658fed1bff87c552b9d8356fdb5a2">More...</a><br /></td></tr>
<tr class="separator:ga781658fed1bff87c552b9d8356fdb5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeee66306c3e4d90fe680781eff66c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabeee66306c3e4d90fe680781eff66c91">XDP_RX_SINK_COUNT</a>&#160;&#160;&#160;0x0D4</td></tr>
<tr class="memdesc:gabeee66306c3e4d90fe680781eff66c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">The sink device count.  <a href="group__dp__v6__0.html#gabeee66306c3e4d90fe680781eff66c91">More...</a><br /></td></tr>
<tr class="separator:gabeee66306c3e4d90fe680781eff66c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b45e903ceed610daee56cf43908e30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7b45e903ceed610daee56cf43908e30b">XDP_RX_GUID0</a>&#160;&#160;&#160;0x0E0</td></tr>
<tr class="memdesc:ga7b45e903ceed610daee56cf43908e30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4 bytes of the DPCD's GUID field.  <a href="group__dp__v6__0.html#ga7b45e903ceed610daee56cf43908e30b">More...</a><br /></td></tr>
<tr class="separator:ga7b45e903ceed610daee56cf43908e30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6c531921866c27fa7cf9e8f8319fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6b6c531921866c27fa7cf9e8f8319fd5">XDP_RX_GUID1</a>&#160;&#160;&#160;0x0E4</td></tr>
<tr class="memdesc:ga6b6c531921866c27fa7cf9e8f8319fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bytes 4 to 7 of the DPCD's GUID field.  <a href="group__dp__v6__0.html#ga6b6c531921866c27fa7cf9e8f8319fd5">More...</a><br /></td></tr>
<tr class="separator:ga6b6c531921866c27fa7cf9e8f8319fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a8c1d21cce51091c4a6b5bc80e5ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga88a8c1d21cce51091c4a6b5bc80e5ed1">XDP_RX_GUID2</a>&#160;&#160;&#160;0x0E8</td></tr>
<tr class="memdesc:ga88a8c1d21cce51091c4a6b5bc80e5ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bytes 8 to 11 of the DPCD's GUID field.  <a href="group__dp__v6__0.html#ga88a8c1d21cce51091c4a6b5bc80e5ed1">More...</a><br /></td></tr>
<tr class="separator:ga88a8c1d21cce51091c4a6b5bc80e5ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83de2e62727b768067dc3d2b7a8c0e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga83de2e62727b768067dc3d2b7a8c0e4d">XDP_RX_GUID3</a>&#160;&#160;&#160;0x0EC</td></tr>
<tr class="memdesc:ga83de2e62727b768067dc3d2b7a8c0e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Upper 4 bytes of the DPCD's GUID field.  <a href="group__dp__v6__0.html#ga83de2e62727b768067dc3d2b7a8c0e4d">More...</a><br /></td></tr>
<tr class="separator:ga83de2e62727b768067dc3d2b7a8c0e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5153c31ad1b91ccb4963fe1ce8c22007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5153c31ad1b91ccb4963fe1ce8c22007">XDP_RX_OVER_GUID</a>&#160;&#160;&#160;0x0F0</td></tr>
<tr class="memdesc:ga5153c31ad1b91ccb4963fe1ce8c22007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to override the GUID field in the DPCD with what is stored in XDP_RX_GUID[0-3].  <a href="group__dp__v6__0.html#ga5153c31ad1b91ccb4963fe1ce8c22007">More...</a><br /></td></tr>
<tr class="separator:ga5153c31ad1b91ccb4963fe1ce8c22007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: Core ID.</div></td></tr>
<tr class="memitem:ga7bb2bcefa644b5d2c1691974de0eff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7bb2bcefa644b5d2c1691974de0eff9e">XDP_RX_VERSION</a>&#160;&#160;&#160;0x0F8</td></tr>
<tr class="memdesc:ga7bb2bcefa644b5d2c1691974de0eff9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version and revision of the DisplayPort core.  <a href="group__dp__v6__0.html#ga7bb2bcefa644b5d2c1691974de0eff9e">More...</a><br /></td></tr>
<tr class="separator:ga7bb2bcefa644b5d2c1691974de0eff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c42b90b92a1915fcca0c60493e2ec61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9c42b90b92a1915fcca0c60493e2ec61">XDP_RX_CORE_ID</a>&#160;&#160;&#160;0x0FC</td></tr>
<tr class="memdesc:ga9c42b90b92a1915fcca0c60493e2ec61"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol version and revision.  <a href="group__dp__v6__0.html#ga9c42b90b92a1915fcca0c60493e2ec61">More...</a><br /></td></tr>
<tr class="separator:ga9c42b90b92a1915fcca0c60493e2ec61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: User video status.</div></td></tr>
<tr class="memitem:ga9062dda0eea5e6531552c538da276f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9062dda0eea5e6531552c538da276f7c">XDP_RX_USER_FIFO_OVERFLOW</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="memdesc:ga9062dda0eea5e6531552c538da276f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates an overflow in user FIFO.  <a href="group__dp__v6__0.html#ga9062dda0eea5e6531552c538da276f7c">More...</a><br /></td></tr>
<tr class="separator:ga9062dda0eea5e6531552c538da276f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7cd2297bc8fdaf874828e848857ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1a7cd2297bc8fdaf874828e848857ea8">XDP_RX_USER_VSYNC_STATE</a>&#160;&#160;&#160;0x114</td></tr>
<tr class="memdesc:ga1a7cd2297bc8fdaf874828e848857ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a mechanism for the host processor to monitor the state of the video data path.  <a href="group__dp__v6__0.html#ga1a7cd2297bc8fdaf874828e848857ea8">More...</a><br /></td></tr>
<tr class="separator:ga1a7cd2297bc8fdaf874828e848857ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: PHY configuration and status.</div></td></tr>
<tr class="memitem:ga92f35b8e6d749e755108debdf47e74e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga92f35b8e6d749e755108debdf47e74e9">XDP_RX_PHY_CONFIG</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:ga92f35b8e6d749e755108debdf47e74e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver PHY reset and configuration.  <a href="group__dp__v6__0.html#ga92f35b8e6d749e755108debdf47e74e9">More...</a><br /></td></tr>
<tr class="separator:ga92f35b8e6d749e755108debdf47e74e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fa63c6bbcdaf34c6743ae208ff97ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae8fa63c6bbcdaf34c6743ae208ff97ef">XDP_RX_PHY_STATUS</a>&#160;&#160;&#160;0x208</td></tr>
<tr class="memdesc:gae8fa63c6bbcdaf34c6743ae208ff97ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current PHY status.  <a href="group__dp__v6__0.html#gae8fa63c6bbcdaf34c6743ae208ff97ef">More...</a><br /></td></tr>
<tr class="separator:gae8fa63c6bbcdaf34c6743ae208ff97ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72818c0184d0b812dfc4fb8dbf619c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad72818c0184d0b812dfc4fb8dbf619c7">XDP_RX_PHY_POWER_DOWN</a>&#160;&#160;&#160;0x210</td></tr>
<tr class="memdesc:gad72818c0184d0b812dfc4fb8dbf619c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control PHY power down.  <a href="group__dp__v6__0.html#gad72818c0184d0b812dfc4fb8dbf619c7">More...</a><br /></td></tr>
<tr class="separator:gad72818c0184d0b812dfc4fb8dbf619c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317b765cf794edea4ca4bff243dab3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga317b765cf794edea4ca4bff243dab3ac">XDP_RX_MIN_VOLTAGE_SWING</a>&#160;&#160;&#160;0x214</td></tr>
<tr class="memdesc:ga317b765cf794edea4ca4bff243dab3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the minimum voltage swing required during training before a link can be reliably established and advanced configuration for link training.  <a href="group__dp__v6__0.html#ga317b765cf794edea4ca4bff243dab3ac">More...</a><br /></td></tr>
<tr class="separator:ga317b765cf794edea4ca4bff243dab3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a5a81ad34a81c27af3845b9614398c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab5a5a81ad34a81c27af3845b9614398c">XDP_RX_CDR_CONTROL_CONFIG</a>&#160;&#160;&#160;0x21C</td></tr>
<tr class="memdesc:gab5a5a81ad34a81c27af3845b9614398c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control the configuration for clock and data recovery.  <a href="group__dp__v6__0.html#gab5a5a81ad34a81c27af3845b9614398c">More...</a><br /></td></tr>
<tr class="separator:gab5a5a81ad34a81c27af3845b9614398c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39d5dd296d92f5e326b887a56b3d428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae39d5dd296d92f5e326b887a56b3d428">XDP_RX_BS_IDLE_TIME</a>&#160;&#160;&#160;0x220</td></tr>
<tr class="memdesc:gae39d5dd296d92f5e326b887a56b3d428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blanking start symbol idle time - this value is loaded as a timeout counter for detecting cable disconnect or unplug events.  <a href="group__dp__v6__0.html#gae39d5dd296d92f5e326b887a56b3d428">More...</a><br /></td></tr>
<tr class="separator:gae39d5dd296d92f5e326b887a56b3d428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548d6356f56d0005ce6c0696123cba64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga548d6356f56d0005ce6c0696123cba64">XDP_RX_GT_DRP_COMMAND</a>&#160;&#160;&#160;0x2A0</td></tr>
<tr class="memdesc:ga548d6356f56d0005ce6c0696123cba64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides access to the GT DRP ports.  <a href="group__dp__v6__0.html#ga548d6356f56d0005ce6c0696123cba64">More...</a><br /></td></tr>
<tr class="separator:ga548d6356f56d0005ce6c0696123cba64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce2dae051679abe9a08bda87d4c2d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3ce2dae051679abe9a08bda87d4c2d61">XDP_RX_GT_DRP_READ_DATA</a>&#160;&#160;&#160;0x2A4</td></tr>
<tr class="memdesc:ga3ce2dae051679abe9a08bda87d4c2d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides access to GT DRP read data.  <a href="group__dp__v6__0.html#ga3ce2dae051679abe9a08bda87d4c2d61">More...</a><br /></td></tr>
<tr class="separator:ga3ce2dae051679abe9a08bda87d4c2d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c4e1da3bde3f44c615b5c214e117e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa3c4e1da3bde3f44c615b5c214e117e6">XDP_RX_GT_DRP_CH_STATUS</a>&#160;&#160;&#160;0x2A8</td></tr>
<tr class="memdesc:gaa3c4e1da3bde3f44c615b5c214e117e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides access to GT DRP channel status.  <a href="group__dp__v6__0.html#gaa3c4e1da3bde3f44c615b5c214e117e6">More...</a><br /></td></tr>
<tr class="separator:gaa3c4e1da3bde3f44c615b5c214e117e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: Audio.</div></td></tr>
<tr class="memitem:gad49292b242481a687be7f8f0008ccdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad49292b242481a687be7f8f0008ccdb9">XDP_RX_AUDIO_CONTROL</a>&#160;&#160;&#160;0x300</td></tr>
<tr class="memdesc:gad49292b242481a687be7f8f0008ccdb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables audio stream packets in main link.  <a href="group__dp__v6__0.html#gad49292b242481a687be7f8f0008ccdb9">More...</a><br /></td></tr>
<tr class="separator:gad49292b242481a687be7f8f0008ccdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0db928010fdd02d9477f803c8ae6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaad0db928010fdd02d9477f803c8ae6f9">XDP_RX_AUDIO_INFO_DATA</a>(NUM)&#160;&#160;&#160;(0x304 + 4 * (NUM - 1))</td></tr>
<tr class="memdesc:gaad0db928010fdd02d9477f803c8ae6f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word formatted as per CEA 861-C info frame.  <a href="group__dp__v6__0.html#gaad0db928010fdd02d9477f803c8ae6f9">More...</a><br /></td></tr>
<tr class="separator:gaad0db928010fdd02d9477f803c8ae6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e13f8f797b23f70a32aca1858f2059c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5e13f8f797b23f70a32aca1858f2059c">XDP_RX_AUDIO_MAUD</a>&#160;&#160;&#160;0x324</td></tr>
<tr class="memdesc:ga5e13f8f797b23f70a32aca1858f2059c"><td class="mdescLeft">&#160;</td><td class="mdescRight">M value of audio stream as decoded from audio time stamp packet.  <a href="group__dp__v6__0.html#ga5e13f8f797b23f70a32aca1858f2059c">More...</a><br /></td></tr>
<tr class="separator:ga5e13f8f797b23f70a32aca1858f2059c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28d54a0edce0fcd6f993a4a491d3e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac28d54a0edce0fcd6f993a4a491d3e08">XDP_RX_AUDIO_NAUD</a>&#160;&#160;&#160;0x328</td></tr>
<tr class="memdesc:gac28d54a0edce0fcd6f993a4a491d3e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">N value of audio stream as decoded from audio time stamp packet.  <a href="group__dp__v6__0.html#gac28d54a0edce0fcd6f993a4a491d3e08">More...</a><br /></td></tr>
<tr class="separator:gac28d54a0edce0fcd6f993a4a491d3e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1fb40d02f3fa04c77f6608c7c8c455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7b1fb40d02f3fa04c77f6608c7c8c455">XDP_RX_AUDIO_STATUS</a>&#160;&#160;&#160;0x32C</td></tr>
<tr class="memdesc:ga7b1fb40d02f3fa04c77f6608c7c8c455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status of audio stream.  <a href="group__dp__v6__0.html#ga7b1fb40d02f3fa04c77f6608c7c8c455">More...</a><br /></td></tr>
<tr class="separator:ga7b1fb40d02f3fa04c77f6608c7c8c455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e37b6b6908dd9ddfe59d5570afda41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae2e37b6b6908dd9ddfe59d5570afda41">XDP_RX_AUDIO_EXT_DATA</a>(NUM)&#160;&#160;&#160;(0x330 + 4 * (NUM - 1))</td></tr>
<tr class="memdesc:gae2e37b6b6908dd9ddfe59d5570afda41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word formatted as per extension packet.  <a href="group__dp__v6__0.html#gae2e37b6b6908dd9ddfe59d5570afda41">More...</a><br /></td></tr>
<tr class="separator:gae2e37b6b6908dd9ddfe59d5570afda41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: DPCD configuration space.</div></td></tr>
<tr class="memitem:gac055924bd04e729479eb4016e8cf0440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac055924bd04e729479eb4016e8cf0440">XDP_RX_DPCD_LINK_BW_SET</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="memdesc:gac055924bd04e729479eb4016e8cf0440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current link bandwidth setting as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#gac055924bd04e729479eb4016e8cf0440">More...</a><br /></td></tr>
<tr class="separator:gac055924bd04e729479eb4016e8cf0440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061115f4700944c759a06896156b812c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga061115f4700944c759a06896156b812c">XDP_RX_DPCD_LANE_COUNT_SET</a>&#160;&#160;&#160;0x404</td></tr>
<tr class="memdesc:ga061115f4700944c759a06896156b812c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current lane count setting as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga061115f4700944c759a06896156b812c">More...</a><br /></td></tr>
<tr class="separator:ga061115f4700944c759a06896156b812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43923caf9ac3d87bcedee4a4e1140a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf43923caf9ac3d87bcedee4a4e1140a1">XDP_RX_DPCD_ENHANCED_FRAME_EN</a>&#160;&#160;&#160;0x408</td></tr>
<tr class="memdesc:gaf43923caf9ac3d87bcedee4a4e1140a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current setting for enhanced framing symbol mode as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#gaf43923caf9ac3d87bcedee4a4e1140a1">More...</a><br /></td></tr>
<tr class="separator:gaf43923caf9ac3d87bcedee4a4e1140a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e2e3f9de22bf9ae0179880be2cc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga14e2e3f9de22bf9ae0179880be2cc740">XDP_RX_DPCD_TRAINING_PATTERN_SET</a>&#160;&#160;&#160;0x40C</td></tr>
<tr class="memdesc:ga14e2e3f9de22bf9ae0179880be2cc740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current training pattern setting as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga14e2e3f9de22bf9ae0179880be2cc740">More...</a><br /></td></tr>
<tr class="separator:ga14e2e3f9de22bf9ae0179880be2cc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1f99605ca67efccda637ca7358cc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0b1f99605ca67efccda637ca7358cc06">XDP_RX_DPCD_LINK_QUALITY_PATTERN_SET</a>&#160;&#160;&#160;0x410</td></tr>
<tr class="memdesc:ga0b1f99605ca67efccda637ca7358cc06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current value of the link quality pattern field as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga0b1f99605ca67efccda637ca7358cc06">More...</a><br /></td></tr>
<tr class="separator:ga0b1f99605ca67efccda637ca7358cc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fbd24ce0894629fac64a968c8bbfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab2fbd24ce0894629fac64a968c8bbfbf">XDP_RX_DPCD_RECOVERED_CLOCK_OUT_EN</a>&#160;&#160;&#160;0x414</td></tr>
<tr class="memdesc:gab2fbd24ce0894629fac64a968c8bbfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the output clock enable field as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#gab2fbd24ce0894629fac64a968c8bbfbf">More...</a><br /></td></tr>
<tr class="separator:gab2fbd24ce0894629fac64a968c8bbfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc7ac52244e0cdacd8a944261727157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1bc7ac52244e0cdacd8a944261727157">XDP_RX_DPCD_SCRAMBLING_DISABLE</a>&#160;&#160;&#160;0x418</td></tr>
<tr class="memdesc:ga1bc7ac52244e0cdacd8a944261727157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the scrambling disable field as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga1bc7ac52244e0cdacd8a944261727157">More...</a><br /></td></tr>
<tr class="separator:ga1bc7ac52244e0cdacd8a944261727157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710946fa2f3c08b45cdb0e4372d09430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga710946fa2f3c08b45cdb0e4372d09430">XDP_RX_DPCD_SYMBOL_ERROR_COUNT_SELECT</a>&#160;&#160;&#160;0x41C</td></tr>
<tr class="memdesc:ga710946fa2f3c08b45cdb0e4372d09430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current value of the symbol error count select field as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga710946fa2f3c08b45cdb0e4372d09430">More...</a><br /></td></tr>
<tr class="separator:ga710946fa2f3c08b45cdb0e4372d09430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e5c2fdf864c2522cbf914a1f7d903c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga03e5c2fdf864c2522cbf914a1f7d903c">XDP_RX_DPCD_TRAINING_LANE_0_SET</a>&#160;&#160;&#160;0x420</td></tr>
<tr class="memdesc:ga03e5c2fdf864c2522cbf914a1f7d903c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RX DPCD value used by the TX during link training to configure the RX PHY lane 0.  <a href="group__dp__v6__0.html#ga03e5c2fdf864c2522cbf914a1f7d903c">More...</a><br /></td></tr>
<tr class="separator:ga03e5c2fdf864c2522cbf914a1f7d903c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c18bf50f02fc1e3dde7d0d10c4f308a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5c18bf50f02fc1e3dde7d0d10c4f308a">XDP_RX_DPCD_TRAINING_LANE_1_SET</a>&#160;&#160;&#160;0x424</td></tr>
<tr class="memdesc:ga5c18bf50f02fc1e3dde7d0d10c4f308a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RX DPCD value used by the TX during link training to configure the RX PHY lane 1.  <a href="group__dp__v6__0.html#ga5c18bf50f02fc1e3dde7d0d10c4f308a">More...</a><br /></td></tr>
<tr class="separator:ga5c18bf50f02fc1e3dde7d0d10c4f308a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28eb6db784042670907cbe187ecf1da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga28eb6db784042670907cbe187ecf1da3">XDP_RX_DPCD_TRAINING_LANE_2_SET</a>&#160;&#160;&#160;0x428</td></tr>
<tr class="memdesc:ga28eb6db784042670907cbe187ecf1da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RX DPCD value used by the TX during link training to configure the RX PHY lane 2.  <a href="group__dp__v6__0.html#ga28eb6db784042670907cbe187ecf1da3">More...</a><br /></td></tr>
<tr class="separator:ga28eb6db784042670907cbe187ecf1da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88082994250cf28e88e14c4ce8c8e9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga88082994250cf28e88e14c4ce8c8e9f6">XDP_RX_DPCD_TRAINING_LANE_3_SET</a>&#160;&#160;&#160;0x42C</td></tr>
<tr class="memdesc:ga88082994250cf28e88e14c4ce8c8e9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RX DPCD value Used by the TX during link training to configure the RX PHY lane 3.  <a href="group__dp__v6__0.html#ga88082994250cf28e88e14c4ce8c8e9f6">More...</a><br /></td></tr>
<tr class="separator:ga88082994250cf28e88e14c4ce8c8e9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346032b8764dd1ba6db4a5420a3ce0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga346032b8764dd1ba6db4a5420a3ce0c5">XDP_RX_DPCD_DOWNSPREAD_CONTROL</a>&#160;&#160;&#160;0x430</td></tr>
<tr class="memdesc:ga346032b8764dd1ba6db4a5420a3ce0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RX DPCD value that is used by the TX to inform the RX that downspreading has been enabled.  <a href="group__dp__v6__0.html#ga346032b8764dd1ba6db4a5420a3ce0c5">More...</a><br /></td></tr>
<tr class="separator:ga346032b8764dd1ba6db4a5420a3ce0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49aa0e017172d356987563947ae681cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga49aa0e017172d356987563947ae681cc">XDP_RX_DPCD_MAIN_LINK_CHANNEL_CODING_SET</a>&#160;&#160;&#160;0x434</td></tr>
<tr class="memdesc:ga49aa0e017172d356987563947ae681cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">8B/10B encoding setting as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga49aa0e017172d356987563947ae681cc">More...</a><br /></td></tr>
<tr class="separator:ga49aa0e017172d356987563947ae681cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0c07be94fe05531383b2462a7bf3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaba0c07be94fe05531383b2462a7bf3f2">XDP_RX_DPCD_SET_POWER_STATE</a>&#160;&#160;&#160;0x438</td></tr>
<tr class="memdesc:gaba0c07be94fe05531383b2462a7bf3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power state requested by the TX as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#gaba0c07be94fe05531383b2462a7bf3f2">More...</a><br /></td></tr>
<tr class="separator:gaba0c07be94fe05531383b2462a7bf3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118368970c3ad0fad272085c77a699ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga118368970c3ad0fad272085c77a699ae">XDP_RX_DPCD_LANE01_STATUS</a>&#160;&#160;&#160;0x43C</td></tr>
<tr class="memdesc:ga118368970c3ad0fad272085c77a699ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Link training status for lanes 0 and 1 as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga118368970c3ad0fad272085c77a699ae">More...</a><br /></td></tr>
<tr class="separator:ga118368970c3ad0fad272085c77a699ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f5219f099182c2e331aa84aa91712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga908f5219f099182c2e331aa84aa91712">XDP_RX_DPCD_LANE23_STATUS</a>&#160;&#160;&#160;0x440</td></tr>
<tr class="memdesc:ga908f5219f099182c2e331aa84aa91712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Link training status for lanes 2 and 3 as exposed in the RX DPCD.  <a href="group__dp__v6__0.html#ga908f5219f099182c2e331aa84aa91712">More...</a><br /></td></tr>
<tr class="separator:ga908f5219f099182c2e331aa84aa91712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f58093497a4488f7bbbef4da6890770"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_RX_DPCD_SOURCE_OUI_VALUE</b></td></tr>
<tr class="separator:ga0f58093497a4488f7bbbef4da6890770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4b3948ef916b33921a76d7b1356c6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_RX_DPCD_SYM_ERR_CNT01</b></td></tr>
<tr class="separator:gaaa4b3948ef916b33921a76d7b1356c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8628c14b646379d9994ae532e2329e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_RX_DPCD_SYM_ERR_CNT23</b></td></tr>
<tr class="separator:gad8628c14b646379d9994ae532e2329e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: Main stream attributes for SST / MST STREAM1.</div></td></tr>
<tr class="memitem:ga36d76a08dd3ff4a85d734bd88f93695d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga36d76a08dd3ff4a85d734bd88f93695d">XDP_RX_STREAM1_MSA_START</a>&#160;&#160;&#160;0x500</td></tr>
<tr class="memdesc:ga36d76a08dd3ff4a85d734bd88f93695d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 1.  <a href="group__dp__v6__0.html#ga36d76a08dd3ff4a85d734bd88f93695d">More...</a><br /></td></tr>
<tr class="separator:ga36d76a08dd3ff4a85d734bd88f93695d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188dc1306add65c7f02afea50fef7538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga188dc1306add65c7f02afea50fef7538">XDP_RX_MSA_HRES</a>&#160;&#160;&#160;0x500</td></tr>
<tr class="memdesc:ga188dc1306add65c7f02afea50fef7538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of active pixels per line (the horizontal resolution).  <a href="group__dp__v6__0.html#ga188dc1306add65c7f02afea50fef7538">More...</a><br /></td></tr>
<tr class="separator:ga188dc1306add65c7f02afea50fef7538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356a76e8437e5269ffcd7ee02bfebfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga356a76e8437e5269ffcd7ee02bfebfc1">XDP_RX_MSA_HSPOL</a>&#160;&#160;&#160;0x504</td></tr>
<tr class="memdesc:ga356a76e8437e5269ffcd7ee02bfebfc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The horizontal sync polarity.  <a href="group__dp__v6__0.html#ga356a76e8437e5269ffcd7ee02bfebfc1">More...</a><br /></td></tr>
<tr class="separator:ga356a76e8437e5269ffcd7ee02bfebfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194182feacd8a9db2eec05d06f022426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga194182feacd8a9db2eec05d06f022426">XDP_RX_MSA_HSWIDTH</a>&#160;&#160;&#160;0x508</td></tr>
<tr class="memdesc:ga194182feacd8a9db2eec05d06f022426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the horizontal sync pulse.  <a href="group__dp__v6__0.html#ga194182feacd8a9db2eec05d06f022426">More...</a><br /></td></tr>
<tr class="separator:ga194182feacd8a9db2eec05d06f022426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b259cd0e0a500759d849fd9a8e516a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac9b259cd0e0a500759d849fd9a8e516a">XDP_RX_MSA_HSTART</a>&#160;&#160;&#160;0x50C</td></tr>
<tr class="memdesc:gac9b259cd0e0a500759d849fd9a8e516a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of clocks between the leading edge of the horizontal sync and the start of active data.  <a href="group__dp__v6__0.html#gac9b259cd0e0a500759d849fd9a8e516a">More...</a><br /></td></tr>
<tr class="separator:gac9b259cd0e0a500759d849fd9a8e516a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50a2ae7118c898fde1ef493225e3401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae50a2ae7118c898fde1ef493225e3401">XDP_RX_MSA_HTOTAL</a>&#160;&#160;&#160;0x510</td></tr>
<tr class="memdesc:gae50a2ae7118c898fde1ef493225e3401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of clocks in the horizontal framing period.  <a href="group__dp__v6__0.html#gae50a2ae7118c898fde1ef493225e3401">More...</a><br /></td></tr>
<tr class="separator:gae50a2ae7118c898fde1ef493225e3401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54a8414ede463a0b73305eb8ad01842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab54a8414ede463a0b73305eb8ad01842">XDP_RX_MSA_VHEIGHT</a>&#160;&#160;&#160;0x514</td></tr>
<tr class="memdesc:gab54a8414ede463a0b73305eb8ad01842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of active lines (the vertical resolution).  <a href="group__dp__v6__0.html#gab54a8414ede463a0b73305eb8ad01842">More...</a><br /></td></tr>
<tr class="separator:gab54a8414ede463a0b73305eb8ad01842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78efd717b91a9f9ff86435944063785f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga78efd717b91a9f9ff86435944063785f">XDP_RX_MSA_VSPOL</a>&#160;&#160;&#160;0x518</td></tr>
<tr class="memdesc:ga78efd717b91a9f9ff86435944063785f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The vertical sync polarity.  <a href="group__dp__v6__0.html#ga78efd717b91a9f9ff86435944063785f">More...</a><br /></td></tr>
<tr class="separator:ga78efd717b91a9f9ff86435944063785f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173680e10c37872a584277e33bb74335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga173680e10c37872a584277e33bb74335">XDP_RX_MSA_VSWIDTH</a>&#160;&#160;&#160;0x51C</td></tr>
<tr class="memdesc:ga173680e10c37872a584277e33bb74335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the vertical sync pulse.  <a href="group__dp__v6__0.html#ga173680e10c37872a584277e33bb74335">More...</a><br /></td></tr>
<tr class="separator:ga173680e10c37872a584277e33bb74335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82c08f326fc051ce52138c12e9a34ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf82c08f326fc051ce52138c12e9a34ed">XDP_RX_MSA_VSTART</a>&#160;&#160;&#160;0x520</td></tr>
<tr class="memdesc:gaf82c08f326fc051ce52138c12e9a34ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of lines between the leading edge of the vertical sync and the first line of active data.  <a href="group__dp__v6__0.html#gaf82c08f326fc051ce52138c12e9a34ed">More...</a><br /></td></tr>
<tr class="separator:gaf82c08f326fc051ce52138c12e9a34ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6fb463cdbb6aabe8ee385c13f35d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4d6fb463cdbb6aabe8ee385c13f35d5d">XDP_RX_MSA_VTOTAL</a>&#160;&#160;&#160;0x524</td></tr>
<tr class="memdesc:ga4d6fb463cdbb6aabe8ee385c13f35d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of lines in the video frame.  <a href="group__dp__v6__0.html#ga4d6fb463cdbb6aabe8ee385c13f35d5d">More...</a><br /></td></tr>
<tr class="separator:ga4d6fb463cdbb6aabe8ee385c13f35d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2ff6787b404037ad6da7e536be5f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1b2ff6787b404037ad6da7e536be5f98">XDP_RX_MSA_MISC0</a>&#160;&#160;&#160;0x528</td></tr>
<tr class="memdesc:ga1b2ff6787b404037ad6da7e536be5f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous stream attributes.  <a href="group__dp__v6__0.html#ga1b2ff6787b404037ad6da7e536be5f98">More...</a><br /></td></tr>
<tr class="separator:ga1b2ff6787b404037ad6da7e536be5f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431a9d988ebd969df5a4e38ab1e5e418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga431a9d988ebd969df5a4e38ab1e5e418">XDP_RX_MSA_MISC1</a>&#160;&#160;&#160;0x52C</td></tr>
<tr class="memdesc:ga431a9d988ebd969df5a4e38ab1e5e418"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous stream attributes.  <a href="group__dp__v6__0.html#ga431a9d988ebd969df5a4e38ab1e5e418">More...</a><br /></td></tr>
<tr class="separator:ga431a9d988ebd969df5a4e38ab1e5e418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106f99335cd5bfc2b9523de8fca8b5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga106f99335cd5bfc2b9523de8fca8b5d7">XDP_RX_MSA_MVID</a>&#160;&#160;&#160;0x530</td></tr>
<tr class="memdesc:ga106f99335cd5bfc2b9523de8fca8b5d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to recover the video clock from the link clock.  <a href="group__dp__v6__0.html#ga106f99335cd5bfc2b9523de8fca8b5d7">More...</a><br /></td></tr>
<tr class="separator:ga106f99335cd5bfc2b9523de8fca8b5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15984a8e58d2760621224ac33e33756e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga15984a8e58d2760621224ac33e33756e">XDP_RX_MSA_NVID</a>&#160;&#160;&#160;0x534</td></tr>
<tr class="memdesc:ga15984a8e58d2760621224ac33e33756e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to recover the video clock from the link clock.  <a href="group__dp__v6__0.html#ga15984a8e58d2760621224ac33e33756e">More...</a><br /></td></tr>
<tr class="separator:ga15984a8e58d2760621224ac33e33756e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe56c7cc0b24233402f9768bd40a2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaefe56c7cc0b24233402f9768bd40a2d2">XDP_RX_MSA_VBID</a>&#160;&#160;&#160;0x538</td></tr>
<tr class="memdesc:gaefe56c7cc0b24233402f9768bd40a2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The most recently received VB-ID value.  <a href="group__dp__v6__0.html#gaefe56c7cc0b24233402f9768bd40a2d2">More...</a><br /></td></tr>
<tr class="separator:gaefe56c7cc0b24233402f9768bd40a2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: Main stream attributes for MST STREAM2, 3, and 4.</div></td></tr>
<tr class="memitem:ga616778c794cfb1445840f1451b655844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga616778c794cfb1445840f1451b655844">XDP_RX_STREAM2_MSA_START</a>&#160;&#160;&#160;0x540</td></tr>
<tr class="memdesc:ga616778c794cfb1445840f1451b655844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 2.  <a href="group__dp__v6__0.html#ga616778c794cfb1445840f1451b655844">More...</a><br /></td></tr>
<tr class="separator:ga616778c794cfb1445840f1451b655844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e2116ea12078767a79751a6916fffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf3e2116ea12078767a79751a6916fffe">XDP_RX_STREAM2_MSA_START_OFFSET</a></td></tr>
<tr class="memdesc:gaf3e2116ea12078767a79751a6916fffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MSA registers for stream 2 are at an offset from the corresponding registers of stream 1.  <a href="group__dp__v6__0.html#gaf3e2116ea12078767a79751a6916fffe">More...</a><br /></td></tr>
<tr class="separator:gaf3e2116ea12078767a79751a6916fffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78f624811ba0788778cbba9cfff46f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab78f624811ba0788778cbba9cfff46f2">XDP_RX_STREAM3_MSA_START</a>&#160;&#160;&#160;0x580</td></tr>
<tr class="memdesc:gab78f624811ba0788778cbba9cfff46f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 3.  <a href="group__dp__v6__0.html#gab78f624811ba0788778cbba9cfff46f2">More...</a><br /></td></tr>
<tr class="separator:gab78f624811ba0788778cbba9cfff46f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83c376588bc03bcc6ad492059ce3770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab83c376588bc03bcc6ad492059ce3770">XDP_RX_STREAM3_MSA_START_OFFSET</a></td></tr>
<tr class="memdesc:gab83c376588bc03bcc6ad492059ce3770"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MSA registers for stream 3 are at an offset from the corresponding registers of stream 1.  <a href="group__dp__v6__0.html#gab83c376588bc03bcc6ad492059ce3770">More...</a><br /></td></tr>
<tr class="separator:gab83c376588bc03bcc6ad492059ce3770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349b9b0ccab8aef6e1925154a9baba28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga349b9b0ccab8aef6e1925154a9baba28">XDP_RX_STREAM4_MSA_START</a>&#160;&#160;&#160;0x5C0</td></tr>
<tr class="memdesc:ga349b9b0ccab8aef6e1925154a9baba28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of the MSA registers for stream 4.  <a href="group__dp__v6__0.html#ga349b9b0ccab8aef6e1925154a9baba28">More...</a><br /></td></tr>
<tr class="separator:ga349b9b0ccab8aef6e1925154a9baba28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7048fa24ee65178634ba415694affff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7048fa24ee65178634ba415694affff4">XDP_RX_STREAM4_MSA_START_OFFSET</a></td></tr>
<tr class="memdesc:ga7048fa24ee65178634ba415694affff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MSA registers for stream 4 are at an offset from the corresponding registers of stream 1.  <a href="group__dp__v6__0.html#ga7048fa24ee65178634ba415694affff4">More...</a><br /></td></tr>
<tr class="separator:ga7048fa24ee65178634ba415694affff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: DPCD registers for HDCP.</div></td></tr>
<tr class="memitem:ga276278d5301417f1c3020e28edaabc04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga276278d5301417f1c3020e28edaabc04">XDP_RX_DPCD_HDCP_TABLE</a>&#160;&#160;&#160;0x900</td></tr>
<tr class="memdesc:ga276278d5301417f1c3020e28edaabc04"><td class="mdescLeft">&#160;</td><td class="mdescRight">HDCP register table (0x100 bytes).  <a href="group__dp__v6__0.html#ga276278d5301417f1c3020e28edaabc04">More...</a><br /></td></tr>
<tr class="separator:ga276278d5301417f1c3020e28edaabc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: MST field for sideband message buffers and the</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>virtual channel payload table. </p>
</div></td></tr>
<tr class="memitem:gac196995f1eeb5295b941dd980e363a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac196995f1eeb5295b941dd980e363a5e">XDP_RX_DOWN_REQ</a>&#160;&#160;&#160;0xA00</td></tr>
<tr class="memdesc:gac196995f1eeb5295b941dd980e363a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Down request buffer address space.  <a href="group__dp__v6__0.html#gac196995f1eeb5295b941dd980e363a5e">More...</a><br /></td></tr>
<tr class="separator:gac196995f1eeb5295b941dd980e363a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4b28437954240b3a8a4ad6d85b31bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3b4b28437954240b3a8a4ad6d85b31bb">XDP_RX_DOWN_REP</a>&#160;&#160;&#160;0xB00</td></tr>
<tr class="memdesc:ga3b4b28437954240b3a8a4ad6d85b31bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Down reply buffer address space.  <a href="group__dp__v6__0.html#ga3b4b28437954240b3a8a4ad6d85b31bb">More...</a><br /></td></tr>
<tr class="separator:ga3b4b28437954240b3a8a4ad6d85b31bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ed0d9d0a1c6711e4cec32133904b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga715ed0d9d0a1c6711e4cec32133904b5">XDP_RX_VC_PAYLOAD_TABLE</a>&#160;&#160;&#160;0x800</td></tr>
<tr class="memdesc:ga715ed0d9d0a1c6711e4cec32133904b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual channel payload table (0xFF bytes).  <a href="group__dp__v6__0.html#ga715ed0d9d0a1c6711e4cec32133904b5">More...</a><br /></td></tr>
<tr class="separator:ga715ed0d9d0a1c6711e4cec32133904b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee49a3d4da06f7842df18fa7ea17dece"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_RX_VC_PAYLOAD_TABLE_ID_SLOT</b>(SlotNum)&#160;&#160;&#160;(<a class="el" href="group__dp__v6__0.html#ga715ed0d9d0a1c6711e4cec32133904b5">XDP_RX_VC_PAYLOAD_TABLE</a> + SlotNum)</td></tr>
<tr class="separator:gaee49a3d4da06f7842df18fa7ea17dece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core registers: Vendor specific DPCD.</div></td></tr>
<tr class="memitem:gacaf576295408e80cc5f846fe3ec8788e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gacaf576295408e80cc5f846fe3ec8788e">XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD</a>&#160;&#160;&#160;0xE00</td></tr>
<tr class="memdesc:gacaf576295408e80cc5f846fe3ec8788e"><td class="mdescLeft">&#160;</td><td class="mdescRight">User access to the source specific field as exposed in the RX DPCD (0xFF bytes).  <a href="group__dp__v6__0.html#gacaf576295408e80cc5f846fe3ec8788e">More...</a><br /></td></tr>
<tr class="separator:gacaf576295408e80cc5f846fe3ec8788e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c77e79071e4829c368f1812b2496de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD_REG</b>(RegNum)&#160;&#160;&#160;(<a class="el" href="group__dp__v6__0.html#gacaf576295408e80cc5f846fe3ec8788e">XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD</a> + (4 * RegNum))</td></tr>
<tr class="separator:gae4c77e79071e4829c368f1812b2496de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b20aec720704875b455c8dc3ff5fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab2b20aec720704875b455c8dc3ff5fcb">XDP_RX_SINK_DEVICE_SPECIFIC_FIELD</a>&#160;&#160;&#160;0xF00</td></tr>
<tr class="memdesc:gab2b20aec720704875b455c8dc3ff5fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">User access to the sink specific field as exposed in the RX DPCD (0xFF bytes).  <a href="group__dp__v6__0.html#gab2b20aec720704875b455c8dc3ff5fcb">More...</a><br /></td></tr>
<tr class="separator:gab2b20aec720704875b455c8dc3ff5fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720f2ecfa4626c7942b7f7d83f1d7a6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_RX_SINK_DEVICE_SPECIFIC_FIELD_REG</b>(RegNum)&#160;&#160;&#160;(<a class="el" href="group__dp__v6__0.html#gab2b20aec720704875b455c8dc3ff5fcb">XDP_RX_SINK_DEVICE_SPECIFIC_FIELD</a> + (4 * RegNum))</td></tr>
<tr class="separator:ga720f2ecfa4626c7942b7f7d83f1d7a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DPRX core masks, shifts, and register values.</div></td></tr>
<tr class="memitem:gaf875a0aaa1b64b1626985bc42de37a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf875a0aaa1b64b1626985bc42de37a88">XDP_RX_AUX_CLK_DIVIDER_VAL_MASK</a>&#160;&#160;&#160;0x00FF</td></tr>
<tr class="memdesc:gaf875a0aaa1b64b1626985bc42de37a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider value.  <a href="group__dp__v6__0.html#gaf875a0aaa1b64b1626985bc42de37a88">More...</a><br /></td></tr>
<tr class="separator:gaf875a0aaa1b64b1626985bc42de37a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b963e73e37edda7eddc337056276ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3b963e73e37edda7eddc337056276ce0">XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr class="memdesc:ga3b963e73e37edda7eddc337056276ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX (noise) signal width filter.  <a href="group__dp__v6__0.html#ga3b963e73e37edda7eddc337056276ce0">More...</a><br /></td></tr>
<tr class="separator:ga3b963e73e37edda7eddc337056276ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317fa10e769c442474cc241db9231de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga317fa10e769c442474cc241db9231de7">XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga317fa10e769c442474cc241db9231de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for AUX signal width filter.  <a href="group__dp__v6__0.html#ga317fa10e769c442474cc241db9231de7">More...</a><br /></td></tr>
<tr class="separator:ga317fa10e769c442474cc241db9231de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c2e819ba034a0f15ce00019b62e92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad7c2e819ba034a0f15ce00019b62e92a">XDP_RX_LINE_RESET_DISABLE_MASK</a>(Stream)&#160;&#160;&#160;(1 &lt;&lt; ((Stream) - XDP_TX_STREAM_ID1))</td></tr>
<tr class="memdesc:gad7c2e819ba034a0f15ce00019b62e92a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to disable the end of the line reset to the internal video pipe.  <a href="group__dp__v6__0.html#gad7c2e819ba034a0f15ce00019b62e92a">More...</a><br /></td></tr>
<tr class="separator:gad7c2e819ba034a0f15ce00019b62e92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dfeab87f7fa66cacdbaf5572b43c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga30dfeab87f7fa66cacdbaf5572b43c2c">XDP_RX_USER_PIXEL_WIDTH_1</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga30dfeab87f7fa66cacdbaf5572b43c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single pixel wide interface.  <a href="group__dp__v6__0.html#ga30dfeab87f7fa66cacdbaf5572b43c2c">More...</a><br /></td></tr>
<tr class="separator:ga30dfeab87f7fa66cacdbaf5572b43c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94ec0992cfe2f356659a2c09692d6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac94ec0992cfe2f356659a2c09692d6e8">XDP_RX_USER_PIXEL_WIDTH_2</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gac94ec0992cfe2f356659a2c09692d6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual pixel output mode.  <a href="group__dp__v6__0.html#gac94ec0992cfe2f356659a2c09692d6e8">More...</a><br /></td></tr>
<tr class="separator:gac94ec0992cfe2f356659a2c09692d6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f7f2a7d3afa17d302d5accb186539b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf1f7f2a7d3afa17d302d5accb186539b">XDP_RX_USER_PIXEL_WIDTH_4</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:gaf1f7f2a7d3afa17d302d5accb186539b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad pixel output mode.  <a href="group__dp__v6__0.html#gaf1f7f2a7d3afa17d302d5accb186539b">More...</a><br /></td></tr>
<tr class="separator:gaf1f7f2a7d3afa17d302d5accb186539b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc6c1f3f3ea094eff5dbefe6962fd20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaedc6c1f3f3ea094eff5dbefe6962fd20">XDP_RX_INTERRUPT_MASK_VM_CHANGE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaedc6c1f3f3ea094eff5dbefe6962fd20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a resolution change, as detected from the MSA fields.  <a href="group__dp__v6__0.html#gaedc6c1f3f3ea094eff5dbefe6962fd20">More...</a><br /></td></tr>
<tr class="separator:gaedc6c1f3f3ea094eff5dbefe6962fd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7512aacb33e253fd7330fd0da0663f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2d7512aacb33e253fd7330fd0da0663f">XDP_RX_INTERRUPT_MASK_POWER_STATE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga2d7512aacb33e253fd7330fd0da0663f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a power state change.  <a href="group__dp__v6__0.html#ga2d7512aacb33e253fd7330fd0da0663f">More...</a><br /></td></tr>
<tr class="separator:ga2d7512aacb33e253fd7330fd0da0663f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec2ba7ee42ae6c6481608acfac6d07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1ec2ba7ee42ae6c6481608acfac6d07f">XDP_RX_INTERRUPT_MASK_NO_VIDEO_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga1ec2ba7ee42ae6c6481608acfac6d07f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for the no-video condition being detected after active video received.  <a href="group__dp__v6__0.html#ga1ec2ba7ee42ae6c6481608acfac6d07f">More...</a><br /></td></tr>
<tr class="separator:ga1ec2ba7ee42ae6c6481608acfac6d07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a3e2d70a04302d0a815d1ec66e4f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga72a3e2d70a04302d0a815d1ec66e4f63">XDP_RX_INTERRUPT_MASK_VBLANK_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga72a3e2d70a04302d0a815d1ec66e4f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for the start of the blanking interval.  <a href="group__dp__v6__0.html#ga72a3e2d70a04302d0a815d1ec66e4f63">More...</a><br /></td></tr>
<tr class="separator:ga72a3e2d70a04302d0a815d1ec66e4f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805aee6b058ab48908798d03672160b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga805aee6b058ab48908798d03672160b8">XDP_RX_INTERRUPT_MASK_TRAINING_LOST_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga805aee6b058ab48908798d03672160b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for training loss on active lanes.  <a href="group__dp__v6__0.html#ga805aee6b058ab48908798d03672160b8">More...</a><br /></td></tr>
<tr class="separator:ga805aee6b058ab48908798d03672160b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518940e176e984b3d5c930f3fa03a3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga518940e176e984b3d5c930f3fa03a3b6">XDP_RX_INTERRUPT_MASK_VIDEO_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga518940e176e984b3d5c930f3fa03a3b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a valid video frame being detected on the main link.  <a href="group__dp__v6__0.html#ga518940e176e984b3d5c930f3fa03a3b6">More...</a><br /></td></tr>
<tr class="separator:ga518940e176e984b3d5c930f3fa03a3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8ea209d5dfdc969f0fd0e332887827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaa8ea209d5dfdc969f0fd0e332887827">XDP_RX_INTERRUPT_MASK_INFO_PKT_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:gaaa8ea209d5dfdc969f0fd0e332887827"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for an audio info packet being received.  <a href="group__dp__v6__0.html#gaaa8ea209d5dfdc969f0fd0e332887827">More...</a><br /></td></tr>
<tr class="separator:gaaa8ea209d5dfdc969f0fd0e332887827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de53d1546d76c3547e059043c4063ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7de53d1546d76c3547e059043c4063ca">XDP_RX_INTERRUPT_MASK_EXT_PKT_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga7de53d1546d76c3547e059043c4063ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for an audio extension packet being received.  <a href="group__dp__v6__0.html#ga7de53d1546d76c3547e059043c4063ca">More...</a><br /></td></tr>
<tr class="separator:ga7de53d1546d76c3547e059043c4063ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedba18ee49671d48bf62ebbf44d7abc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaedba18ee49671d48bf62ebbf44d7abc7">XDP_RX_INTERRUPT_MASK_VCP_ALLOC_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:gaedba18ee49671d48bf62ebbf44d7abc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a virtual channel payload being allocated.  <a href="group__dp__v6__0.html#gaedba18ee49671d48bf62ebbf44d7abc7">More...</a><br /></td></tr>
<tr class="separator:gaedba18ee49671d48bf62ebbf44d7abc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99f5f4a223645c4257791f706489e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad99f5f4a223645c4257791f706489e87">XDP_RX_INTERRUPT_MASK_VCP_DEALLOC_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:gad99f5f4a223645c4257791f706489e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a virtual channel payload being allocated.  <a href="group__dp__v6__0.html#gad99f5f4a223645c4257791f706489e87">More...</a><br /></td></tr>
<tr class="separator:gad99f5f4a223645c4257791f706489e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9628fdd1d7da3b365459c36833daafda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9628fdd1d7da3b365459c36833daafda">XDP_RX_INTERRUPT_MASK_DOWN_REPLY_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga9628fdd1d7da3b365459c36833daafda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a downstream reply being ready.  <a href="group__dp__v6__0.html#ga9628fdd1d7da3b365459c36833daafda">More...</a><br /></td></tr>
<tr class="separator:ga9628fdd1d7da3b365459c36833daafda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24eb07ee82882cd4e4e81c64b74fce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae24eb07ee82882cd4e4e81c64b74fce1">XDP_RX_INTERRUPT_MASK_DOWN_REQUEST_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gae24eb07ee82882cd4e4e81c64b74fce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a downstream request being ready.  <a href="group__dp__v6__0.html#gae24eb07ee82882cd4e4e81c64b74fce1">More...</a><br /></td></tr>
<tr class="separator:gae24eb07ee82882cd4e4e81c64b74fce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa111ab75790a9774e078ae90150e4688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa111ab75790a9774e078ae90150e4688">XDP_RX_INTERRUPT_MASK_TRAINING_DONE_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:gaa111ab75790a9774e078ae90150e4688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for link training completion.  <a href="group__dp__v6__0.html#gaa111ab75790a9774e078ae90150e4688">More...</a><br /></td></tr>
<tr class="separator:gaa111ab75790a9774e078ae90150e4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341237b436fbb56c56d2463d80063766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga341237b436fbb56c56d2463d80063766">XDP_RX_INTERRUPT_MASK_BW_CHANGE_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ga341237b436fbb56c56d2463d80063766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a change in bandwidth.  <a href="group__dp__v6__0.html#ga341237b436fbb56c56d2463d80063766">More...</a><br /></td></tr>
<tr class="separator:ga341237b436fbb56c56d2463d80063766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16801582a15a01038649065aeadf59fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga16801582a15a01038649065aeadf59fa">XDP_RX_INTERRUPT_MASK_TP1_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga16801582a15a01038649065aeadf59fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for start of training pattern 1.  <a href="group__dp__v6__0.html#ga16801582a15a01038649065aeadf59fa">More...</a><br /></td></tr>
<tr class="separator:ga16801582a15a01038649065aeadf59fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa488468290aad055456ac075c34e115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaa488468290aad055456ac075c34e115">XDP_RX_INTERRUPT_MASK_TP2_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:gaaa488468290aad055456ac075c34e115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for start of training pattern 2.  <a href="group__dp__v6__0.html#gaaa488468290aad055456ac075c34e115">More...</a><br /></td></tr>
<tr class="separator:gaaa488468290aad055456ac075c34e115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cb22ee61a80bf3f036515f1bf9571d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa6cb22ee61a80bf3f036515f1bf9571d">XDP_RX_INTERRUPT_MASK_TP3_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:gaa6cb22ee61a80bf3f036515f1bf9571d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for start of training pattern 3.  <a href="group__dp__v6__0.html#gaa6cb22ee61a80bf3f036515f1bf9571d">More...</a><br /></td></tr>
<tr class="separator:gaa6cb22ee61a80bf3f036515f1bf9571d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110569356dab37f6a5a4cd9f6a15ed1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga110569356dab37f6a5a4cd9f6a15ed1a">XDP_RX_INTERRUPT_MASK_HDCP_DEBUG_WRITE_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:ga110569356dab37f6a5a4cd9f6a15ed1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt for a write to any HDCP debug register.  <a href="group__dp__v6__0.html#ga110569356dab37f6a5a4cd9f6a15ed1a">More...</a><br /></td></tr>
<tr class="separator:ga110569356dab37f6a5a4cd9f6a15ed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30beeb196765529b6aad4c7304cc62a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga30beeb196765529b6aad4c7304cc62a8">XDP_RX_INTERRUPT_MASK_HDCP_AKSV_WRITE_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga30beeb196765529b6aad4c7304cc62a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt for a write to the HDCP AKSV MSB register.  <a href="group__dp__v6__0.html#ga30beeb196765529b6aad4c7304cc62a8">More...</a><br /></td></tr>
<tr class="separator:ga30beeb196765529b6aad4c7304cc62a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7730d2109533b7d572c1d23273fc92bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7730d2109533b7d572c1d23273fc92bc">XDP_RX_INTERRUPT_MASK_HDCP_AN_WRITE_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga7730d2109533b7d572c1d23273fc92bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt for a write to the HDCP An MSB register.  <a href="group__dp__v6__0.html#ga7730d2109533b7d572c1d23273fc92bc">More...</a><br /></td></tr>
<tr class="separator:ga7730d2109533b7d572c1d23273fc92bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b643d8e6bd8f6d7832944d5942e471e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2b643d8e6bd8f6d7832944d5942e471e">XDP_RX_INTERRUPT_MASK_HDCP_AINFO_WRITE_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:ga2b643d8e6bd8f6d7832944d5942e471e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt for a write to the HDCP AInfo register.  <a href="group__dp__v6__0.html#ga2b643d8e6bd8f6d7832944d5942e471e">More...</a><br /></td></tr>
<tr class="separator:ga2b643d8e6bd8f6d7832944d5942e471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656d450c0d0601f0de28ed9c7ab2ab0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga656d450c0d0601f0de28ed9c7ab2ab0d">XDP_RX_INTERRUPT_MASK_HDCP_RO_READ_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:ga656d450c0d0601f0de28ed9c7ab2ab0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt for a read of the HDCP Ro register.  <a href="group__dp__v6__0.html#ga656d450c0d0601f0de28ed9c7ab2ab0d">More...</a><br /></td></tr>
<tr class="separator:ga656d450c0d0601f0de28ed9c7ab2ab0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e210d04bd765bfe7d698e29ff143e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2e210d04bd765bfe7d698e29ff143e8c">XDP_RX_INTERRUPT_MASK_HDCP_BINFO_READ_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="memdesc:ga2e210d04bd765bfe7d698e29ff143e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt for a read of the HDCP BInfo register.  <a href="group__dp__v6__0.html#ga2e210d04bd765bfe7d698e29ff143e8c">More...</a><br /></td></tr>
<tr class="separator:ga2e210d04bd765bfe7d698e29ff143e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2add807e57f8bf2906118c7d122991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabb2add807e57f8bf2906118c7d122991">XDP_RX_INTERRUPT_MASK_AUDIO_OVER_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:gabb2add807e57f8bf2906118c7d122991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion caused for an audio packet overflow.  <a href="group__dp__v6__0.html#gabb2add807e57f8bf2906118c7d122991">More...</a><br /></td></tr>
<tr class="separator:gabb2add807e57f8bf2906118c7d122991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44014c28b2a4231e83fc90e5da6f983c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga44014c28b2a4231e83fc90e5da6f983c">XDP_RX_INTERRUPT_MASK_PAYLOAD_ALLOC_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga44014c28b2a4231e83fc90e5da6f983c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for the RX's DPCD payload allocation registers that have been updated as part of (de-)allocation or partial deletion.  <a href="group__dp__v6__0.html#ga44014c28b2a4231e83fc90e5da6f983c">More...</a><br /></td></tr>
<tr class="separator:ga44014c28b2a4231e83fc90e5da6f983c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8407c47fc819030fa165ab23fc65b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab8407c47fc819030fa165ab23fc65b98">XDP_RX_INTERRUPT_MASK_ACT_RX_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:gab8407c47fc819030fa165ab23fc65b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for the ACT sequence being received.  <a href="group__dp__v6__0.html#gab8407c47fc819030fa165ab23fc65b98">More...</a><br /></td></tr>
<tr class="separator:gab8407c47fc819030fa165ab23fc65b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535259ff92c48713ac27f3e8b459d7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga535259ff92c48713ac27f3e8b459d7fe">XDP_RX_INTERRUPT_MASK_CRC_TEST_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga535259ff92c48713ac27f3e8b459d7fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for the start of a CRC test.  <a href="group__dp__v6__0.html#ga535259ff92c48713ac27f3e8b459d7fe">More...</a><br /></td></tr>
<tr class="separator:ga535259ff92c48713ac27f3e8b459d7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0722aa23fe057eb64144308620469e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaba0722aa23fe057eb64144308620469e">XDP_RX_INTERRUPT_MASK_UNPLUG_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaba0722aa23fe057eb64144308620469e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the unplug event interrupt.  <a href="group__dp__v6__0.html#gaba0722aa23fe057eb64144308620469e">More...</a><br /></td></tr>
<tr class="separator:gaba0722aa23fe057eb64144308620469e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddac78ecf47725e0000593ed0b704d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9ddac78ecf47725e0000593ed0b704d7">XDP_RX_INTERRUPT_MASK_ALL_MASK</a>&#160;&#160;&#160;0xF9FFFFFF</td></tr>
<tr class="memdesc:ga9ddac78ecf47725e0000593ed0b704d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask all interrupts.  <a href="group__dp__v6__0.html#ga9ddac78ecf47725e0000593ed0b704d7">More...</a><br /></td></tr>
<tr class="separator:ga9ddac78ecf47725e0000593ed0b704d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f6560d50ae154651ed30e6f2ebbfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga69f6560d50ae154651ed30e6f2ebbfe3">XDP_RX_MISC_CTRL_USE_FILT_MSA_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga69f6560d50ae154651ed30e6f2ebbfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, two matching values must be detected for each field of the MSA values before the associated register is updated internally.  <a href="group__dp__v6__0.html#ga69f6560d50ae154651ed30e6f2ebbfe3">More...</a><br /></td></tr>
<tr class="separator:ga69f6560d50ae154651ed30e6f2ebbfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcde525b462101fdc78bbaeb1c66d487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadcde525b462101fdc78bbaeb1c66d487">XDP_RX_MISC_CTRL_LONG_I2C_USE_DEFER_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gadcde525b462101fdc78bbaeb1c66d487"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, the long I2C write data transfers are responded to using DEFER instead of partial ACKs.  <a href="group__dp__v6__0.html#gadcde525b462101fdc78bbaeb1c66d487">More...</a><br /></td></tr>
<tr class="separator:gadcde525b462101fdc78bbaeb1c66d487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd5ef2e4c25a03a04f555def79ab9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6dd5ef2e4c25a03a04f555def79ab9c4">XDP_RX_MISC_CTRL_I2C_USE_AUX_DEFER_MASK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga6dd5ef2e4c25a03a04f555def79ab9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, I2C DEFERs will be sent as AUX DEFERs to the source device.  <a href="group__dp__v6__0.html#ga6dd5ef2e4c25a03a04f555def79ab9c4">More...</a><br /></td></tr>
<tr class="separator:ga6dd5ef2e4c25a03a04f555def79ab9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aef2d2458395628c9012acf33b56ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac7aef2d2458395628c9012acf33b56ab">XDP_RX_SOFT_RESET_VIDEO_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gac7aef2d2458395628c9012acf33b56ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the video logic.  <a href="group__dp__v6__0.html#gac7aef2d2458395628c9012acf33b56ab">More...</a><br /></td></tr>
<tr class="separator:gac7aef2d2458395628c9012acf33b56ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79aa1b703b8774488418280175b0b605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga79aa1b703b8774488418280175b0b605">XDP_RX_SOFT_RESET_AUX_MASK</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ga79aa1b703b8774488418280175b0b605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the AUX logic.  <a href="group__dp__v6__0.html#ga79aa1b703b8774488418280175b0b605">More...</a><br /></td></tr>
<tr class="separator:ga79aa1b703b8774488418280175b0b605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251cf0cc450568f608dc090fadcde6b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga251cf0cc450568f608dc090fadcde6b1">XDP_RX_HPD_INTERRUPT_ASSERT_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga251cf0cc450568f608dc090fadcde6b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructs the RX core to assert an interrupt to the TX using the HPD signal.  <a href="group__dp__v6__0.html#ga251cf0cc450568f608dc090fadcde6b1">More...</a><br /></td></tr>
<tr class="separator:ga251cf0cc450568f608dc090fadcde6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab110a6bf2a2fcaead69b8b30dd596622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab110a6bf2a2fcaead69b8b30dd596622">XDP_RX_HPD_INTERRUPT_LENGTH_US_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:gab110a6bf2a2fcaead69b8b30dd596622"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length of the HPD pulse to generate (in microseconds).  <a href="group__dp__v6__0.html#gab110a6bf2a2fcaead69b8b30dd596622">More...</a><br /></td></tr>
<tr class="separator:gab110a6bf2a2fcaead69b8b30dd596622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fb949ff36369bfb502b5077d1fd7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab3fb949ff36369bfb502b5077d1fd7b2">XDP_RX_HPD_INTERRUPT_LENGTH_US_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab3fb949ff36369bfb502b5077d1fd7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for the HPD pulse length.  <a href="group__dp__v6__0.html#gab3fb949ff36369bfb502b5077d1fd7b2">More...</a><br /></td></tr>
<tr class="separator:gab3fb949ff36369bfb502b5077d1fd7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208a27e5f3b9580663299b083cbe0bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga208a27e5f3b9580663299b083cbe0bad">XDP_RX_INTERRUPT_CAUSE_VM_CHANGE_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gaedc6c1f3f3ea094eff5dbefe6962fd20">XDP_RX_INTERRUPT_MASK_VM_CHANGE_MASK</a></td></tr>
<tr class="memdesc:ga208a27e5f3b9580663299b083cbe0bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a resolution change, as detected from the MSA fields.  <a href="group__dp__v6__0.html#ga208a27e5f3b9580663299b083cbe0bad">More...</a><br /></td></tr>
<tr class="separator:ga208a27e5f3b9580663299b083cbe0bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228f0a4558b3ac2b4508bfe818130d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga228f0a4558b3ac2b4508bfe818130d59">XDP_RX_INTERRUPT_CAUSE_POWER_STATE_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga2d7512aacb33e253fd7330fd0da0663f">XDP_RX_INTERRUPT_MASK_POWER_STATE_MASK</a></td></tr>
<tr class="memdesc:ga228f0a4558b3ac2b4508bfe818130d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a power state change.  <a href="group__dp__v6__0.html#ga228f0a4558b3ac2b4508bfe818130d59">More...</a><br /></td></tr>
<tr class="separator:ga228f0a4558b3ac2b4508bfe818130d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a89ee542d4d83f17d50086fffdc1c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9a89ee542d4d83f17d50086fffdc1c40">XDP_RX_INTERRUPT_CAUSE_NO_VIDEO_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga1ec2ba7ee42ae6c6481608acfac6d07f">XDP_RX_INTERRUPT_MASK_NO_VIDEO_MASK</a></td></tr>
<tr class="memdesc:ga9a89ee542d4d83f17d50086fffdc1c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the no-video condition being detected after active video received.  <a href="group__dp__v6__0.html#ga9a89ee542d4d83f17d50086fffdc1c40">More...</a><br /></td></tr>
<tr class="separator:ga9a89ee542d4d83f17d50086fffdc1c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70589f8a77530b81a295e78395df660a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga70589f8a77530b81a295e78395df660a">XDP_RX_INTERRUPT_CAUSE_VBLANK_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga72a3e2d70a04302d0a815d1ec66e4f63">XDP_RX_INTERRUPT_MASK_VBLANK_MASK</a></td></tr>
<tr class="memdesc:ga70589f8a77530b81a295e78395df660a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the start of the blanking interval.  <a href="group__dp__v6__0.html#ga70589f8a77530b81a295e78395df660a">More...</a><br /></td></tr>
<tr class="separator:ga70589f8a77530b81a295e78395df660a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0742fedcacdea9107f32f10942bdf564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0742fedcacdea9107f32f10942bdf564">XDP_RX_INTERRUPT_CAUSE_TRAINING_LOST_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga805aee6b058ab48908798d03672160b8">XDP_RX_INTERRUPT_MASK_TRAINING_LOST_MASK</a></td></tr>
<tr class="memdesc:ga0742fedcacdea9107f32f10942bdf564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by training loss on active lanes.  <a href="group__dp__v6__0.html#ga0742fedcacdea9107f32f10942bdf564">More...</a><br /></td></tr>
<tr class="separator:ga0742fedcacdea9107f32f10942bdf564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82814bbe9d66dcaa4380fe73d181717d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga82814bbe9d66dcaa4380fe73d181717d">XDP_RX_INTERRUPT_CAUSE_VIDEO_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga518940e176e984b3d5c930f3fa03a3b6">XDP_RX_INTERRUPT_MASK_VIDEO_MASK</a></td></tr>
<tr class="memdesc:ga82814bbe9d66dcaa4380fe73d181717d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a valid video frame being detected on the main link.  <a href="group__dp__v6__0.html#ga82814bbe9d66dcaa4380fe73d181717d">More...</a><br /></td></tr>
<tr class="separator:ga82814bbe9d66dcaa4380fe73d181717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032a0d72b3f702c4119f4222cf379719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga032a0d72b3f702c4119f4222cf379719">XDP_RX_INTERRUPT_CAUSE_INFO_PKT_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gaaa8ea209d5dfdc969f0fd0e332887827">XDP_RX_INTERRUPT_MASK_INFO_PKT_MASK</a></td></tr>
<tr class="memdesc:ga032a0d72b3f702c4119f4222cf379719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by an audio info packet being received.  <a href="group__dp__v6__0.html#ga032a0d72b3f702c4119f4222cf379719">More...</a><br /></td></tr>
<tr class="separator:ga032a0d72b3f702c4119f4222cf379719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93b02ffa853fc116f25c99c1f95d057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf93b02ffa853fc116f25c99c1f95d057">XDP_RX_INTERRUPT_CAUSE_EXT_PKT_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga7de53d1546d76c3547e059043c4063ca">XDP_RX_INTERRUPT_MASK_EXT_PKT_MASK</a></td></tr>
<tr class="memdesc:gaf93b02ffa853fc116f25c99c1f95d057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by an audio extension packet being received.  <a href="group__dp__v6__0.html#gaf93b02ffa853fc116f25c99c1f95d057">More...</a><br /></td></tr>
<tr class="separator:gaf93b02ffa853fc116f25c99c1f95d057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795a44b84523c0c571b4a681ac11b124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga795a44b84523c0c571b4a681ac11b124">XDP_RX_INTERRUPT_CAUSE_VCP_ALLOC_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gaedba18ee49671d48bf62ebbf44d7abc7">XDP_RX_INTERRUPT_MASK_VCP_ALLOC_MASK</a></td></tr>
<tr class="memdesc:ga795a44b84523c0c571b4a681ac11b124"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a virtual channel payload being allocated.  <a href="group__dp__v6__0.html#ga795a44b84523c0c571b4a681ac11b124">More...</a><br /></td></tr>
<tr class="separator:ga795a44b84523c0c571b4a681ac11b124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae505ba5f880fd7386ebeee2937b98f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae505ba5f880fd7386ebeee2937b98f76">XDP_RX_INTERRUPT_CAUSE_VCP_DEALLOC_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gad99f5f4a223645c4257791f706489e87">XDP_RX_INTERRUPT_MASK_VCP_DEALLOC_MASK</a></td></tr>
<tr class="memdesc:gae505ba5f880fd7386ebeee2937b98f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a virtual channel payload being allocated.  <a href="group__dp__v6__0.html#gae505ba5f880fd7386ebeee2937b98f76">More...</a><br /></td></tr>
<tr class="separator:gae505ba5f880fd7386ebeee2937b98f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6a65b3dcaff77dcb634a2eb3ce1352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaa6a65b3dcaff77dcb634a2eb3ce1352">XDP_RX_INTERRUPT_CAUSE_DOWN_REPLY_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga9628fdd1d7da3b365459c36833daafda">XDP_RX_INTERRUPT_MASK_DOWN_REPLY_MASK</a></td></tr>
<tr class="memdesc:gaaa6a65b3dcaff77dcb634a2eb3ce1352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a downstream reply being ready.  <a href="group__dp__v6__0.html#gaaa6a65b3dcaff77dcb634a2eb3ce1352">More...</a><br /></td></tr>
<tr class="separator:gaaa6a65b3dcaff77dcb634a2eb3ce1352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8a4c89a11c0d4c04310ec8b84bc7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8b8a4c89a11c0d4c04310ec8b84bc7a5">XDP_RX_INTERRUPT_CAUSE_DOWN_REQUEST_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gae24eb07ee82882cd4e4e81c64b74fce1">XDP_RX_INTERRUPT_MASK_DOWN_REQUEST_MASK</a></td></tr>
<tr class="memdesc:ga8b8a4c89a11c0d4c04310ec8b84bc7a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a downstream request being ready.  <a href="group__dp__v6__0.html#ga8b8a4c89a11c0d4c04310ec8b84bc7a5">More...</a><br /></td></tr>
<tr class="separator:ga8b8a4c89a11c0d4c04310ec8b84bc7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b68ede3826dcb8d75040ab5efc0c603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9b68ede3826dcb8d75040ab5efc0c603">XDP_RX_INTERRUPT_CAUSE_TRAINING_DONE_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gaa111ab75790a9774e078ae90150e4688">XDP_RX_INTERRUPT_MASK_TRAINING_DONE_MASK</a></td></tr>
<tr class="memdesc:ga9b68ede3826dcb8d75040ab5efc0c603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by link training completion.  <a href="group__dp__v6__0.html#ga9b68ede3826dcb8d75040ab5efc0c603">More...</a><br /></td></tr>
<tr class="separator:ga9b68ede3826dcb8d75040ab5efc0c603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7669fea2f8ca1b2e64aca94e65cfbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gacb7669fea2f8ca1b2e64aca94e65cfbb">XDP_RX_INTERRUPT_CAUSE_BW_CHANGE_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga341237b436fbb56c56d2463d80063766">XDP_RX_INTERRUPT_MASK_BW_CHANGE_MASK</a></td></tr>
<tr class="memdesc:gacb7669fea2f8ca1b2e64aca94e65cfbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a change in bandwidth.  <a href="group__dp__v6__0.html#gacb7669fea2f8ca1b2e64aca94e65cfbb">More...</a><br /></td></tr>
<tr class="separator:gacb7669fea2f8ca1b2e64aca94e65cfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753cece81e24040b49aab81b59c9cc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga753cece81e24040b49aab81b59c9cc66">XDP_RX_INTERRUPT_CAUSE_TP1_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga16801582a15a01038649065aeadf59fa">XDP_RX_INTERRUPT_MASK_TP1_MASK</a></td></tr>
<tr class="memdesc:ga753cece81e24040b49aab81b59c9cc66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the start of training pattern 1.  <a href="group__dp__v6__0.html#ga753cece81e24040b49aab81b59c9cc66">More...</a><br /></td></tr>
<tr class="separator:ga753cece81e24040b49aab81b59c9cc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155764c86760f9cd4a8f021a4934987b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga155764c86760f9cd4a8f021a4934987b">XDP_RX_INTERRUPT_CAUSE_TP2_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gaaa488468290aad055456ac075c34e115">XDP_RX_INTERRUPT_MASK_TP2_MASK</a></td></tr>
<tr class="memdesc:ga155764c86760f9cd4a8f021a4934987b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the start of training pattern 2.  <a href="group__dp__v6__0.html#ga155764c86760f9cd4a8f021a4934987b">More...</a><br /></td></tr>
<tr class="separator:ga155764c86760f9cd4a8f021a4934987b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d43aa31b55fc595183dbf99336a7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga31d43aa31b55fc595183dbf99336a7b5">XDP_RX_INTERRUPT_CAUSE_TP3_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gaa6cb22ee61a80bf3f036515f1bf9571d">XDP_RX_INTERRUPT_MASK_TP3_MASK</a></td></tr>
<tr class="memdesc:ga31d43aa31b55fc595183dbf99336a7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the start of training pattern 3.  <a href="group__dp__v6__0.html#ga31d43aa31b55fc595183dbf99336a7b5">More...</a><br /></td></tr>
<tr class="separator:ga31d43aa31b55fc595183dbf99336a7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40ead6b51d0aad59b7e5f1efa4fd0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa40ead6b51d0aad59b7e5f1efa4fd0c6">XDP_RX_INTERRUPT_CAUSE_AUDIO_OVER_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gabb2add807e57f8bf2906118c7d122991">XDP_RX_INTERRUPT_MASK_AUDIO_OVER_MASK</a></td></tr>
<tr class="memdesc:gaa40ead6b51d0aad59b7e5f1efa4fd0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by an audio packet overflow.  <a href="group__dp__v6__0.html#gaa40ead6b51d0aad59b7e5f1efa4fd0c6">More...</a><br /></td></tr>
<tr class="separator:gaa40ead6b51d0aad59b7e5f1efa4fd0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38bb21d1ef681deb1379621da20e6165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga38bb21d1ef681deb1379621da20e6165">XDP_RX_INTERRUPT_CAUSE_PAYLOAD_ALLOC_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga44014c28b2a4231e83fc90e5da6f983c">XDP_RX_INTERRUPT_MASK_PAYLOAD_ALLOC_MASK</a></td></tr>
<tr class="memdesc:ga38bb21d1ef681deb1379621da20e6165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the RX's DPCD payload allocation registers has been updated as part of (de-)allocation or partial deletion.  <a href="group__dp__v6__0.html#ga38bb21d1ef681deb1379621da20e6165">More...</a><br /></td></tr>
<tr class="separator:ga38bb21d1ef681deb1379621da20e6165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15c86b44be8ba101dfa6d3804f56f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac15c86b44be8ba101dfa6d3804f56f4a">XDP_RX_INTERRUPT_CAUSE_ACT_RX_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gab8407c47fc819030fa165ab23fc65b98">XDP_RX_INTERRUPT_MASK_ACT_RX_MASK</a></td></tr>
<tr class="memdesc:gac15c86b44be8ba101dfa6d3804f56f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the ACT sequence being received.  <a href="group__dp__v6__0.html#gac15c86b44be8ba101dfa6d3804f56f4a">More...</a><br /></td></tr>
<tr class="separator:gac15c86b44be8ba101dfa6d3804f56f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c6a456a1486d40c45b8445214e92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0d6c6a456a1486d40c45b8445214e92d">XDP_RX_INTERRUPT_CAUSE_CRC_TEST_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#ga535259ff92c48713ac27f3e8b459d7fe">XDP_RX_INTERRUPT_MASK_CRC_TEST_MASK</a></td></tr>
<tr class="memdesc:ga0d6c6a456a1486d40c45b8445214e92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the start of a CRC test.  <a href="group__dp__v6__0.html#ga0d6c6a456a1486d40c45b8445214e92d">More...</a><br /></td></tr>
<tr class="separator:ga0d6c6a456a1486d40c45b8445214e92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4df5aafde7fa1c544851b0c8fb9fb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf4df5aafde7fa1c544851b0c8fb9fb34">XDP_RX_INTERRUPT_CAUSE_UNPLUG_MASK</a>&#160;&#160;&#160;<a class="el" href="group__dp__v6__0.html#gaba0722aa23fe057eb64144308620469e">XDP_RX_INTERRUPT_MASK_UNPLUG_MASK</a></td></tr>
<tr class="memdesc:gaf4df5aafde7fa1c544851b0c8fb9fb34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the an unplug event.  <a href="group__dp__v6__0.html#gaf4df5aafde7fa1c544851b0c8fb9fb34">More...</a><br /></td></tr>
<tr class="separator:gaf4df5aafde7fa1c544851b0c8fb9fb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b24f8e599898abb1318b286bf662b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9b24f8e599898abb1318b286bf662b81">XDP_RX_INTERRUPT_MASK_1_EXT_PKT_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;(0x00001 &lt;&lt; ((Stream - 2) * 6))</td></tr>
<tr class="memdesc:ga9b24f8e599898abb1318b286bf662b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for an audio extension packet being received for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#ga9b24f8e599898abb1318b286bf662b81">More...</a><br /></td></tr>
<tr class="separator:ga9b24f8e599898abb1318b286bf662b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd2062272cc3a2521f364aa74c8b14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5cd2062272cc3a2521f364aa74c8b14d">XDP_RX_INTERRUPT_MASK_1_INFO_PKT_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;(0x00002 &lt;&lt; ((Stream - 2) * 6))</td></tr>
<tr class="memdesc:ga5cd2062272cc3a2521f364aa74c8b14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for an audio info packet being received for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#ga5cd2062272cc3a2521f364aa74c8b14d">More...</a><br /></td></tr>
<tr class="separator:ga5cd2062272cc3a2521f364aa74c8b14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2c76ab9cc786dea1ddaedc9617999f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1a2c76ab9cc786dea1ddaedc9617999f">XDP_RX_INTERRUPT_MASK_1_VM_CHANGE_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;(0x00004 &lt;&lt; ((Stream - 2) * 6))</td></tr>
<tr class="memdesc:ga1a2c76ab9cc786dea1ddaedc9617999f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a resolution change, as detected from the MSA fields for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#ga1a2c76ab9cc786dea1ddaedc9617999f">More...</a><br /></td></tr>
<tr class="separator:ga1a2c76ab9cc786dea1ddaedc9617999f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af810c10102f5c518032cc7ebe8ecf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3af810c10102f5c518032cc7ebe8ecf8">XDP_RX_INTERRUPT_MASK_1_NO_VIDEO_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;(0x00008 &lt;&lt; ((Stream - 2) * 6))</td></tr>
<tr class="memdesc:ga3af810c10102f5c518032cc7ebe8ecf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for the no-video condition being detected after active video received for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#ga3af810c10102f5c518032cc7ebe8ecf8">More...</a><br /></td></tr>
<tr class="separator:ga3af810c10102f5c518032cc7ebe8ecf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6233df46fdc1563606182eaac6fefc9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6233df46fdc1563606182eaac6fefc9c">XDP_RX_INTERRUPT_MASK_1_VBLANK_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;(0x00010 &lt;&lt; ((Stream - 2) * 6))</td></tr>
<tr class="memdesc:ga6233df46fdc1563606182eaac6fefc9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for the start of the blanking interval for stream 2, 3, or.  <a href="group__dp__v6__0.html#ga6233df46fdc1563606182eaac6fefc9c">More...</a><br /></td></tr>
<tr class="separator:ga6233df46fdc1563606182eaac6fefc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e487b680a24926c77a21903d2098753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8e487b680a24926c77a21903d2098753">XDP_RX_INTERRUPT_MASK_1_VIDEO_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;(0x00020 &lt;&lt; ((Stream - 2) * 6))</td></tr>
<tr class="memdesc:ga8e487b680a24926c77a21903d2098753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask the interrupt assertion for a valid video frame being detected on the main link for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#ga8e487b680a24926c77a21903d2098753">More...</a><br /></td></tr>
<tr class="separator:ga8e487b680a24926c77a21903d2098753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97b2d921564ea70d6ed1682101afa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae97b2d921564ea70d6ed1682101afa0a">XDP_RX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;XDP_RX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK(Stream)</td></tr>
<tr class="memdesc:gae97b2d921564ea70d6ed1682101afa0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by an audio extension packet being received for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#gae97b2d921564ea70d6ed1682101afa0a">More...</a><br /></td></tr>
<tr class="separator:gae97b2d921564ea70d6ed1682101afa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78d1969f8d0edcf8b6f2bc8b098eb07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa78d1969f8d0edcf8b6f2bc8b098eb07">XDP_RX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;XDP_RX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK(Stream)</td></tr>
<tr class="memdesc:gaa78d1969f8d0edcf8b6f2bc8b098eb07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by an audio info packet being received for stream 2, 3, or.  <a href="group__dp__v6__0.html#gaa78d1969f8d0edcf8b6f2bc8b098eb07">More...</a><br /></td></tr>
<tr class="separator:gaa78d1969f8d0edcf8b6f2bc8b098eb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ebf5ea5451e0fdea7c90e4b6263471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga97ebf5ea5451e0fdea7c90e4b6263471">XDP_RX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;XDP_RX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK(Stream)</td></tr>
<tr class="memdesc:ga97ebf5ea5451e0fdea7c90e4b6263471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a resolution change, as detected from the MSA fields for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#ga97ebf5ea5451e0fdea7c90e4b6263471">More...</a><br /></td></tr>
<tr class="separator:ga97ebf5ea5451e0fdea7c90e4b6263471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3a97a822e39376a3eef6914d09ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabfc3a97a822e39376a3eef6914d09ddc">XDP_RX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;XDP_RX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK(Stream)</td></tr>
<tr class="memdesc:gabfc3a97a822e39376a3eef6914d09ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the no-video condition being detected after active video received for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#gabfc3a97a822e39376a3eef6914d09ddc">More...</a><br /></td></tr>
<tr class="separator:gabfc3a97a822e39376a3eef6914d09ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946a7f53b3cf6e349177696fc6efaa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga946a7f53b3cf6e349177696fc6efaa20">XDP_RX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;XDP_RX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK(Stream)</td></tr>
<tr class="memdesc:ga946a7f53b3cf6e349177696fc6efaa20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by the start of the blanking interval for stream 2, 3, or.  <a href="group__dp__v6__0.html#ga946a7f53b3cf6e349177696fc6efaa20">More...</a><br /></td></tr>
<tr class="separator:ga946a7f53b3cf6e349177696fc6efaa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745f8ac7c2a27649a46842f76d264e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga745f8ac7c2a27649a46842f76d264e8c">XDP_RX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK</a>(Stream)&#160;&#160;&#160;XDP_RX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK(Stream)</td></tr>
<tr class="memdesc:ga745f8ac7c2a27649a46842f76d264e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt caused by a valid video frame being detected on the main link for stream 2, 3, or 4.  <a href="group__dp__v6__0.html#ga745f8ac7c2a27649a46842f76d264e8c">More...</a><br /></td></tr>
<tr class="separator:ga745f8ac7c2a27649a46842f76d264e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf6529313d83d34c1e3f355bb7b8b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabbf6529313d83d34c1e3f355bb7b8b77">XDP_RX_HSYNC_WIDTH_PULSE_WIDTH_MASK</a>&#160;&#160;&#160;0x00FF</td></tr>
<tr class="memdesc:gabbf6529313d83d34c1e3f355bb7b8b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of clock cycles the horizontal sync pulse is asserted.  <a href="group__dp__v6__0.html#gabbf6529313d83d34c1e3f355bb7b8b77">More...</a><br /></td></tr>
<tr class="separator:gabbf6529313d83d34c1e3f355bb7b8b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e13dba9cee382c467e6a7f353d79e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga06e13dba9cee382c467e6a7f353d79e3">XDP_RX_HSYNC_WIDTH_FRONT_PORCH_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr class="memdesc:ga06e13dba9cee382c467e6a7f353d79e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the number of video clock cycles to place between the last pixel of active data and the start of the horizontal sync pulse (the front porch).  <a href="group__dp__v6__0.html#ga06e13dba9cee382c467e6a7f353d79e3">More...</a><br /></td></tr>
<tr class="separator:ga06e13dba9cee382c467e6a7f353d79e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91f30db530ef50f5dec2db7ec089ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa91f30db530ef50f5dec2db7ec089ff8">XDP_RX_HSYNC_WIDTH_FRONT_PORCH_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaa91f30db530ef50f5dec2db7ec089ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for the front porch.  <a href="group__dp__v6__0.html#gaa91f30db530ef50f5dec2db7ec089ff8">More...</a><br /></td></tr>
<tr class="separator:gaa91f30db530ef50f5dec2db7ec089ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881e9866d79353689d51a335726ce6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga881e9866d79353689d51a335726ce6fa">XDP_RX_MST_ALLOC_VCP_ID_MASK</a>&#160;&#160;&#160;0x00003F</td></tr>
<tr class="memdesc:ga881e9866d79353689d51a335726ce6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The virtual channel payload ID that was issued as part of the most recent ALLOCATE_PAYLOAD down request.  <a href="group__dp__v6__0.html#ga881e9866d79353689d51a335726ce6fa">More...</a><br /></td></tr>
<tr class="separator:ga881e9866d79353689d51a335726ce6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d66e7f99db27cbdf0d2ac05d84bf7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa3d66e7f99db27cbdf0d2ac05d84bf7e">XDP_RX_MST_ALLOC_START_TS_MASK</a>&#160;&#160;&#160;0x003F00</td></tr>
<tr class="memdesc:gaa3d66e7f99db27cbdf0d2ac05d84bf7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The starting time slot that was issued as part of the most recent ALLOCATE_PAYLOAD down request.  <a href="group__dp__v6__0.html#gaa3d66e7f99db27cbdf0d2ac05d84bf7e">More...</a><br /></td></tr>
<tr class="separator:gaa3d66e7f99db27cbdf0d2ac05d84bf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41766de600c39a262647f951421f47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae41766de600c39a262647f951421f47a">XDP_RX_MST_ALLOC_START_TS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gae41766de600c39a262647f951421f47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for the starting time slot.  <a href="group__dp__v6__0.html#gae41766de600c39a262647f951421f47a">More...</a><br /></td></tr>
<tr class="separator:gae41766de600c39a262647f951421f47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee147b1572a7dbd66f8f4464e18e8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafee147b1572a7dbd66f8f4464e18e8ea">XDP_RX_MST_ALLOC_COUNT_TS_MASK</a>&#160;&#160;&#160;0x3F0000</td></tr>
<tr class="memdesc:gafee147b1572a7dbd66f8f4464e18e8ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">The time slot count that was issued as part of part of the most recent ALLOCATE_PAYLOAD down request.  <a href="group__dp__v6__0.html#gafee147b1572a7dbd66f8f4464e18e8ea">More...</a><br /></td></tr>
<tr class="separator:gafee147b1572a7dbd66f8f4464e18e8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bcc6feaf8d58305fffb237e990d941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga98bcc6feaf8d58305fffb237e990d941">XDP_RX_MST_ALLOC_COUNT_TS_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga98bcc6feaf8d58305fffb237e990d941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for the time slot count.  <a href="group__dp__v6__0.html#ga98bcc6feaf8d58305fffb237e990d941">More...</a><br /></td></tr>
<tr class="separator:ga98bcc6feaf8d58305fffb237e990d941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa4d22effa57d185c90664a4462bce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5aa4d22effa57d185c90664a4462bce1">XDP_RX_DEVICE_SERVICE_IRQ_NEW_REMOTE_CMD_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga5aa4d22effa57d185c90664a4462bce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a new command is present in the REMOTE_CMD register.  <a href="group__dp__v6__0.html#ga5aa4d22effa57d185c90664a4462bce1">More...</a><br /></td></tr>
<tr class="separator:ga5aa4d22effa57d185c90664a4462bce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b225a3d1e9cda3a76bcd6c7a84728e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga63b225a3d1e9cda3a76bcd6c7a84728e">XDP_RX_DEVICE_SERVICE_IRQ_SINK_SPECIFIC_IRQ_MASK</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga63b225a3d1e9cda3a76bcd6c7a84728e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reflects the SINK_SPECIFIC_IRQ state.  <a href="group__dp__v6__0.html#ga63b225a3d1e9cda3a76bcd6c7a84728e">More...</a><br /></td></tr>
<tr class="separator:ga63b225a3d1e9cda3a76bcd6c7a84728e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8221f456cd9c15f67bfcbb9306a97cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8221f456cd9c15f67bfcbb9306a97cc9">XDP_RX_DEVICE_SERVICE_IRQ_CP_IRQ_MASK</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga8221f456cd9c15f67bfcbb9306a97cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a CP IRQ event.  <a href="group__dp__v6__0.html#ga8221f456cd9c15f67bfcbb9306a97cc9">More...</a><br /></td></tr>
<tr class="separator:ga8221f456cd9c15f67bfcbb9306a97cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4825838e27f0c16d743dd1c0e2195ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4825838e27f0c16d743dd1c0e2195ca9">XDP_RX_DEVICE_SERVICE_IRQ_NEW_DOWN_REPLY_MASK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga4825838e27f0c16d743dd1c0e2195ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a new DOWN_REPLY buffer message is ready.  <a href="group__dp__v6__0.html#ga4825838e27f0c16d743dd1c0e2195ca9">More...</a><br /></td></tr>
<tr class="separator:ga4825838e27f0c16d743dd1c0e2195ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26ecd995f8f8e966c9aa3d458161b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac26ecd995f8f8e966c9aa3d458161b63">XDP_RX_OVER_LINK_BW_SET_162GBPS</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:gac26ecd995f8f8e966c9aa3d458161b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">1.62 Gbps link rate.  <a href="group__dp__v6__0.html#gac26ecd995f8f8e966c9aa3d458161b63">More...</a><br /></td></tr>
<tr class="separator:gac26ecd995f8f8e966c9aa3d458161b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e5f9ddcd90c5a7664a368fedc269b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab1e5f9ddcd90c5a7664a368fedc269b8">XDP_RX_OVER_LINK_BW_SET_270GBPS</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:gab1e5f9ddcd90c5a7664a368fedc269b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">2.70 Gbps link rate.  <a href="group__dp__v6__0.html#gab1e5f9ddcd90c5a7664a368fedc269b8">More...</a><br /></td></tr>
<tr class="separator:gab1e5f9ddcd90c5a7664a368fedc269b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98ab396dc5716a97e028225834bc604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf98ab396dc5716a97e028225834bc604">XDP_RX_OVER_LINK_BW_SET_540GBPS</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:gaf98ab396dc5716a97e028225834bc604"><td class="mdescLeft">&#160;</td><td class="mdescRight">5.40 Gbps link rate.  <a href="group__dp__v6__0.html#gaf98ab396dc5716a97e028225834bc604">More...</a><br /></td></tr>
<tr class="separator:gaf98ab396dc5716a97e028225834bc604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133d6911ba5c6b977bebbc897546968d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga133d6911ba5c6b977bebbc897546968d">XDP_RX_OVER_LANE_COUNT_SET_MASK</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:ga133d6911ba5c6b977bebbc897546968d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The lane count override value.  <a href="group__dp__v6__0.html#ga133d6911ba5c6b977bebbc897546968d">More...</a><br /></td></tr>
<tr class="separator:ga133d6911ba5c6b977bebbc897546968d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3478b5304292b57996b9e6ec46109dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3478b5304292b57996b9e6ec46109dc9">XDP_RX_OVER_LANE_COUNT_SET_1</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga3478b5304292b57996b9e6ec46109dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane count of 1.  <a href="group__dp__v6__0.html#ga3478b5304292b57996b9e6ec46109dc9">More...</a><br /></td></tr>
<tr class="separator:ga3478b5304292b57996b9e6ec46109dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10df4919dbdfc8bdd5bd61e04f78fd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga10df4919dbdfc8bdd5bd61e04f78fd23">XDP_RX_OVER_LANE_COUNT_SET_2</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga10df4919dbdfc8bdd5bd61e04f78fd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane count of 2.  <a href="group__dp__v6__0.html#ga10df4919dbdfc8bdd5bd61e04f78fd23">More...</a><br /></td></tr>
<tr class="separator:ga10df4919dbdfc8bdd5bd61e04f78fd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca34246eac03211d531aa127a8dad95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2ca34246eac03211d531aa127a8dad95">XDP_RX_OVER_LANE_COUNT_SET_4</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga2ca34246eac03211d531aa127a8dad95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane count of 4.  <a href="group__dp__v6__0.html#ga2ca34246eac03211d531aa127a8dad95">More...</a><br /></td></tr>
<tr class="separator:ga2ca34246eac03211d531aa127a8dad95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01578276b7641275cc7d7c2ee6ad3fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga01578276b7641275cc7d7c2ee6ad3fba">XDP_RX_OVER_LANE_COUNT_SET_TPS3_SUPPORTED_MASK</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga01578276b7641275cc7d7c2ee6ad3fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capability override for training pattern 3.  <a href="group__dp__v6__0.html#ga01578276b7641275cc7d7c2ee6ad3fba">More...</a><br /></td></tr>
<tr class="separator:ga01578276b7641275cc7d7c2ee6ad3fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d35964a851f9e89493ff76d1334958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga68d35964a851f9e89493ff76d1334958">XDP_RX_OVER_LANE_COUNT_SET_ENHANCED_FRAME_CAP_MASK</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ga68d35964a851f9e89493ff76d1334958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capability override for enhanced framing.  <a href="group__dp__v6__0.html#ga68d35964a851f9e89493ff76d1334958">More...</a><br /></td></tr>
<tr class="separator:ga68d35964a851f9e89493ff76d1334958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b3503899607bc44f84b4cb6315bfb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga42b3503899607bc44f84b4cb6315bfb5">XDP_RX_OVER_TP_SET_TP_SELECT_MASK</a>&#160;&#160;&#160;0x0003</td></tr>
<tr class="memdesc:ga42b3503899607bc44f84b4cb6315bfb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Training pattern select override.  <a href="group__dp__v6__0.html#ga42b3503899607bc44f84b4cb6315bfb5">More...</a><br /></td></tr>
<tr class="separator:ga42b3503899607bc44f84b4cb6315bfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94668e59f2cbdfb7802c556a44980a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga94668e59f2cbdfb7802c556a44980a5e">XDP_RX_OVER_TP_SET_LQP_SET_MASK</a>&#160;&#160;&#160;0x000C</td></tr>
<tr class="memdesc:ga94668e59f2cbdfb7802c556a44980a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Link quality pattern set override.  <a href="group__dp__v6__0.html#ga94668e59f2cbdfb7802c556a44980a5e">More...</a><br /></td></tr>
<tr class="separator:ga94668e59f2cbdfb7802c556a44980a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf431a717a1597fbdaadc4e0653c89e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf431a717a1597fbdaadc4e0653c89e7d">XDP_RX_OVER_TP_SET_LQP_SET_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaf431a717a1597fbdaadc4e0653c89e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for link quality pattern set override.  <a href="group__dp__v6__0.html#gaf431a717a1597fbdaadc4e0653c89e7d">More...</a><br /></td></tr>
<tr class="separator:gaf431a717a1597fbdaadc4e0653c89e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a4473f7c644cd1a4c1aac3e4e0c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga28a4473f7c644cd1a4c1aac3e4e0c21b">XDP_RX_OVER_TP_SET_REC_CLK_OUT_EN_MASK</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="memdesc:ga28a4473f7c644cd1a4c1aac3e4e0c21b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recovered clock output enable override.  <a href="group__dp__v6__0.html#ga28a4473f7c644cd1a4c1aac3e4e0c21b">More...</a><br /></td></tr>
<tr class="separator:ga28a4473f7c644cd1a4c1aac3e4e0c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaebe07d4691a0138153bc1a1f535ecfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaebe07d4691a0138153bc1a1f535ecfa">XDP_RX_OVER_TP_SET_SCRAMBLER_DISABLE_MASK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:gaaebe07d4691a0138153bc1a1f535ecfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scrambling disable override.  <a href="group__dp__v6__0.html#gaaebe07d4691a0138153bc1a1f535ecfa">More...</a><br /></td></tr>
<tr class="separator:gaaebe07d4691a0138153bc1a1f535ecfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cc73862d74615104f56bb9a0541c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab0cc73862d74615104f56bb9a0541c63">XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_MASK</a>&#160;&#160;&#160;0x00C0</td></tr>
<tr class="memdesc:gab0cc73862d74615104f56bb9a0541c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol error count override.  <a href="group__dp__v6__0.html#gab0cc73862d74615104f56bb9a0541c63">More...</a><br /></td></tr>
<tr class="separator:gab0cc73862d74615104f56bb9a0541c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa24cebc47fc08ab21d3eb63fb05d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4fa24cebc47fc08ab21d3eb63fb05d12">XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga4fa24cebc47fc08ab21d3eb63fb05d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for symbol error count override.  <a href="group__dp__v6__0.html#ga4fa24cebc47fc08ab21d3eb63fb05d12">More...</a><br /></td></tr>
<tr class="separator:ga4fa24cebc47fc08ab21d3eb63fb05d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e023e29baf35c7aa31860940a17b365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3e023e29baf35c7aa31860940a17b365">XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr class="memdesc:ga3e023e29baf35c7aa31860940a17b365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Training AUX read interval override.  <a href="group__dp__v6__0.html#ga3e023e29baf35c7aa31860940a17b365">More...</a><br /></td></tr>
<tr class="separator:ga3e023e29baf35c7aa31860940a17b365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e795e95f7bd3ca31bd461a3ecb7b5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6e795e95f7bd3ca31bd461a3ecb7b5a6">XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga6e795e95f7bd3ca31bd461a3ecb7b5a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for training AUX read interval override.  <a href="group__dp__v6__0.html#ga6e795e95f7bd3ca31bd461a3ecb7b5a6">More...</a><br /></td></tr>
<tr class="separator:ga6e795e95f7bd3ca31bd461a3ecb7b5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97455e5e723ed90d8f7eed3f5fb0c56b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga97455e5e723ed90d8f7eed3f5fb0c56b">XDP_RX_OVER_TRAINING_LANEX_SET_VS_SET_MASK</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:ga97455e5e723ed90d8f7eed3f5fb0c56b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage swing set override.  <a href="group__dp__v6__0.html#ga97455e5e723ed90d8f7eed3f5fb0c56b">More...</a><br /></td></tr>
<tr class="separator:ga97455e5e723ed90d8f7eed3f5fb0c56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9481e74b31b2a73479c576b8c9428b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab9481e74b31b2a73479c576b8c9428b1">XDP_RX_OVER_TRAINING_LANEX_SET_MAX_VS_MASK</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gab9481e74b31b2a73479c576b8c9428b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum voltage swing override.  <a href="group__dp__v6__0.html#gab9481e74b31b2a73479c576b8c9428b1">More...</a><br /></td></tr>
<tr class="separator:gab9481e74b31b2a73479c576b8c9428b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88f30ca9077b4a2b3a4d0243fe15351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad88f30ca9077b4a2b3a4d0243fe15351">XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_MASK</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:gad88f30ca9077b4a2b3a4d0243fe15351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-emphasis set override.  <a href="group__dp__v6__0.html#gad88f30ca9077b4a2b3a4d0243fe15351">More...</a><br /></td></tr>
<tr class="separator:gad88f30ca9077b4a2b3a4d0243fe15351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1a46f8b9e731dfe736c955bff534a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadc1a46f8b9e731dfe736c955bff534a3">XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gadc1a46f8b9e731dfe736c955bff534a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for pre-emphasis set override.  <a href="group__dp__v6__0.html#gadc1a46f8b9e731dfe736c955bff534a3">More...</a><br /></td></tr>
<tr class="separator:gadc1a46f8b9e731dfe736c955bff534a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999932fa98bd8521bdd314c516bd827d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga999932fa98bd8521bdd314c516bd827d">XDP_RX_OVER_TRAINING_LANEX_SET_MAX_PE_MASK</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga999932fa98bd8521bdd314c516bd827d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum pre-emphasis override.  <a href="group__dp__v6__0.html#ga999932fa98bd8521bdd314c516bd827d">More...</a><br /></td></tr>
<tr class="separator:ga999932fa98bd8521bdd314c516bd827d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e7c16d93387635b7ad9e752911b0bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9e7c16d93387635b7ad9e752911b0bc3">XDP_RX_MST_CAP_ENABLE_MASK</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="memdesc:ga9e7c16d93387635b7ad9e752911b0bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, enables MST mode in the RX, or disables it when 0.  <a href="group__dp__v6__0.html#ga9e7c16d93387635b7ad9e752911b0bc3">More...</a><br /></td></tr>
<tr class="separator:ga9e7c16d93387635b7ad9e752911b0bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0554740108abaace25476fa2da7848b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0554740108abaace25476fa2da7848b5">XDP_RX_MST_CAP_SOFT_VCP_MASK</a>&#160;&#160;&#160;0x002</td></tr>
<tr class="memdesc:ga0554740108abaace25476fa2da7848b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, enables software control over the virtual channel payload table.  <a href="group__dp__v6__0.html#ga0554740108abaace25476fa2da7848b5">More...</a><br /></td></tr>
<tr class="separator:ga0554740108abaace25476fa2da7848b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d1920764e5505b3fdc3912e49fdb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga56d1920764e5505b3fdc3912e49fdb1f">XDP_RX_MST_CAP_OVER_ACT_MASK</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:ga56d1920764e5505b3fdc3912e49fdb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, overrides the ACT trigger.  <a href="group__dp__v6__0.html#ga56d1920764e5505b3fdc3912e49fdb1f">More...</a><br /></td></tr>
<tr class="separator:ga56d1920764e5505b3fdc3912e49fdb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127fce264541a3b19cc8c551e663cb00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga127fce264541a3b19cc8c551e663cb00">XDP_RX_MST_CAP_VCP_UPDATE_MASK</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="memdesc:ga127fce264541a3b19cc8c551e663cb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, indicates to the upstream device that the virtual channel payload table has been updated.  <a href="group__dp__v6__0.html#ga127fce264541a3b19cc8c551e663cb00">More...</a><br /></td></tr>
<tr class="separator:ga127fce264541a3b19cc8c551e663cb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7254a15a708066747cbd2f2659ca8bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7254a15a708066747cbd2f2659ca8bf7">XDP_RX_MST_CAP_VCP_CLEAR_MASK</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:ga7254a15a708066747cbd2f2659ca8bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, clears the virtual channel payload table.  <a href="group__dp__v6__0.html#ga7254a15a708066747cbd2f2659ca8bf7">More...</a><br /></td></tr>
<tr class="separator:ga7254a15a708066747cbd2f2659ca8bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f30a17be1ba447e5485f1f38f66993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga65f30a17be1ba447e5485f1f38f66993">XDP_RX_VERSION_INTER_REV_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:ga65f30a17be1ba447e5485f1f38f66993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal revision.  <a href="group__dp__v6__0.html#ga65f30a17be1ba447e5485f1f38f66993">More...</a><br /></td></tr>
<tr class="separator:ga65f30a17be1ba447e5485f1f38f66993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4e98e57fb3909b610a58735656f6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4e4e98e57fb3909b610a58735656f6f3">XDP_RX_VERSION_CORE_PATCH_MASK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:ga4e4e98e57fb3909b610a58735656f6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core patch details.  <a href="group__dp__v6__0.html#ga4e4e98e57fb3909b610a58735656f6f3">More...</a><br /></td></tr>
<tr class="separator:ga4e4e98e57fb3909b610a58735656f6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee722d679bb843be33528c69d70099c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafee722d679bb843be33528c69d70099c">XDP_RX_VERSION_CORE_PATCH_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gafee722d679bb843be33528c69d70099c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core patch details.  <a href="group__dp__v6__0.html#gafee722d679bb843be33528c69d70099c">More...</a><br /></td></tr>
<tr class="separator:gafee722d679bb843be33528c69d70099c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccf665da83e727109a5e6cb779d638e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaeccf665da83e727109a5e6cb779d638e">XDP_RX_VERSION_CORE_VER_REV_MASK</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:gaeccf665da83e727109a5e6cb779d638e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core version revision.  <a href="group__dp__v6__0.html#gaeccf665da83e727109a5e6cb779d638e">More...</a><br /></td></tr>
<tr class="separator:gaeccf665da83e727109a5e6cb779d638e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e05f294910f6707c060137e7fb3e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga66e05f294910f6707c060137e7fb3e22">XDP_RX_VERSION_CORE_VER_REV_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga66e05f294910f6707c060137e7fb3e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core version revision.  <a href="group__dp__v6__0.html#ga66e05f294910f6707c060137e7fb3e22">More...</a><br /></td></tr>
<tr class="separator:ga66e05f294910f6707c060137e7fb3e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fee36eed37fb61aeb3e52cc4807724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab3fee36eed37fb61aeb3e52cc4807724">XDP_RX_VERSION_CORE_VER_MNR_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:gab3fee36eed37fb61aeb3e52cc4807724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core minor version.  <a href="group__dp__v6__0.html#gab3fee36eed37fb61aeb3e52cc4807724">More...</a><br /></td></tr>
<tr class="separator:gab3fee36eed37fb61aeb3e52cc4807724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b46162f2f4a2480b43c4120d77b1eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3b46162f2f4a2480b43c4120d77b1eef">XDP_RX_VERSION_CORE_VER_MNR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga3b46162f2f4a2480b43c4120d77b1eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core minor version.  <a href="group__dp__v6__0.html#ga3b46162f2f4a2480b43c4120d77b1eef">More...</a><br /></td></tr>
<tr class="separator:ga3b46162f2f4a2480b43c4120d77b1eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03d541d59596fd3be429fc46beabb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab03d541d59596fd3be429fc46beabb4e">XDP_RX_VERSION_CORE_VER_MJR_MASK</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr class="memdesc:gab03d541d59596fd3be429fc46beabb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core major version.  <a href="group__dp__v6__0.html#gab03d541d59596fd3be429fc46beabb4e">More...</a><br /></td></tr>
<tr class="separator:gab03d541d59596fd3be429fc46beabb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668bc934abcf06fde5a40c0419a32f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga668bc934abcf06fde5a40c0419a32f19">XDP_RX_VERSION_CORE_VER_MJR_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga668bc934abcf06fde5a40c0419a32f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core major version.  <a href="group__dp__v6__0.html#ga668bc934abcf06fde5a40c0419a32f19">More...</a><br /></td></tr>
<tr class="separator:ga668bc934abcf06fde5a40c0419a32f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aef8692e740b72f25860f6effcbe4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1aef8692e740b72f25860f6effcbe4e8">XDP_RX_CORE_ID_TYPE_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:ga1aef8692e740b72f25860f6effcbe4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core type.  <a href="group__dp__v6__0.html#ga1aef8692e740b72f25860f6effcbe4e8">More...</a><br /></td></tr>
<tr class="separator:ga1aef8692e740b72f25860f6effcbe4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370548f8f45a507f7e03b534dde6972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga370548f8f45a507f7e03b534dde6972d">XDP_RX_CORE_ID_TYPE_TX</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga370548f8f45a507f7e03b534dde6972d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is a transmitter.  <a href="group__dp__v6__0.html#ga370548f8f45a507f7e03b534dde6972d">More...</a><br /></td></tr>
<tr class="separator:ga370548f8f45a507f7e03b534dde6972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7534ede2f5227caa6d7783d04c576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaee7534ede2f5227caa6d7783d04c576d">XDP_RX_CORE_ID_TYPE_RX</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gaee7534ede2f5227caa6d7783d04c576d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is a receiver.  <a href="group__dp__v6__0.html#gaee7534ede2f5227caa6d7783d04c576d">More...</a><br /></td></tr>
<tr class="separator:gaee7534ede2f5227caa6d7783d04c576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84a7c716535c00189dadba867ff6ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf84a7c716535c00189dadba867ff6ab4">XDP_RX_CORE_ID_DP_REV_MASK</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:gaf84a7c716535c00189dadba867ff6ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol revision.  <a href="group__dp__v6__0.html#gaf84a7c716535c00189dadba867ff6ab4">More...</a><br /></td></tr>
<tr class="separator:gaf84a7c716535c00189dadba867ff6ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab4b4a192ac52577a5c34e137439a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabab4b4a192ac52577a5c34e137439a2f">XDP_RX_CORE_ID_DP_REV_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gabab4b4a192ac52577a5c34e137439a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for DisplayPort protocol revision.  <a href="group__dp__v6__0.html#gabab4b4a192ac52577a5c34e137439a2f">More...</a><br /></td></tr>
<tr class="separator:gabab4b4a192ac52577a5c34e137439a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0771ca90a82dfb84a96d9e389de6a9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0771ca90a82dfb84a96d9e389de6a9c2">XDP_RX_CORE_ID_DP_MNR_VER_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:ga0771ca90a82dfb84a96d9e389de6a9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol minor version.  <a href="group__dp__v6__0.html#ga0771ca90a82dfb84a96d9e389de6a9c2">More...</a><br /></td></tr>
<tr class="separator:ga0771ca90a82dfb84a96d9e389de6a9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95748b15c4116ff614bce0e89ade0f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga95748b15c4116ff614bce0e89ade0f8f">XDP_RX_CORE_ID_DP_MNR_VER_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga95748b15c4116ff614bce0e89ade0f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for DisplayPort protocol major version.  <a href="group__dp__v6__0.html#ga95748b15c4116ff614bce0e89ade0f8f">More...</a><br /></td></tr>
<tr class="separator:ga95748b15c4116ff614bce0e89ade0f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21137d984a1437ad847643e9060f3d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga21137d984a1437ad847643e9060f3d3f">XDP_RX_CORE_ID_DP_MJR_VER_MASK</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr class="memdesc:ga21137d984a1437ad847643e9060f3d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort protocol major version.  <a href="group__dp__v6__0.html#ga21137d984a1437ad847643e9060f3d3f">More...</a><br /></td></tr>
<tr class="separator:ga21137d984a1437ad847643e9060f3d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4f86224a428bdfe39d722c314f915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4ad4f86224a428bdfe39d722c314f915">XDP_RX_CORE_ID_DP_MJR_VER_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga4ad4f86224a428bdfe39d722c314f915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for DisplayPort protocol major version.  <a href="group__dp__v6__0.html#ga4ad4f86224a428bdfe39d722c314f915">More...</a><br /></td></tr>
<tr class="separator:ga4ad4f86224a428bdfe39d722c314f915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e53f276e80eff2f3b4fef438fb47f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga16e53f276e80eff2f3b4fef438fb47f2">XDP_RX_USER_FIFO_OVERFLOW_FLAG_STREAMX_MASK</a>(Stream)&#160;&#160;&#160;(Stream)</td></tr>
<tr class="memdesc:ga16e53f276e80eff2f3b4fef438fb47f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that the internal FIFO has detected on overflow condition for the specified stream.  <a href="group__dp__v6__0.html#ga16e53f276e80eff2f3b4fef438fb47f2">More...</a><br /></td></tr>
<tr class="separator:ga16e53f276e80eff2f3b4fef438fb47f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8728a7648d882d78f40b6f02a1a50027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8728a7648d882d78f40b6f02a1a50027">XDP_RX_USER_FIFO_OVERFLOW_VID_UNPACK_STREAMX_MASK</a>(Stream)&#160;&#160;&#160;(Stream &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga8728a7648d882d78f40b6f02a1a50027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that the video unpack FIFO has overflown for the specified stream.  <a href="group__dp__v6__0.html#ga8728a7648d882d78f40b6f02a1a50027">More...</a><br /></td></tr>
<tr class="separator:ga8728a7648d882d78f40b6f02a1a50027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d9eafa97649b5d8876b9b22174bb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaa8d9eafa97649b5d8876b9b22174bb95">XDP_RX_USER_FIFO_OVERFLOW_VID_TIMING_STREAMX_MASK</a>(Stream)&#160;&#160;&#160;(Stream &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa8d9eafa97649b5d8876b9b22174bb95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that the video timing FIFO has overflown for the specified stream.  <a href="group__dp__v6__0.html#gaa8d9eafa97649b5d8876b9b22174bb95">More...</a><br /></td></tr>
<tr class="separator:gaa8d9eafa97649b5d8876b9b22174bb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b593e76111861ce63b8db44d31130c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga84b593e76111861ce63b8db44d31130c">XDP_RX_USER_VSYNC_STATE_STREAMX_MASK</a>(Stream)&#160;&#160;&#160;(Stream)</td></tr>
<tr class="memdesc:ga84b593e76111861ce63b8db44d31130c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The state of the vertical sync pulse for the specified stream.  <a href="group__dp__v6__0.html#ga84b593e76111861ce63b8db44d31130c">More...</a><br /></td></tr>
<tr class="separator:ga84b593e76111861ce63b8db44d31130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce7bb38e1d527c117c4bfda803b7911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2ce7bb38e1d527c117c4bfda803b7911">XDP_RX_PHY_CONFIG_PHY_RESET_ENABLE_MASK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga2ce7bb38e1d527c117c4bfda803b7911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release reset.  <a href="group__dp__v6__0.html#ga2ce7bb38e1d527c117c4bfda803b7911">More...</a><br /></td></tr>
<tr class="separator:ga2ce7bb38e1d527c117c4bfda803b7911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649b68143ab09adee8984bb1eb387762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga649b68143ab09adee8984bb1eb387762">XDP_RX_PHY_CONFIG_GTPLL_RESET_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga649b68143ab09adee8984bb1eb387762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the GTPLL in reset.  <a href="group__dp__v6__0.html#ga649b68143ab09adee8984bb1eb387762">More...</a><br /></td></tr>
<tr class="separator:ga649b68143ab09adee8984bb1eb387762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36606efe5d8c32900eb9cf50dddba66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga36606efe5d8c32900eb9cf50dddba66c">XDP_RX_PHY_CONFIG_GTRX_RESET_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga36606efe5d8c32900eb9cf50dddba66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold GTRXRESET in reset.  <a href="group__dp__v6__0.html#ga36606efe5d8c32900eb9cf50dddba66c">More...</a><br /></td></tr>
<tr class="separator:ga36606efe5d8c32900eb9cf50dddba66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f30accf8a247d89a2056d402dfd292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae6f30accf8a247d89a2056d402dfd292">XDP_RX_PHY_CONFIG_RX_PHY_PMA_RESET_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:gae6f30accf8a247d89a2056d402dfd292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold RX_PHY_PMA reset.  <a href="group__dp__v6__0.html#gae6f30accf8a247d89a2056d402dfd292">More...</a><br /></td></tr>
<tr class="separator:gae6f30accf8a247d89a2056d402dfd292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabeb3760fefc7a41f503386aadb3cccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaabeb3760fefc7a41f503386aadb3cccd">XDP_RX_PHY_CONFIG_RX_PHY_PCS_RESET_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gaabeb3760fefc7a41f503386aadb3cccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold RX_PHY_PCS reset.  <a href="group__dp__v6__0.html#gaabeb3760fefc7a41f503386aadb3cccd">More...</a><br /></td></tr>
<tr class="separator:gaabeb3760fefc7a41f503386aadb3cccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12954aae6fdab3f13e735ba66fe4da38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga12954aae6fdab3f13e735ba66fe4da38">XDP_RX_PHY_CONFIG_RX_PHY_BUF_RESET_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga12954aae6fdab3f13e735ba66fe4da38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold RX_PHY_BUF reset.  <a href="group__dp__v6__0.html#ga12954aae6fdab3f13e735ba66fe4da38">More...</a><br /></td></tr>
<tr class="separator:ga12954aae6fdab3f13e735ba66fe4da38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cabd0de8ca4e630d622f841f021cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga74cabd0de8ca4e630d622f841f021cd1">XDP_RX_PHY_CONFIG_RX_PHY_DFE_LPM_RESET_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga74cabd0de8ca4e630d622f841f021cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold RX_PHY_DFE_LPM reset.  <a href="group__dp__v6__0.html#ga74cabd0de8ca4e630d622f841f021cd1">More...</a><br /></td></tr>
<tr class="separator:ga74cabd0de8ca4e630d622f841f021cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6f1305e6df4a338077afe16231fb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaaf6f1305e6df4a338077afe16231fb8b">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:gaaf6f1305e6df4a338077afe16231fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_POLARITY.  <a href="group__dp__v6__0.html#gaaf6f1305e6df4a338077afe16231fb8b">More...</a><br /></td></tr>
<tr class="separator:gaaf6f1305e6df4a338077afe16231fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d142b118f92aeea9e8d659bcc20896c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1d142b118f92aeea9e8d659bcc20896c">XDP_RX_PHY_CONFIG_RX_PHY_LOOPBACK_MASK</a>&#160;&#160;&#160;0x0000E000</td></tr>
<tr class="memdesc:ga1d142b118f92aeea9e8d659bcc20896c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_LOOPBACK.  <a href="group__dp__v6__0.html#ga1d142b118f92aeea9e8d659bcc20896c">More...</a><br /></td></tr>
<tr class="separator:ga1d142b118f92aeea9e8d659bcc20896c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e12c2d7fe021731db2cf09f951e5ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1e12c2d7fe021731db2cf09f951e5ad5">XDP_RX_PHY_CONFIG_RX_PHY_EYESCANRESET_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga1e12c2d7fe021731db2cf09f951e5ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_EYESCANRESET.  <a href="group__dp__v6__0.html#ga1e12c2d7fe021731db2cf09f951e5ad5">More...</a><br /></td></tr>
<tr class="separator:ga1e12c2d7fe021731db2cf09f951e5ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5c153cde08de8c22dbef5c6aa9511e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1b5c153cde08de8c22dbef5c6aa9511e">XDP_RX_PHY_CONFIG_RX_PHY_EYESCANTRIGGER_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:ga1b5c153cde08de8c22dbef5c6aa9511e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_ EYESCANTRIGGER.  <a href="group__dp__v6__0.html#ga1b5c153cde08de8c22dbef5c6aa9511e">More...</a><br /></td></tr>
<tr class="separator:ga1b5c153cde08de8c22dbef5c6aa9511e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845c12e8aff0b15a0f9c003484e40896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga845c12e8aff0b15a0f9c003484e40896">XDP_RX_PHY_CONFIG_RX_PHY_PRBSCNTRESET_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:ga845c12e8aff0b15a0f9c003484e40896"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_PRBSCNTRESET.  <a href="group__dp__v6__0.html#ga845c12e8aff0b15a0f9c003484e40896">More...</a><br /></td></tr>
<tr class="separator:ga845c12e8aff0b15a0f9c003484e40896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f4d2cc686273c67836309cceb391a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga51f4d2cc686273c67836309cceb391a3">XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFHOLD_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:ga51f4d2cc686273c67836309cceb391a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_RXLPMHFHOLD.  <a href="group__dp__v6__0.html#ga51f4d2cc686273c67836309cceb391a3">More...</a><br /></td></tr>
<tr class="separator:ga51f4d2cc686273c67836309cceb391a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474b0fdac67fa9b44a41646c5e500bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga474b0fdac67fa9b44a41646c5e500bfd">XDP_RX_PHY_CONFIG_RX_PHY_RXLPMLFHOLD_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga474b0fdac67fa9b44a41646c5e500bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_RXLPMLFHOLD.  <a href="group__dp__v6__0.html#ga474b0fdac67fa9b44a41646c5e500bfd">More...</a><br /></td></tr>
<tr class="separator:ga474b0fdac67fa9b44a41646c5e500bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cd4c5d1d3cde9cda9e3040d217ee91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga07cd4c5d1d3cde9cda9e3040d217ee91">XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFOVERDEN_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga07cd4c5d1d3cde9cda9e3040d217ee91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_ RXLPMHFOVERDEN.  <a href="group__dp__v6__0.html#ga07cd4c5d1d3cde9cda9e3040d217ee91">More...</a><br /></td></tr>
<tr class="separator:ga07cd4c5d1d3cde9cda9e3040d217ee91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704dafe369b4df8519a0178a05b2267f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga704dafe369b4df8519a0178a05b2267f">XDP_RX_PHY_CONFIG_RX_PHY_CDRHOLD_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:ga704dafe369b4df8519a0178a05b2267f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX_PHY_CDRHOLD.  <a href="group__dp__v6__0.html#ga704dafe369b4df8519a0178a05b2267f">More...</a><br /></td></tr>
<tr class="separator:ga704dafe369b4df8519a0178a05b2267f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc65b629180c712158cc2f474456a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaadc65b629180c712158cc2f474456a3f">XDP_RX_PHY_CONFIG_RESET_AT_TRAIN_ITER_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:gaadc65b629180c712158cc2f474456a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue reset at every training iteration.  <a href="group__dp__v6__0.html#gaadc65b629180c712158cc2f474456a3f">More...</a><br /></td></tr>
<tr class="separator:gaadc65b629180c712158cc2f474456a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f3d2103b0d732916d936373e4462a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga86f3d2103b0d732916d936373e4462a4">XDP_RX_PHY_CONFIG_RESET_AT_LINK_RATE_CHANGE_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="memdesc:ga86f3d2103b0d732916d936373e4462a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue reset at every link rate change.  <a href="group__dp__v6__0.html#ga86f3d2103b0d732916d936373e4462a4">More...</a><br /></td></tr>
<tr class="separator:ga86f3d2103b0d732916d936373e4462a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf788ff6a8620fe65653e314a20200841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf788ff6a8620fe65653e314a20200841">XDP_RX_PHY_CONFIG_RESET_AT_TP1_START_MASK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="memdesc:gaf788ff6a8620fe65653e314a20200841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue reset at start of training pattern 1.  <a href="group__dp__v6__0.html#gaf788ff6a8620fe65653e314a20200841">More...</a><br /></td></tr>
<tr class="separator:gaf788ff6a8620fe65653e314a20200841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23dc25c10364aa332c998b7d3806814f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga23dc25c10364aa332c998b7d3806814f">XDP_RX_PHY_CONFIG_EN_CFG_RX_PHY_POLARITY_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:ga23dc25c10364aa332c998b7d3806814f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the individual lane polarity.  <a href="group__dp__v6__0.html#ga23dc25c10364aa332c998b7d3806814f">More...</a><br /></td></tr>
<tr class="separator:ga23dc25c10364aa332c998b7d3806814f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab2cad65e2fed4c7cc6a0aeb717e123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaeab2cad65e2fed4c7cc6a0aeb717e123">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE0_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:gaeab2cad65e2fed4c7cc6a0aeb717e123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX_PHY_POLARITY for lane 0.  <a href="group__dp__v6__0.html#gaeab2cad65e2fed4c7cc6a0aeb717e123">More...</a><br /></td></tr>
<tr class="separator:gaeab2cad65e2fed4c7cc6a0aeb717e123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbaad340a52aa232b7152f0502e60c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadbbaad340a52aa232b7152f0502e60c5">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE1_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:gadbbaad340a52aa232b7152f0502e60c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX_PHY_POLARITY for lane 1.  <a href="group__dp__v6__0.html#gadbbaad340a52aa232b7152f0502e60c5">More...</a><br /></td></tr>
<tr class="separator:gadbbaad340a52aa232b7152f0502e60c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd7d7dc2efb4f5f1ca42c4a17e32eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3dd7d7dc2efb4f5f1ca42c4a17e32eba">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE2_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga3dd7d7dc2efb4f5f1ca42c4a17e32eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX_PHY_POLARITY for lane 2.  <a href="group__dp__v6__0.html#ga3dd7d7dc2efb4f5f1ca42c4a17e32eba">More...</a><br /></td></tr>
<tr class="separator:ga3dd7d7dc2efb4f5f1ca42c4a17e32eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07388966e47090159b6f5f9111fc5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad07388966e47090159b6f5f9111fc5ea">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE3_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:gad07388966e47090159b6f5f9111fc5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX_PHY_POLARITY for lane 3.  <a href="group__dp__v6__0.html#gad07388966e47090159b6f5f9111fc5ea">More...</a><br /></td></tr>
<tr class="separator:gad07388966e47090159b6f5f9111fc5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17eeb0f1fce7730234eeeb8a6bcdfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad17eeb0f1fce7730234eeeb8a6bcdfbf">XDP_RX_PHY_CONFIG_GT_ALL_RESET_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gad17eeb0f1fce7730234eeeb8a6bcdfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GT and PHY.  <a href="group__dp__v6__0.html#gad17eeb0f1fce7730234eeeb8a6bcdfbf">More...</a><br /></td></tr>
<tr class="separator:gad17eeb0f1fce7730234eeeb8a6bcdfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab442f4d59732a22eba0d4500c82d4205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab442f4d59732a22eba0d4500c82d4205">XDP_RX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gab442f4d59732a22eba0d4500c82d4205"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset done for lanes 0 and 1.  <a href="group__dp__v6__0.html#gab442f4d59732a22eba0d4500c82d4205">More...</a><br /></td></tr>
<tr class="separator:gab442f4d59732a22eba0d4500c82d4205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f4b8f05f2fae91faba6b161091ef69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga19f4b8f05f2fae91faba6b161091ef69">XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga19f4b8f05f2fae91faba6b161091ef69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset done for lanes 2 and 3.  <a href="group__dp__v6__0.html#ga19f4b8f05f2fae91faba6b161091ef69">More...</a><br /></td></tr>
<tr class="separator:ga19f4b8f05f2fae91faba6b161091ef69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbfcdd07a100f592af910f4240315cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabbfcdd07a100f592af910f4240315cd0">XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gabbfcdd07a100f592af910f4240315cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for reset done for lanes 2 and 3.  <a href="group__dp__v6__0.html#gabbfcdd07a100f592af910f4240315cd0">More...</a><br /></td></tr>
<tr class="separator:gabbfcdd07a100f592af910f4240315cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f57eecdd0e030375088ed703161503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae6f57eecdd0e030375088ed703161503">XDP_RX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gae6f57eecdd0e030375088ed703161503"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL locked for lanes 0 and 1.  <a href="group__dp__v6__0.html#gae6f57eecdd0e030375088ed703161503">More...</a><br /></td></tr>
<tr class="separator:gae6f57eecdd0e030375088ed703161503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fae7bb320b82755afa83a96101d3874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6fae7bb320b82755afa83a96101d3874">XDP_RX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga6fae7bb320b82755afa83a96101d3874"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL locked for lanes 2 and 3.  <a href="group__dp__v6__0.html#ga6fae7bb320b82755afa83a96101d3874">More...</a><br /></td></tr>
<tr class="separator:ga6fae7bb320b82755afa83a96101d3874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2243f136078c1c97e50d4672e4b17d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2243f136078c1c97e50d4672e4b17d77">XDP_RX_PHY_STATUS_PLL_FABRIC_LOCK_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga2243f136078c1c97e50d4672e4b17d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPGA fabric clock PLL locked.  <a href="group__dp__v6__0.html#ga2243f136078c1c97e50d4672e4b17d77">More...</a><br /></td></tr>
<tr class="separator:ga2243f136078c1c97e50d4672e4b17d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d23b6684275559034eb1dc3a941a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga67d23b6684275559034eb1dc3a941a95">XDP_RX_PHY_STATUS_RX_CLK_LOCK_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga67d23b6684275559034eb1dc3a941a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver clock locked.  <a href="group__dp__v6__0.html#ga67d23b6684275559034eb1dc3a941a95">More...</a><br /></td></tr>
<tr class="separator:ga67d23b6684275559034eb1dc3a941a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aa0958f91717d018a71b2ea1102a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga98aa0958f91717d018a71b2ea1102a6b">XDP_RX_PHY_STATUS_PRBSERR_LANE_0_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga98aa0958f91717d018a71b2ea1102a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRBS error on lane 0.  <a href="group__dp__v6__0.html#ga98aa0958f91717d018a71b2ea1102a6b">More...</a><br /></td></tr>
<tr class="separator:ga98aa0958f91717d018a71b2ea1102a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada78aad8bb1eca8ba65076610866dd81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gada78aad8bb1eca8ba65076610866dd81">XDP_RX_PHY_STATUS_PRBSERR_LANE_1_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gada78aad8bb1eca8ba65076610866dd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRBS error on lane 1.  <a href="group__dp__v6__0.html#gada78aad8bb1eca8ba65076610866dd81">More...</a><br /></td></tr>
<tr class="separator:gada78aad8bb1eca8ba65076610866dd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49d67c4e4bc6a94f797413d837f9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6f49d67c4e4bc6a94f797413d837f9db">XDP_RX_PHY_STATUS_PRBSERR_LANE_2_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga6f49d67c4e4bc6a94f797413d837f9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRBS error on lane 2.  <a href="group__dp__v6__0.html#ga6f49d67c4e4bc6a94f797413d837f9db">More...</a><br /></td></tr>
<tr class="separator:ga6f49d67c4e4bc6a94f797413d837f9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b06e5065561be195cce79340a0ab0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5b06e5065561be195cce79340a0ab0fc">XDP_RX_PHY_STATUS_PRBSERR_LANE_3_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga5b06e5065561be195cce79340a0ab0fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRBS error on lane 3.  <a href="group__dp__v6__0.html#ga5b06e5065561be195cce79340a0ab0fc">More...</a><br /></td></tr>
<tr class="separator:ga5b06e5065561be195cce79340a0ab0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a42d22abc34454eb7c96f6369aed41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5a42d22abc34454eb7c96f6369aed41f">XDP_RX_PHY_STATUS_RX_VLOW_LANE_0_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga5a42d22abc34454eb7c96f6369aed41f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX voltage low on lane 0.  <a href="group__dp__v6__0.html#ga5a42d22abc34454eb7c96f6369aed41f">More...</a><br /></td></tr>
<tr class="separator:ga5a42d22abc34454eb7c96f6369aed41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae301cbbca5209e38f2967730585247ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae301cbbca5209e38f2967730585247ef">XDP_RX_PHY_STATUS_RX_VLOW_LANE_1_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gae301cbbca5209e38f2967730585247ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX voltage low on lane.  <a href="group__dp__v6__0.html#gae301cbbca5209e38f2967730585247ef">More...</a><br /></td></tr>
<tr class="separator:gae301cbbca5209e38f2967730585247ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe501777f8e6c22952cda332b5acb04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gabe501777f8e6c22952cda332b5acb04d">XDP_RX_PHY_STATUS_RX_VLOW_LANE_2_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:gabe501777f8e6c22952cda332b5acb04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX voltage low on lane.  <a href="group__dp__v6__0.html#gabe501777f8e6c22952cda332b5acb04d">More...</a><br /></td></tr>
<tr class="separator:gabe501777f8e6c22952cda332b5acb04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91eb26b8aa0d8ee5abd5e7731523b4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga91eb26b8aa0d8ee5abd5e7731523b4b3">XDP_RX_PHY_STATUS_RX_VLOW_LANE_3_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ga91eb26b8aa0d8ee5abd5e7731523b4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX voltage low on lane.  <a href="group__dp__v6__0.html#ga91eb26b8aa0d8ee5abd5e7731523b4b3">More...</a><br /></td></tr>
<tr class="separator:ga91eb26b8aa0d8ee5abd5e7731523b4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e19bb7a0ec203bd1b1d4480a9095014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3e19bb7a0ec203bd1b1d4480a9095014">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_0_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga3e19bb7a0ec203bd1b1d4480a9095014"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane alignment status for lane 0.  <a href="group__dp__v6__0.html#ga3e19bb7a0ec203bd1b1d4480a9095014">More...</a><br /></td></tr>
<tr class="separator:ga3e19bb7a0ec203bd1b1d4480a9095014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778b0b1d576cfc99dd7e8c1c28adfa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga778b0b1d576cfc99dd7e8c1c28adfa1f">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_1_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:ga778b0b1d576cfc99dd7e8c1c28adfa1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane alignment status for lane 1.  <a href="group__dp__v6__0.html#ga778b0b1d576cfc99dd7e8c1c28adfa1f">More...</a><br /></td></tr>
<tr class="separator:ga778b0b1d576cfc99dd7e8c1c28adfa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb395887d8ed8d1a67d952f6fe6d5d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafb395887d8ed8d1a67d952f6fe6d5d56">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_2_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:gafb395887d8ed8d1a67d952f6fe6d5d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane alignment status for lane 2.  <a href="group__dp__v6__0.html#gafb395887d8ed8d1a67d952f6fe6d5d56">More...</a><br /></td></tr>
<tr class="separator:gafb395887d8ed8d1a67d952f6fe6d5d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd272a64e743171f45dda8e261dfb8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadd272a64e743171f45dda8e261dfb8cf">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_3_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:gadd272a64e743171f45dda8e261dfb8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane alignment status for lane 3.  <a href="group__dp__v6__0.html#gadd272a64e743171f45dda8e261dfb8cf">More...</a><br /></td></tr>
<tr class="separator:gadd272a64e743171f45dda8e261dfb8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131e3e10e55002455a31c12418a2f20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga131e3e10e55002455a31c12418a2f20e">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_0_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga131e3e10e55002455a31c12418a2f20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol lock status for lane 0.  <a href="group__dp__v6__0.html#ga131e3e10e55002455a31c12418a2f20e">More...</a><br /></td></tr>
<tr class="separator:ga131e3e10e55002455a31c12418a2f20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c933888b95d494117a010cb68bdb8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1c933888b95d494117a010cb68bdb8d0">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_1_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga1c933888b95d494117a010cb68bdb8d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol lock status for lane 1.  <a href="group__dp__v6__0.html#ga1c933888b95d494117a010cb68bdb8d0">More...</a><br /></td></tr>
<tr class="separator:ga1c933888b95d494117a010cb68bdb8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0011948f4c2952da19a8cd75f2aaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9b0011948f4c2952da19a8cd75f2aaa5">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_2_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:ga9b0011948f4c2952da19a8cd75f2aaa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol lock status for lane 2.  <a href="group__dp__v6__0.html#ga9b0011948f4c2952da19a8cd75f2aaa5">More...</a><br /></td></tr>
<tr class="separator:ga9b0011948f4c2952da19a8cd75f2aaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ffc98d97474e55fbdee0b6335ab520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gac8ffc98d97474e55fbdee0b6335ab520">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_3_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:gac8ffc98d97474e55fbdee0b6335ab520"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol lock status for lane 3.  <a href="group__dp__v6__0.html#gac8ffc98d97474e55fbdee0b6335ab520">More...</a><br /></td></tr>
<tr class="separator:gac8ffc98d97474e55fbdee0b6335ab520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5c52f7b95c2c643756867cc14c81f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaad5c52f7b95c2c643756867cc14c81f9">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="memdesc:gaad5c52f7b95c2c643756867cc14c81f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer status lane 0.  <a href="group__dp__v6__0.html#gaad5c52f7b95c2c643756867cc14c81f9">More...</a><br /></td></tr>
<tr class="separator:gaad5c52f7b95c2c643756867cc14c81f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a8f623519c01bd9d16bb4de466d183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gae1a8f623519c01bd9d16bb4de466d183">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gae1a8f623519c01bd9d16bb4de466d183"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for RX buffer status lane 0.  <a href="group__dp__v6__0.html#gae1a8f623519c01bd9d16bb4de466d183">More...</a><br /></td></tr>
<tr class="separator:gae1a8f623519c01bd9d16bb4de466d183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9875e153fbe587619086aa0a6df360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga3f9875e153fbe587619086aa0a6df360">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_1_MASK</a>&#160;&#160;&#160;0x0C000000</td></tr>
<tr class="memdesc:ga3f9875e153fbe587619086aa0a6df360"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer status lane 1.  <a href="group__dp__v6__0.html#ga3f9875e153fbe587619086aa0a6df360">More...</a><br /></td></tr>
<tr class="separator:ga3f9875e153fbe587619086aa0a6df360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9013679eda0b3ecedefb94b2118d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gafd9013679eda0b3ecedefb94b2118d18">XDP_RX_PHY_STATUS_RX_BUFFER_STATUE_LANE_1_SHIFT</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gafd9013679eda0b3ecedefb94b2118d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for RX buffer status lane 1.  <a href="group__dp__v6__0.html#gafd9013679eda0b3ecedefb94b2118d18">More...</a><br /></td></tr>
<tr class="separator:gafd9013679eda0b3ecedefb94b2118d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4987e73f1be16b01a5159fb09315aa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4987e73f1be16b01a5159fb09315aa94">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_MASK</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr class="memdesc:ga4987e73f1be16b01a5159fb09315aa94"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer status lane 2.  <a href="group__dp__v6__0.html#ga4987e73f1be16b01a5159fb09315aa94">More...</a><br /></td></tr>
<tr class="separator:ga4987e73f1be16b01a5159fb09315aa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0a17ef1e66215843b15a00135cb58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9a0a17ef1e66215843b15a00135cb58e">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga9a0a17ef1e66215843b15a00135cb58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for RX buffer status lane 2.  <a href="group__dp__v6__0.html#ga9a0a17ef1e66215843b15a00135cb58e">More...</a><br /></td></tr>
<tr class="separator:ga9a0a17ef1e66215843b15a00135cb58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ce6ef4db49fe2401516feb1990a8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga80ce6ef4db49fe2401516feb1990a8d5">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_MASK</a>&#160;&#160;&#160;0xC0000000</td></tr>
<tr class="memdesc:ga80ce6ef4db49fe2401516feb1990a8d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer status lane 3.  <a href="group__dp__v6__0.html#ga80ce6ef4db49fe2401516feb1990a8d5">More...</a><br /></td></tr>
<tr class="separator:ga80ce6ef4db49fe2401516feb1990a8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9081c1e61ed53f0b2f1a633ab170e27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9081c1e61ed53f0b2f1a633ab170e27c">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga9081c1e61ed53f0b2f1a633ab170e27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for RX buffer status lane 3.  <a href="group__dp__v6__0.html#ga9081c1e61ed53f0b2f1a633ab170e27c">More...</a><br /></td></tr>
<tr class="separator:ga9081c1e61ed53f0b2f1a633ab170e27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e0003b30630b289bc7c516d0bb444c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga64e0003b30630b289bc7c516d0bb444c">XDP_RX_PHY_STATUS_LANES_0_1_READY_MASK</a>&#160;&#160;&#160;0x00000013</td></tr>
<tr class="memdesc:ga64e0003b30630b289bc7c516d0bb444c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lanes 0 and 1 are ready.  <a href="group__dp__v6__0.html#ga64e0003b30630b289bc7c516d0bb444c">More...</a><br /></td></tr>
<tr class="separator:ga64e0003b30630b289bc7c516d0bb444c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8501597e2ff44bfe051b88e863de4faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8501597e2ff44bfe051b88e863de4faf">XDP_RX_PHY_STATUS_ALL_LANES_READY_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga8501597e2ff44bfe051b88e863de4faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">All lanes are ready.  <a href="group__dp__v6__0.html#ga8501597e2ff44bfe051b88e863de4faf">More...</a><br /></td></tr>
<tr class="separator:ga8501597e2ff44bfe051b88e863de4faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73982e8e8c70fcd3ab0e465580d8d57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga73982e8e8c70fcd3ab0e465580d8d57d">XDP_RX_PHY_POWER_DOWN_LANE_0_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga73982e8e8c70fcd3ab0e465580d8d57d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the PHY for lane 0.  <a href="group__dp__v6__0.html#ga73982e8e8c70fcd3ab0e465580d8d57d">More...</a><br /></td></tr>
<tr class="separator:ga73982e8e8c70fcd3ab0e465580d8d57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d60ae98a6d2902c1eb3cff2b672c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga12d60ae98a6d2902c1eb3cff2b672c24">XDP_RX_PHY_POWER_DOWN_LANE_1_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga12d60ae98a6d2902c1eb3cff2b672c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the PHY for lane.  <a href="group__dp__v6__0.html#ga12d60ae98a6d2902c1eb3cff2b672c24">More...</a><br /></td></tr>
<tr class="separator:ga12d60ae98a6d2902c1eb3cff2b672c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5c79873909bd8852e2ded888b9048e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4e5c79873909bd8852e2ded888b9048e">XDP_RX_PHY_POWER_DOWN_LANE_2_MASK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga4e5c79873909bd8852e2ded888b9048e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the PHY for lane.  <a href="group__dp__v6__0.html#ga4e5c79873909bd8852e2ded888b9048e">More...</a><br /></td></tr>
<tr class="separator:ga4e5c79873909bd8852e2ded888b9048e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943eb3211f3fa200c8a3bc5377144d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga943eb3211f3fa200c8a3bc5377144d3e">XDP_RX_PHY_POWER_DOWN_LANE_3_MASK</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:ga943eb3211f3fa200c8a3bc5377144d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the PHY for lane.  <a href="group__dp__v6__0.html#ga943eb3211f3fa200c8a3bc5377144d3e">More...</a><br /></td></tr>
<tr class="separator:ga943eb3211f3fa200c8a3bc5377144d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8a34e4bb25fb7fa9ffcb8bb1ed2d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gacf8a34e4bb25fb7fa9ffcb8bb1ed2d8d">XDP_RX_MIN_VOLTAGE_SWING_MIN_MASK</a>&#160;&#160;&#160;0x000003</td></tr>
<tr class="memdesc:gacf8a34e4bb25fb7fa9ffcb8bb1ed2d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The minimum voltage swing level.  <a href="group__dp__v6__0.html#gacf8a34e4bb25fb7fa9ffcb8bb1ed2d8d">More...</a><br /></td></tr>
<tr class="separator:gacf8a34e4bb25fb7fa9ffcb8bb1ed2d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb4f57267504b25a941ae9f27bb4780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4eb4f57267504b25a941ae9f27bb4780">XDP_RX_MIN_VOLTAGE_SWING_CR_OPT_MASK</a>&#160;&#160;&#160;0x00000C</td></tr>
<tr class="memdesc:ga4eb4f57267504b25a941ae9f27bb4780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock recovery options.  <a href="group__dp__v6__0.html#ga4eb4f57267504b25a941ae9f27bb4780">More...</a><br /></td></tr>
<tr class="separator:ga4eb4f57267504b25a941ae9f27bb4780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2d5c101c6068c061d9dab574ed4501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga5d2d5c101c6068c061d9dab574ed4501">XDP_RX_MIN_VOLTAGE_SWING_CR_OPT_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga5d2d5c101c6068c061d9dab574ed4501"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for clock recovery options.  <a href="group__dp__v6__0.html#ga5d2d5c101c6068c061d9dab574ed4501">More...</a><br /></td></tr>
<tr class="separator:ga5d2d5c101c6068c061d9dab574ed4501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9262770614fe5774531dce41f6c969d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad9262770614fe5774531dce41f6c969d">XDP_RX_MIN_VOLTAGE_SWING_CR_OPT_VS_INC</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gad9262770614fe5774531dce41f6c969d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment voltage swing adjust request every training iteration.  <a href="group__dp__v6__0.html#gad9262770614fe5774531dce41f6c969d">More...</a><br /></td></tr>
<tr class="separator:gad9262770614fe5774531dce41f6c969d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb716141abcd46644cc7d66c77148fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gadcb716141abcd46644cc7d66c77148fe">XDP_RX_MIN_VOLTAGE_SWING_CR_OPT_VS_INC_4CNT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gadcb716141abcd46644cc7d66c77148fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment voltage swing adjust request every 4 or VS_SWEEP_CNT iterations.  <a href="group__dp__v6__0.html#gadcb716141abcd46644cc7d66c77148fe">More...</a><br /></td></tr>
<tr class="separator:gadcb716141abcd46644cc7d66c77148fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5346904b1ff858593dac24a2d73f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaab5346904b1ff858593dac24a2d73f6d">XDP_RX_MIN_VOLTAGE_SWING_CR_OPT_VS_HOLD</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaab5346904b1ff858593dac24a2d73f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold adjust request to SET_VS.  <a href="group__dp__v6__0.html#gaab5346904b1ff858593dac24a2d73f6d">More...</a><br /></td></tr>
<tr class="separator:gaab5346904b1ff858593dac24a2d73f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab988bd077b94e1d8a07700d5aaf12565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gab988bd077b94e1d8a07700d5aaf12565">XDP_RX_MIN_VOLTAGE_SWING_CR_OPT_VS_NA</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:gab988bd077b94e1d8a07700d5aaf12565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Not applicable.  <a href="group__dp__v6__0.html#gab988bd077b94e1d8a07700d5aaf12565">More...</a><br /></td></tr>
<tr class="separator:gab988bd077b94e1d8a07700d5aaf12565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e67f3ded8c61ff653b8c3dac0715b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9e67f3ded8c61ff653b8c3dac0715b26">XDP_RX_MIN_VOLTAGE_SWING_VS_SWEEP_CNT_MASK</a>&#160;&#160;&#160;0x000070</td></tr>
<tr class="memdesc:ga9e67f3ded8c61ff653b8c3dac0715b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage swing sweep count.  <a href="group__dp__v6__0.html#ga9e67f3ded8c61ff653b8c3dac0715b26">More...</a><br /></td></tr>
<tr class="separator:ga9e67f3ded8c61ff653b8c3dac0715b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a845176bbb9ed400e87754d51e9684f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7a845176bbb9ed400e87754d51e9684f">XDP_RX_MIN_VOLTAGE_SWING_VS_SWEEP_CNT_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7a845176bbb9ed400e87754d51e9684f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for voltage swing sweep count.  <a href="group__dp__v6__0.html#ga7a845176bbb9ed400e87754d51e9684f">More...</a><br /></td></tr>
<tr class="separator:ga7a845176bbb9ed400e87754d51e9684f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ae051209f04c5142063aafaf65af92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga07ae051209f04c5142063aafaf65af92">XDP_RX_MIN_VOLTAGE_SWING_SET_VS_MASK</a>&#160;&#160;&#160;0x000300</td></tr>
<tr class="memdesc:ga07ae051209f04c5142063aafaf65af92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set voltage swing level.  <a href="group__dp__v6__0.html#ga07ae051209f04c5142063aafaf65af92">More...</a><br /></td></tr>
<tr class="separator:ga07ae051209f04c5142063aafaf65af92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa923990a353e73d1ad28e6ba6f3416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7aa923990a353e73d1ad28e6ba6f3416">XDP_RX_MIN_VOLTAGE_SWING_SET_VS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7aa923990a353e73d1ad28e6ba6f3416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for voltage swing setting.  <a href="group__dp__v6__0.html#ga7aa923990a353e73d1ad28e6ba6f3416">More...</a><br /></td></tr>
<tr class="separator:ga7aa923990a353e73d1ad28e6ba6f3416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d13a61147a460262f3312560070c221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga2d13a61147a460262f3312560070c221">XDP_RX_MIN_VOLTAGE_SWING_CE_OPT_MASK</a>&#160;&#160;&#160;0x000C00</td></tr>
<tr class="memdesc:ga2d13a61147a460262f3312560070c221"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel equalization options.  <a href="group__dp__v6__0.html#ga2d13a61147a460262f3312560070c221">More...</a><br /></td></tr>
<tr class="separator:ga2d13a61147a460262f3312560070c221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb21a4f37ff2704e1aa716e336a438bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gacb21a4f37ff2704e1aa716e336a438bd">XDP_RX_MIN_VOLTAGE_SWING_CE_OPT_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gacb21a4f37ff2704e1aa716e336a438bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for channel equalization options.  <a href="group__dp__v6__0.html#gacb21a4f37ff2704e1aa716e336a438bd">More...</a><br /></td></tr>
<tr class="separator:gacb21a4f37ff2704e1aa716e336a438bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf585fb9004b9c8ad6b5508eb9ee51977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gaf585fb9004b9c8ad6b5508eb9ee51977">XDP_RX_MIN_VOLTAGE_SWING_CE_OPT_PE_INC</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gaf585fb9004b9c8ad6b5508eb9ee51977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment pre-emphasis adjust request every training iteration until maximum level, SET_PE, is reached.  <a href="group__dp__v6__0.html#gaf585fb9004b9c8ad6b5508eb9ee51977">More...</a><br /></td></tr>
<tr class="separator:gaf585fb9004b9c8ad6b5508eb9ee51977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c89f300e72c996ec4703678090526c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga1c89f300e72c996ec4703678090526c4">XDP_RX_MIN_VOLTAGE_SWING_CE_OPT_PE_HOLD</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga1c89f300e72c996ec4703678090526c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold adjust request to SET_PE.  <a href="group__dp__v6__0.html#ga1c89f300e72c996ec4703678090526c4">More...</a><br /></td></tr>
<tr class="separator:ga1c89f300e72c996ec4703678090526c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8d9d6c7e373a68da232909e0a4ecf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga8d8d9d6c7e373a68da232909e0a4ecf5">XDP_RX_MIN_VOLTAGE_SWING_CE_OPT_PE_TABLE</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga8d8d9d6c7e373a68da232909e0a4ecf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick pre-emphasis values from PE_TABLE.  <a href="group__dp__v6__0.html#ga8d8d9d6c7e373a68da232909e0a4ecf5">More...</a><br /></td></tr>
<tr class="separator:ga8d8d9d6c7e373a68da232909e0a4ecf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4060faecb6933355f42ed29ce8cb3c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4060faecb6933355f42ed29ce8cb3c7b">XDP_RX_MIN_VOLTAGE_SWING_CE_OPT_VS_NA</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga4060faecb6933355f42ed29ce8cb3c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Not applicable.  <a href="group__dp__v6__0.html#ga4060faecb6933355f42ed29ce8cb3c7b">More...</a><br /></td></tr>
<tr class="separator:ga4060faecb6933355f42ed29ce8cb3c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0137d60922addace9db66e5434a211a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0137d60922addace9db66e5434a211a7">XDP_RX_MIN_VOLTAGE_SWING_SET_PE_MASK</a>&#160;&#160;&#160;0x003000</td></tr>
<tr class="memdesc:ga0137d60922addace9db66e5434a211a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set pre-emphasis level.  <a href="group__dp__v6__0.html#ga0137d60922addace9db66e5434a211a7">More...</a><br /></td></tr>
<tr class="separator:ga0137d60922addace9db66e5434a211a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1baaf28f60c419f619bd2ca0297912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga9f1baaf28f60c419f619bd2ca0297912">XDP_RX_MIN_VOLTAGE_SWING_SET_PE_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga9f1baaf28f60c419f619bd2ca0297912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for pre-emphasis setting.  <a href="group__dp__v6__0.html#ga9f1baaf28f60c419f619bd2ca0297912">More...</a><br /></td></tr>
<tr class="separator:ga9f1baaf28f60c419f619bd2ca0297912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6febf2fa099116d447e6daf4e9cc8b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga6febf2fa099116d447e6daf4e9cc8b81">XDP_RX_MIN_VOLTAGE_SWING_PE_TABLE_MASK</a>(Iteration)&#160;&#160;&#160;(0x3 &lt;&lt; (14 + ((Iteration - 1) * 2)))</td></tr>
<tr class="memdesc:ga6febf2fa099116d447e6daf4e9cc8b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Table specifying what pre-emphasis level to request for each training iteration.  <a href="group__dp__v6__0.html#ga6febf2fa099116d447e6daf4e9cc8b81">More...</a><br /></td></tr>
<tr class="separator:ga6febf2fa099116d447e6daf4e9cc8b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4665caa5c18e491797b15ace34fad67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4665caa5c18e491797b15ace34fad67a">XDP_RX_MIN_VOLTAGE_SWING_PE_TABLE_SHIFT</a>(Iteration)&#160;&#160;&#160;(14 + ((Iteration - 1) * 2))</td></tr>
<tr class="memdesc:ga4665caa5c18e491797b15ace34fad67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for pre-emphasis table.  <a href="group__dp__v6__0.html#ga4665caa5c18e491797b15ace34fad67a">More...</a><br /></td></tr>
<tr class="separator:ga4665caa5c18e491797b15ace34fad67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dba026b6e48f57829853ae28d12e2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga0dba026b6e48f57829853ae28d12e2f9">XDP_RX_CDR_CONTROL_CONFIG_TDLOCK_TO_MASK</a>&#160;&#160;&#160;0x000FFFFF</td></tr>
<tr class="memdesc:ga0dba026b6e48f57829853ae28d12e2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the CDR tDLOCK timeout value.  <a href="group__dp__v6__0.html#ga0dba026b6e48f57829853ae28d12e2f9">More...</a><br /></td></tr>
<tr class="separator:ga0dba026b6e48f57829853ae28d12e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f6d318038cf5e19a7f0967dee81d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#gad0f6d318038cf5e19a7f0967dee81d42">XDP_RX_CDR_CONTROL_CONFIG_TDLOCK_DP159</a>&#160;&#160;&#160;0x1388</td></tr>
<tr class="memdesc:gad0f6d318038cf5e19a7f0967dee81d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">CDR tDLOCK calibration value using DP159.  <a href="group__dp__v6__0.html#gad0f6d318038cf5e19a7f0967dee81d42">More...</a><br /></td></tr>
<tr class="separator:gad0f6d318038cf5e19a7f0967dee81d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aef8ef9ca88c70634ad96ed3299e6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga4aef8ef9ca88c70634ad96ed3299e6eb">XDP_RX_CDR_CONTROL_CONFIG_DFE_CTRL_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga4aef8ef9ca88c70634ad96ed3299e6eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use DFE control.  <a href="group__dp__v6__0.html#ga4aef8ef9ca88c70634ad96ed3299e6eb">More...</a><br /></td></tr>
<tr class="separator:ga4aef8ef9ca88c70634ad96ed3299e6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7595dddd440bba7405d9fe6e10ee3ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dp__v6__0.html#ga7595dddd440bba7405d9fe6e10ee3ccc">XDP_RX_CDR_CONTROL_CONFIG_DISABLE_TIMEOUT</a>&#160;&#160;&#160;0X40000000</td></tr>
<tr class="memdesc:ga7595dddd440bba7405d9fe6e10ee3ccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout for MST mode.  <a href="group__dp__v6__0.html#ga7595dddd440bba7405d9fe6e10ee3ccc">More...</a><br /></td></tr>
<tr class="separator:ga7595dddd440bba7405d9fe6e10ee3ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Receiver capability field.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Address mapping for the DisplayPort Configuration Data (DPCD) of the downstream device. </p>
</div></td></tr>
<tr class="memitem:gac662a6c41e023382e67be747d89b0de2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_REV</b>&#160;&#160;&#160;0x00000</td></tr>
<tr class="separator:gac662a6c41e023382e67be747d89b0de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052ec12d004867afc40ad2ee31342d2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LINK_RATE</b>&#160;&#160;&#160;0x00001</td></tr>
<tr class="separator:ga052ec12d004867afc40ad2ee31342d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29a7245c24a4d6f65e62951a0467bc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LANE_COUNT</b>&#160;&#160;&#160;0x00002</td></tr>
<tr class="separator:gaf29a7245c24a4d6f65e62951a0467bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73d525d98de02a6d285c2551b202e70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_DOWNSPREAD</b>&#160;&#160;&#160;0x00003</td></tr>
<tr class="separator:gaa73d525d98de02a6d285c2551b202e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447b9d85a1cbfdcca2e6ad5f3a64cb41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_NORP_PWR_V_CAP</b>&#160;&#160;&#160;0x00004</td></tr>
<tr class="separator:ga447b9d85a1cbfdcca2e6ad5f3a64cb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89090e391d727f6ac10f3d281aded19d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_PRESENT</b>&#160;&#160;&#160;0x00005</td></tr>
<tr class="separator:ga89090e391d727f6ac10f3d281aded19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea307d11b13af0757073e93ec1540ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ML_CH_CODING_CAP</b>&#160;&#160;&#160;0x00006</td></tr>
<tr class="separator:gaaea307d11b13af0757073e93ec1540ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504c0d41cb62dacd2ba6c43d30b0defc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_COUNT_MSA_OUI</b>&#160;&#160;&#160;0x00007</td></tr>
<tr class="separator:ga504c0d41cb62dacd2ba6c43d30b0defc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034ef32879cd26776cf0afd9a1566893"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_PORT0_CAP_0</b>&#160;&#160;&#160;0x00008</td></tr>
<tr class="separator:ga034ef32879cd26776cf0afd9a1566893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05be3656ec4e2bc728d755bccdfe527f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_PORT0_CAP_1</b>&#160;&#160;&#160;0x00009</td></tr>
<tr class="separator:ga05be3656ec4e2bc728d755bccdfe527f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616a88cb8982cabd8b31fdbe02fb88ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_PORT1_CAP_0</b>&#160;&#160;&#160;0x0000A</td></tr>
<tr class="separator:ga616a88cb8982cabd8b31fdbe02fb88ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd754727b765ba3b9d1fa038962ede2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_PORT1_CAP_1</b>&#160;&#160;&#160;0x0000B</td></tr>
<tr class="separator:ga5cd754727b765ba3b9d1fa038962ede2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876f898ac0233307d3ede5839dceae67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_CAP</b>&#160;&#160;&#160;0x0000C</td></tr>
<tr class="separator:ga876f898ac0233307d3ede5839dceae67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290d4018fae2afb4ffcb0cd78bddb692"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_EDP_CFG_CAP</b>&#160;&#160;&#160;0x0000D</td></tr>
<tr class="separator:ga290d4018fae2afb4ffcb0cd78bddb692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac809d7be5852b4e181f48682742b4bec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAIN_AUX_RD_INTERVAL</b>&#160;&#160;&#160;0x0000E</td></tr>
<tr class="separator:gac809d7be5852b4e181f48682742b4bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3916cf308ee8e6c40ad7214027f3ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADAPTER_CAP</b>&#160;&#160;&#160;0x0000F</td></tr>
<tr class="separator:gacf3916cf308ee8e6c40ad7214027f3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdc238f47561384cb657603251b4d5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_CAP</b>&#160;&#160;&#160;0x00020</td></tr>
<tr class="separator:gaafdc238f47561384cb657603251b4d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb7b74869240e946961d871dcef1b35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MSTM_CAP</b>&#160;&#160;&#160;0x00021</td></tr>
<tr class="separator:gaecb7b74869240e946961d871dcef1b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9eebb7efb30b01bcc55b7d7816bff8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_NUM_AUDIO_EPS</b>&#160;&#160;&#160;0x00022</td></tr>
<tr class="separator:gaad9eebb7efb30b01bcc55b7d7816bff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546f6b4b007901f5e4ff07f5218f87c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AV_GRANULARITY</b>&#160;&#160;&#160;0x00023</td></tr>
<tr class="separator:ga546f6b4b007901f5e4ff07f5218f87c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db4e972086a606dd8905ef51009783f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUD_DEC_LAT_7_0</b>&#160;&#160;&#160;0x00024</td></tr>
<tr class="separator:ga7db4e972086a606dd8905ef51009783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb1dc81c3aa1f67521d4532f8e27f26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUD_DEC_LAT_15_8</b>&#160;&#160;&#160;0x00025</td></tr>
<tr class="separator:ga5fb1dc81c3aa1f67521d4532f8e27f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf640acde9bf445e3a9a121897145e9da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUD_PP_LAT_7_0</b>&#160;&#160;&#160;0x00026</td></tr>
<tr class="separator:gaf640acde9bf445e3a9a121897145e9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafe50ae8654d8b5fcd74a4b078477bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUD_PP_LAT_15_8</b>&#160;&#160;&#160;0x00027</td></tr>
<tr class="separator:gaaafe50ae8654d8b5fcd74a4b078477bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84d2d8377eaa1fee2086784cd549fa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_VID_INTER_LAT</b>&#160;&#160;&#160;0x00028</td></tr>
<tr class="separator:gae84d2d8377eaa1fee2086784cd549fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9004f8ee2a474d1fb3ff0224c00050ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_VID_PROG_LAT</b>&#160;&#160;&#160;0x00029</td></tr>
<tr class="separator:ga9004f8ee2a474d1fb3ff0224c00050ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9385a147b5597d60ff1b2bd5b8b28ff6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_REP_LAT</b>&#160;&#160;&#160;0x0002A</td></tr>
<tr class="separator:ga9385a147b5597d60ff1b2bd5b8b28ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5ce9c0e49def926bf89f255e9d1525"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUD_DEL_INS_7_0</b>&#160;&#160;&#160;0x0002B</td></tr>
<tr class="separator:gadf5ce9c0e49def926bf89f255e9d1525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf04fe81f7fe50b660c49ca441e043f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUD_DEL_INS_15_8</b>&#160;&#160;&#160;0x0002C</td></tr>
<tr class="separator:gabf04fe81f7fe50b660c49ca441e043f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9949620581c1a22f8682fec6447ceb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUD_DEL_INS_23_16</b>&#160;&#160;&#160;0x0002D</td></tr>
<tr class="separator:gaf9949620581c1a22f8682fec6447ceb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85c6855763e1868e499a899d89ec406"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_GUID</b>&#160;&#160;&#160;0x00030</td></tr>
<tr class="separator:gab85c6855763e1868e499a899d89ec406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75501de1c3447a80b9f8f143be28451c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_GTC_VALUE_7_0</b>&#160;&#160;&#160;0x00054</td></tr>
<tr class="separator:ga75501de1c3447a80b9f8f143be28451c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5dcad02ff605bdcc0f9b3cf666f5e07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_GTC_VALUE_15_8</b>&#160;&#160;&#160;0x00055</td></tr>
<tr class="separator:gac5dcad02ff605bdcc0f9b3cf666f5e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd5f707b0464c95d78fcb2aea657281"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_GTC_VALUE_23_16</b>&#160;&#160;&#160;0x00056</td></tr>
<tr class="separator:gaabd5f707b0464c95d78fcb2aea657281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bb4be4742c5c7ce73253cec69bbf9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_GTC_VALUE_31_24</b>&#160;&#160;&#160;0x00057</td></tr>
<tr class="separator:ga88bb4be4742c5c7ce73253cec69bbf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d6524f4e809e6806b78b5492c2ea76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_GTC_MSTR_REQ</b>&#160;&#160;&#160;0x00058</td></tr>
<tr class="separator:gaa3d6524f4e809e6806b78b5492c2ea76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3954a74fa6fe1de341bea3f421d69b70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_GTC_FREQ_LOCK_DONE</b>&#160;&#160;&#160;0x00059</td></tr>
<tr class="separator:ga3954a74fa6fe1de341bea3f421d69b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb35c7b3aad54ba171f0a3fda16a1db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_0_CAP</b>&#160;&#160;&#160;0x00080</td></tr>
<tr class="separator:ga7cb35c7b3aad54ba171f0a3fda16a1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9261e67ff471fdba774cc498363c5a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_1_CAP</b>&#160;&#160;&#160;0x00081</td></tr>
<tr class="separator:gaa9261e67ff471fdba774cc498363c5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db24b4a67701bd595613678197ea749"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_2_CAP</b>&#160;&#160;&#160;0x00082</td></tr>
<tr class="separator:ga3db24b4a67701bd595613678197ea749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f2ffd2df771ae5ee6dfb75b6e62199"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_3_CAP</b>&#160;&#160;&#160;0x00083</td></tr>
<tr class="separator:ga58f2ffd2df771ae5ee6dfb75b6e62199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdae981128a4711c743644c8259b1fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_0_DET_CAP</b>&#160;&#160;&#160;0x00080</td></tr>
<tr class="separator:ga6fdae981128a4711c743644c8259b1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5ad393683cea75fa3cf15c57b36233"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_1_DET_CAP</b>&#160;&#160;&#160;0x00084</td></tr>
<tr class="separator:ga6b5ad393683cea75fa3cf15c57b36233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab251701507031cd8f9775cebdbdaa7c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_2_DET_CAP</b>&#160;&#160;&#160;0x00088</td></tr>
<tr class="separator:gab251701507031cd8f9775cebdbdaa7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d154e5f6d19862153de123ded637c38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_3_DET_CAP</b>&#160;&#160;&#160;0x0008C</td></tr>
<tr class="separator:ga2d154e5f6d19862153de123ded637c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Link configuration field.</div></td></tr>
<tr class="memitem:ga0ec8c347d80861e6e41e26313f082f5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_BW_SET</b>&#160;&#160;&#160;0x00100</td></tr>
<tr class="separator:ga0ec8c347d80861e6e41e26313f082f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916f9d00f68b531cfd871ae12ebd2aa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_COUNT_SET</b>&#160;&#160;&#160;0x00101</td></tr>
<tr class="separator:ga916f9d00f68b531cfd871ae12ebd2aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5de48b523aa50d87703d01221771c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET</b>&#160;&#160;&#160;0x00102</td></tr>
<tr class="separator:gaab5de48b523aa50d87703d01221771c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51ea0bd287955c5436e93ddf55a4847"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE0_SET</b>&#160;&#160;&#160;0x00103</td></tr>
<tr class="separator:gad51ea0bd287955c5436e93ddf55a4847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00406d4ba422dd1bff6fd4de5e7f247c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE1_SET</b>&#160;&#160;&#160;0x00104</td></tr>
<tr class="separator:ga00406d4ba422dd1bff6fd4de5e7f247c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd1f067b9372b0009884128ba00ffe6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE2_SET</b>&#160;&#160;&#160;0x00105</td></tr>
<tr class="separator:ga6cd1f067b9372b0009884128ba00ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b055479402515e93ff2234718a10218"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE3_SET</b>&#160;&#160;&#160;0x00106</td></tr>
<tr class="separator:ga9b055479402515e93ff2234718a10218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2f55b5d4f819574f878cb92dbd417c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSPREAD_CTRL</b>&#160;&#160;&#160;0x00107</td></tr>
<tr class="separator:ga9e2f55b5d4f819574f878cb92dbd417c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc681d6aef392c11af1c8e2dd7be2eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ML_CH_CODING_SET</b>&#160;&#160;&#160;0x00108</td></tr>
<tr class="separator:ga8bc681d6aef392c11af1c8e2dd7be2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45774a08c6d05bbfcfc5edb1905e3520"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_SET</b>&#160;&#160;&#160;0x00109</td></tr>
<tr class="separator:ga45774a08c6d05bbfcfc5edb1905e3520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20150d5a88963c61c908c8b510a1ba1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_EDP_CFG_SET</b>&#160;&#160;&#160;0x0010A</td></tr>
<tr class="separator:gae20150d5a88963c61c908c8b510a1ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae583069832eb4ffc1e29941fd0d939ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_QUAL_LANE0_SET</b>&#160;&#160;&#160;0x0010B</td></tr>
<tr class="separator:gae583069832eb4ffc1e29941fd0d939ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb66d8d0b876ba41277802ba0efc5227"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_QUAL_LANE1_SET</b>&#160;&#160;&#160;0x0010C</td></tr>
<tr class="separator:gacb66d8d0b876ba41277802ba0efc5227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d48d83c39a886c01bc0ab84a2880ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_QUAL_LANE2_SET</b>&#160;&#160;&#160;0x0010D</td></tr>
<tr class="separator:ga82d48d83c39a886c01bc0ab84a2880ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0019618bd2944bbdb72bd38b62f25b8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_QUAL_LANE3_SET</b>&#160;&#160;&#160;0x0010E</td></tr>
<tr class="separator:ga0019618bd2944bbdb72bd38b62f25b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d8c3f9705157126bf6b0d51d00321"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE0_1_SET2</b>&#160;&#160;&#160;0x0010F</td></tr>
<tr class="separator:gac04d8c3f9705157126bf6b0d51d00321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03472915c52d9eaa1b4f4889ab4d64f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE2_3_SET2</b>&#160;&#160;&#160;0x00110</td></tr>
<tr class="separator:gac03472915c52d9eaa1b4f4889ab4d64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423ac08d98c9f3baf9849c000e317432"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MSTM_CTRL</b>&#160;&#160;&#160;0x00111</td></tr>
<tr class="separator:ga423ac08d98c9f3baf9849c000e317432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bb27954034c1464dee3cd7180e438c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUDIO_DELAY_7_0</b>&#160;&#160;&#160;0x00112</td></tr>
<tr class="separator:ga20bb27954034c1464dee3cd7180e438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108221bd80c9fa1218c841f0120a0199"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUDIO_DELAY_15_8</b>&#160;&#160;&#160;0x00113</td></tr>
<tr class="separator:ga108221bd80c9fa1218c841f0120a0199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d1d91a34f30957b11a5c4fdb256658"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_AUDIO_DELAY_23_6</b>&#160;&#160;&#160;0x00114</td></tr>
<tr class="separator:gad7d1d91a34f30957b11a5c4fdb256658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171bcf6f493f2c4593004f7b6a2c67b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_UPSTREAM_DEVICE_DP_PWR_NEED</b>&#160;&#160;&#160;0x00118</td></tr>
<tr class="separator:ga171bcf6f493f2c4593004f7b6a2c67b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfa8defe2562b9476f958161864cb85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_MODE_CTRL</b>&#160;&#160;&#160;0x00120</td></tr>
<tr class="separator:ga0cfa8defe2562b9476f958161864cb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace040f57ad75c37eb198229b918f67c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_FORWARD_CH_DRIVE_SET</b>&#160;&#160;&#160;0x00121</td></tr>
<tr class="separator:gace040f57ad75c37eb198229b918f67c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7888ec58c85edff6b5985801cf780180"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_BACK_CH_STATUS</b>&#160;&#160;&#160;0x00122</td></tr>
<tr class="separator:ga7888ec58c85edff6b5985801cf780180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a32c6d4d293ee776d4a54537bf1794"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_BACK_CH_SYMBOL_ERROR_COUNT</b>&#160;&#160;&#160;0x00123</td></tr>
<tr class="separator:ga96a32c6d4d293ee776d4a54537bf1794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbb4fe014b435625112c7ad26a161d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_BACK_CH_TRAINING_PATTERN_TIME</b>&#160;&#160;&#160;0x00125</td></tr>
<tr class="separator:gaadbb4fe014b435625112c7ad26a161d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32254a12e7e480688ee91bc09dae1cbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TX_GTC_VALUE_7_0</b>&#160;&#160;&#160;0x00154</td></tr>
<tr class="separator:ga32254a12e7e480688ee91bc09dae1cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf436c6b2528e5d8ade68283747830e00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TX_GTC_VALUE_15_8</b>&#160;&#160;&#160;0x00155</td></tr>
<tr class="separator:gaf436c6b2528e5d8ade68283747830e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08c3be4789eb0589bedbbbe9675c065"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TX_GTC_VALUE_23_16</b>&#160;&#160;&#160;0x00156</td></tr>
<tr class="separator:gae08c3be4789eb0589bedbbbe9675c065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65db1189e2d622a2478285748a53b6d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TX_GTC_VALUE_31_24</b>&#160;&#160;&#160;0x00157</td></tr>
<tr class="separator:ga65db1189e2d622a2478285748a53b6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637acb4a43d6a5e2fc34f30124497f34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_GTC_VALUE_PHASE_SKEW_EN</b>&#160;&#160;&#160;0x00158</td></tr>
<tr class="separator:ga637acb4a43d6a5e2fc34f30124497f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90960494fa4832c52c519cb0f35313a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TX_GTC_FREQ_LOCK_DONE</b>&#160;&#160;&#160;0x00159</td></tr>
<tr class="separator:ga90960494fa4832c52c519cb0f35313a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7434aedbf7731f7d6203eff1ada9b3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADAPTER_CTRL</b>&#160;&#160;&#160;0x001A0</td></tr>
<tr class="separator:gaf7434aedbf7731f7d6203eff1ada9b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4289ec2802516dd48469ec35b721adcb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_BRANCH_DEVICE_CTRL</b>&#160;&#160;&#160;0x001A1</td></tr>
<tr class="separator:ga4289ec2802516dd48469ec35b721adcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9831e3e027e1c44ade7b7432c655171"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_PAYLOAD_ALLOCATE_SET</b>&#160;&#160;&#160;0x001C0</td></tr>
<tr class="separator:gad9831e3e027e1c44ade7b7432c655171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c64a23f6989326cf04bf3995abc98d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_PAYLOAD_ALLOCATE_START_TIME_SLOT</b>&#160;&#160;&#160;0x001C1</td></tr>
<tr class="separator:ga94c64a23f6989326cf04bf3995abc98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d89fa73f8320b8db7c2526fddb75e0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT</b>&#160;&#160;&#160;0x001C2</td></tr>
<tr class="separator:ga1d89fa73f8320b8db7c2526fddb75e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Link/sink status field.</div></td></tr>
<tr class="memitem:ga674e54eb5cb253b3ea1f149413538c59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_COUNT</b>&#160;&#160;&#160;0x00200</td></tr>
<tr class="separator:ga674e54eb5cb253b3ea1f149413538c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f0afe6741e5e23fbd4a6bdfe12703"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DEVICE_SERVICE_IRQ</b>&#160;&#160;&#160;0x00201</td></tr>
<tr class="separator:ga821f0afe6741e5e23fbd4a6bdfe12703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474d3cb38aede5752d1c2bea2eb36b50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_0_1</b>&#160;&#160;&#160;0x00202</td></tr>
<tr class="separator:ga474d3cb38aede5752d1c2bea2eb36b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717bb3d85fbdbee9ab89ea20deb3ed92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_2_3</b>&#160;&#160;&#160;0x00203</td></tr>
<tr class="separator:ga717bb3d85fbdbee9ab89ea20deb3ed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227e9e6946d2c5d73218839ffd323279"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_ALIGN_STATUS_UPDATED</b>&#160;&#160;&#160;0x00204</td></tr>
<tr class="separator:ga227e9e6946d2c5d73218839ffd323279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21012b327d59ba2fb1781869baf2467"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_STATUS</b>&#160;&#160;&#160;0x00205</td></tr>
<tr class="separator:gaf21012b327d59ba2fb1781869baf2467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530257b1e3621048c724bc9df2066355"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_0_1</b>&#160;&#160;&#160;0x00206</td></tr>
<tr class="separator:ga530257b1e3621048c724bc9df2066355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2725e04032b62324c5a8b05d466299"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_2_3</b>&#160;&#160;&#160;0x00207</td></tr>
<tr class="separator:ga5e2725e04032b62324c5a8b05d466299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07d83dfb45281d89419ff63540af8a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_SCORE_LANE_0</b>&#160;&#160;&#160;0x00208</td></tr>
<tr class="separator:gaf07d83dfb45281d89419ff63540af8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab460d33cee161d8bc879298c920fcb83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_SCORE_LANE_1</b>&#160;&#160;&#160;0x00209</td></tr>
<tr class="separator:gab460d33cee161d8bc879298c920fcb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe59855044501a25bd4121a9c52ba76e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_SCORE_LANE_2</b>&#160;&#160;&#160;0x0020A</td></tr>
<tr class="separator:gafe59855044501a25bd4121a9c52ba76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c69ae87596118f36f9860f179333ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_SCORE_LANE_3</b>&#160;&#160;&#160;0x0020B</td></tr>
<tr class="separator:ga28c69ae87596118f36f9860f179333ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249ff8d7336050c19746944aa85a22ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2</b>&#160;&#160;&#160;0x0020C</td></tr>
<tr class="separator:ga249ff8d7336050c19746944aa85a22ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fba174104e30ff4aa53611c2631805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_FORWARD_CH_SYMBOL_ERROR_COUNT</b>&#160;&#160;&#160;0x0020D</td></tr>
<tr class="separator:ga68fba174104e30ff4aa53611c2631805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb26863a168a11683bf8edef2b969c77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_0</b>&#160;&#160;&#160;0x00210</td></tr>
<tr class="separator:gabb26863a168a11683bf8edef2b969c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece1232a767165eaad3ac7ad9bb0c6bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_1</b>&#160;&#160;&#160;0x00212</td></tr>
<tr class="separator:gaece1232a767165eaad3ac7ad9bb0c6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2d7f56202debc0693ffe4cc8f28acd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_2</b>&#160;&#160;&#160;0x00214</td></tr>
<tr class="separator:gacc2d7f56202debc0693ffe4cc8f28acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ffabc668b7bb2c677da04816d0f282"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_3</b>&#160;&#160;&#160;0x00216</td></tr>
<tr class="separator:ga10ffabc668b7bb2c677da04816d0f282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Automated testing sub-field.</div></td></tr>
<tr class="memitem:gab798cc97d1ce3a6aa08dfaee5d1e4458"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_FORWARD_CH_STATUS</b>&#160;&#160;&#160;0x00280</td></tr>
<tr class="separator:gab798cc97d1ce3a6aa08dfaee5d1e4458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b94eb8063fa2aea6e5bb9fad451eae1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_BACK_CH_DRIVE_SET</b>&#160;&#160;&#160;0x00281</td></tr>
<tr class="separator:ga7b94eb8063fa2aea6e5bb9fad451eae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c571d3983f44db592143366e2e6cf08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_BACK_CH_SYM_ERR_COUNT_CTRL</b>&#160;&#160;&#160;0x00282</td></tr>
<tr class="separator:ga7c571d3983f44db592143366e2e6cf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89899cb8fd011b6d138e13007c46a280"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_PAYLOAD_TABLE_UPDATE_STATUS</b>&#160;&#160;&#160;0x002C0</td></tr>
<tr class="separator:ga89899cb8fd011b6d138e13007c46a280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6a60df9fe3fe468513b31d733131de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_VC_PAYLOAD_ID_SLOT</b>(SlotNum)&#160;&#160;&#160;(XDP_DPCD_PAYLOAD_TABLE_UPDATE_STATUS + SlotNum)</td></tr>
<tr class="separator:ga7e6a60df9fe3fe468513b31d733131de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Sink control field.</div></td></tr>
<tr class="memitem:ga51c0d5677a24848c68320dfca88713ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SET_POWER_DP_PWR_VOLTAGE</b>&#160;&#160;&#160;0x00600</td></tr>
<tr class="separator:ga51c0d5677a24848c68320dfca88713ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Sideband message buffers.</div></td></tr>
<tr class="memitem:ga7704080bb3f46634554995b7eccaec49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWN_REQ</b>&#160;&#160;&#160;0x01000</td></tr>
<tr class="separator:ga7704080bb3f46634554995b7eccaec49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa6e0a933debfa25663e63732c95fa0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_UP_REP</b>&#160;&#160;&#160;0x01200</td></tr>
<tr class="separator:ga3aa6e0a933debfa25663e63732c95fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61854991a3a413757338f078ad61a26c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWN_REP</b>&#160;&#160;&#160;0x01400</td></tr>
<tr class="separator:ga61854991a3a413757338f078ad61a26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1777ca4ca0e17367501da5864af28b8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_UP_REQ</b>&#160;&#160;&#160;0x01600</td></tr>
<tr class="separator:ga1777ca4ca0e17367501da5864af28b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Event status indicator field.</div></td></tr>
<tr class="memitem:gac7b8d303bcc3c0bf1b15b29bc78692f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_COUNT_ESI</b>&#160;&#160;&#160;0x02002</td></tr>
<tr class="separator:gac7b8d303bcc3c0bf1b15b29bc78692f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd7be034a6fde1ac2e4e11ca4977f17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI0</b>&#160;&#160;&#160;0x02003</td></tr>
<tr class="separator:gabbd7be034a6fde1ac2e4e11ca4977f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a2b89c23583fbc90b1abfad7fccf66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI1</b>&#160;&#160;&#160;0x02004</td></tr>
<tr class="separator:ga04a2b89c23583fbc90b1abfad7fccf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8e1116fd5452abad49692003fc98b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_LINK_SERVICE_IRQ_VECTOR_ESI0</b>&#160;&#160;&#160;0x02005</td></tr>
<tr class="separator:ga2c8e1116fd5452abad49692003fc98b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0387d69fb69c9c78463d9646f5c60d6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_LANE0_1_STATUS</b>&#160;&#160;&#160;0x0200C</td></tr>
<tr class="separator:ga0387d69fb69c9c78463d9646f5c60d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f993ef96eaadba1a6fc11ffedbdd48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_LANE2_3_STATUS</b>&#160;&#160;&#160;0x0200D</td></tr>
<tr class="separator:gad7f993ef96eaadba1a6fc11ffedbdd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fb0f7ab01562540d3c2b2413d0e814"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_ALIGN_STATUS_UPDATED_ESI</b>&#160;&#160;&#160;0x0200E</td></tr>
<tr class="separator:ga94fb0f7ab01562540d3c2b2413d0e814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad889535a1927a90fc3e53e775b26a41c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_STATUS_ESI</b>&#160;&#160;&#160;0x0200F</td></tr>
<tr class="separator:gad889535a1927a90fc3e53e775b26a41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Field addresses and sizes.</div></td></tr>
<tr class="memitem:ga7ab14d900ed09a2cff6db5f8f3d6c268"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RECEIVER_CAP_FIELD_START</b>&#160;&#160;&#160;XDP_DPCD_REV</td></tr>
<tr class="separator:ga7ab14d900ed09a2cff6db5f8f3d6c268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08e276c6e6435a008bb6bfe773f4935"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RECEIVER_CAP_FIELD_SIZE</b>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:gac08e276c6e6435a008bb6bfe773f4935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca54e5d75beaec50cb8946e5abb248f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_CFG_FIELD_START</b>&#160;&#160;&#160;XDP_DPCD_LINK_BW_SET</td></tr>
<tr class="separator:ga4ca54e5d75beaec50cb8946e5abb248f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9edffc5369d72b096b2163b995584d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_CFG_FIELD_SIZE</b>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ga6a9edffc5369d72b096b2163b995584d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5006e8554c8db160cd2e803cd2511ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_SINK_STATUS_FIELD_START</b>&#160;&#160;&#160;XDP_DPCD_SINK_COUNT</td></tr>
<tr class="separator:gab5006e8554c8db160cd2e803cd2511ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a422ef47237aede5b82f38d8a9af80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_SINK_STATUS_FIELD_SIZE</b>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:gab7a422ef47237aede5b82f38d8a9af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Receiver capability field masks,</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>shifts, and register values. </p>
</div></td></tr>
<tr class="memitem:gaf7fbd2d53fd8afde227e85de113eb4ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_REV_MNR_MASK</b>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:gaf7fbd2d53fd8afde227e85de113eb4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d81f9ab2c9a8b0d397147f451dfeee7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_REV_MJR_MASK</b>&#160;&#160;&#160;0xF0</td></tr>
<tr class="separator:ga7d81f9ab2c9a8b0d397147f451dfeee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea1e2d6f6c769242fb2596b790e801b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_REV_MJR_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9ea1e2d6f6c769242fb2596b790e801b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acd8c11a31042ea2b2c94805476cbff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LINK_RATE_162GBPS</b>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:ga3acd8c11a31042ea2b2c94805476cbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab201c9544a34b177b13d6cd26cff3688"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LINK_RATE_270GBPS</b>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:gab201c9544a34b177b13d6cd26cff3688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea446082039507d673dfc4791fc2e577"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LINK_RATE_540GBPS</b>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:gaea446082039507d673dfc4791fc2e577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b77e50dc24513d327d0e816fe37ba90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LANE_COUNT_MASK</b>&#160;&#160;&#160;0x1F</td></tr>
<tr class="separator:ga2b77e50dc24513d327d0e816fe37ba90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5c8d649c2070935a3b5832c29f9f52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LANE_COUNT_1</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gace5c8d649c2070935a3b5832c29f9f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68f247eae3b5ddc578820fc23190f57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LANE_COUNT_2</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:gae68f247eae3b5ddc578820fc23190f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0752b7e14bf93d0fc781c3c5f05a0c96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_LANE_COUNT_4</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga0752b7e14bf93d0fc781c3c5f05a0c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28f79bf69b7fbd14bf6f046574f5024"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TPS3_SUPPORT_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:gab28f79bf69b7fbd14bf6f046574f5024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd140507fe4d563353e339c3160104f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ENHANCED_FRAME_SUPPORT_MASK</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:gacd140507fe4d563353e339c3160104f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9786daf29dd5f4d0dea27c492323777e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MAX_DOWNSPREAD_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga9786daf29dd5f4d0dea27c492323777e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9668ccba8f3e4a4aea66271555be4e44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_NO_AUX_HANDSHAKE_LINK_TRAIN_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga9668ccba8f3e4a4aea66271555be4e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abe30d67f8344ca20cc29187639fd7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_PRESENT_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga4abe30d67f8344ca20cc29187639fd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0379bb12a549e04bc8b363ca95e5914d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_TYPE_MASK</b>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:ga0379bb12a549e04bc8b363ca95e5914d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a59819dcdea5f3b1beb60110276f3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_TYPE_SHIFT</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga21a59819dcdea5f3b1beb60110276f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478fc8f50f3b9a1e1dd3cc8fb9d01f75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_TYPE_DP</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga478fc8f50f3b9a1e1dd3cc8fb9d01f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a801a154d9ea886de29a10422d92804"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_TYPE_AVGA_ADVII</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga0a801a154d9ea886de29a10422d92804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe18681f7f226fa92023f4e3450be4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_TYPE_DVI_HDMI_DPPP</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gacfe18681f7f226fa92023f4e3450be4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c995fd05f2ca55227712e8083d5fb60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_TYPE_OTHERS</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga8c995fd05f2ca55227712e8083d5fb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b56c33121157f7d1c22d137c03fd37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_FORMAT_CONV_MASK</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga45b56c33121157f7d1c22d137c03fd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b63ebb77528ea7f885120a1e3196fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_DCAP_INFO_AVAIL_MASK</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga28b63ebb77528ea7f885120a1e3196fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace97790c643898df59218979b13124f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ML_CH_CODING_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gace97790c643898df59218979b13124f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacc114cafda2f56412bd9127d268801"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_COUNT_MASK</b>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:gaeacc114cafda2f56412bd9127d268801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecb99f00a06ad1a3710e5b46a5380a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MSA_TIMING_PAR_IGNORED_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga7ecb99f00a06ad1a3710e5b46a5380a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60af9f79c479046042a588071b94a37f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_OUI_SUPPORT_MASK</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga60af9f79c479046042a588071b94a37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e07ffa01c3b44ec94e874593388bbf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_PORTX_CAP_0_LOCAL_EDID_PRESENT_MASK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga7e07ffa01c3b44ec94e874593388bbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652d7dcf34b2c57055b1a19d5dbe85e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_RX_PORTX_CAP_0_ASSOC_TO_PRECEDING_PORT_MASK</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga652d7dcf34b2c57055b1a19d5dbe85e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0947a042df919911014603036b438cad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_NONE</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga0947a042df919911014603036b438cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b75d5b239639d384011a5c3f9d6622"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_1KBIPS</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gac5b75d5b239639d384011a5c3f9d6622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056bfeb82fa43e38bfe33a573daad2da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_5KBIPS</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga056bfeb82fa43e38bfe33a573daad2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ea1c43250045c8dcbebcffbdc52fe4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_10KBIPS</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:gab4ea1c43250045c8dcbebcffbdc52fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3947017b940fc9495b754717c402cca7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_100KBIPS</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga3947017b940fc9495b754717c402cca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5c111342685537dce6fa89150b1639"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_400KBIPS</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga6a5c111342685537dce6fa89150b1639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530697de3d8d11e2dbf47ddfea2b0eb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_I2C_SPEED_CTL_1MBIPS</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga530697de3d8d11e2dbf47ddfea2b0eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a21c58934c367a83267a2ecdd2d4797"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAIN_AUX_RD_INT_100_400US</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga7a21c58934c367a83267a2ecdd2d4797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d7e75ac658da93b01774475b7cc8b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAIN_AUX_RD_INT_4MS</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga63d7e75ac658da93b01774475b7cc8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9419fb904a21c70a41be727b7017c7c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAIN_AUX_RD_INT_8MS</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga9419fb904a21c70a41be727b7017c7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac3510bd0c48fa4fbd5b5fed1be2499"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAIN_AUX_RD_INT_12MS</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga7ac3510bd0c48fa4fbd5b5fed1be2499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a9a030c3c61be6a3745c46e050f7e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAIN_AUX_RD_INT_16MS</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga00a9a030c3c61be6a3745c46e050f7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e62cdd82f00511b25dd264b3cc304fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_FAUX_CAP_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga7e62cdd82f00511b25dd264b3cc304fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052030b70775cd58c39c144b7baad51a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MST_CAP_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga052030b70775cd58c39c144b7baad51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac104dbc5086b631d3403b580617d8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_TYPE_MASK</b>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:ga5ac104dbc5086b631d3403b580617d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407e2b62975bb60851fa6426b6a70a87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_TYPE_DP</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga407e2b62975bb60851fa6426b6a70a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93d5bcd6a4d35e2a7e3bcf6b7d1b2fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_TYPE_AVGA</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gac93d5bcd6a4d35e2a7e3bcf6b7d1b2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16cad1f7e56f400b4212606d80b6f39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_TYPE_DVI</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gad16cad1f7e56f400b4212606d80b6f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648d58464c1cbc157af02dc93c22ca0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_TYPE_HDMI</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga648d58464c1cbc157af02dc93c22ca0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eac509b95af538ca9752d194886c94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_TYPE_OTHERS</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga27eac509b95af538ca9752d194886c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83210ab5915244750dce2d7345375bd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_TYPE_DPPP</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga83210ab5915244750dce2d7345375bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef82de2db8fb3da473c38c685a8f9c1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_HPD_MASK</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:gaef82de2db8fb3da473c38c685a8f9c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8bad713f0f15aae06cb5e8cd9db568"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_MASK</b>&#160;&#160;&#160;0xF0</td></tr>
<tr class="separator:gadf8bad713f0f15aae06cb5e8cd9db568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd675816acea5c06c4e4532d6ffa509"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7dd675816acea5c06c4e4532d6ffa509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcebf3cbc32e59705b1e965ee10cd5dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_60</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gadcebf3cbc32e59705b1e965ee10cd5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff31ee05ea1b3307c71fc01b4047c6b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_50</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaff31ee05ea1b3307c71fc01b4047c6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdae0905bc5e88a654f659078588a4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_60</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaebdae0905bc5e88a654f659078588a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c464e2c49fed72c40685de1ad8c9f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_50</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gae2c464e2c49fed72c40685de1ad8c9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2e2a83e96fc1badb472fecfdea3b30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_60</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gaad2e2a83e96fc1badb472fecfdea3b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd32bf5689d6f8ae5a8b3426f434598"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_50</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gafbd32bf5689d6f8ae5a8b3426f434598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904167f02601afc87b9ca4dd631a7fe6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga904167f02601afc87b9ca4dd631a7fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73e0887d634103ac8ae9d34122955fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_8</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa73e0887d634103ac8ae9d34122955fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3128b71f9ac477ad254c8d62f57cb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_10</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gade3128b71f9ac477ad254c8d62f57cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd150e23dc598445782bf5de093ef84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_12</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga4bd150e23dc598445782bf5de093ef84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269463bc1d7b15f2f27ac9ab458d1a5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_16</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga269463bc1d7b15f2f27ac9ab458d1a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ae096a17791519b121e8e87c311910"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_HDMI_DPPP_FS2FP_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gad6ae096a17791519b121e8e87c311910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc21da22a641ae0b80f076c1ee1a07eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_DVI_DL_MASK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:gacc21da22a641ae0b80f076c1ee1a07eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a1e12c9b5114e743e12e180d57773e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_DOWNSP_X_DCAP_DVI_HCD_MASK</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga31a1e12c9b5114e743e12e180d57773e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Link configuration field masks,</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>shifts, and register values. </p>
</div></td></tr>
<tr class="memitem:gabce4b1301a29c03c3d373d5dfbbb9511"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_BW_SET_162GBPS</b>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:gabce4b1301a29c03c3d373d5dfbbb9511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b8fe43ee27b0251479e83b1f3ca971"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_BW_SET_270GBPS</b>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:gaf1b8fe43ee27b0251479e83b1f3ca971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac5c64a3587add241787af639c63775"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LINK_BW_SET_540GBPS</b>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:ga1ac5c64a3587add241787af639c63775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bcfe19227f66f188a3f5d3c5f4f6530"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_COUNT_SET_MASK</b>&#160;&#160;&#160;0x1F</td></tr>
<tr class="separator:ga4bcfe19227f66f188a3f5d3c5f4f6530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f74af6339137895dc861d9c22b9ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_COUNT_SET_1</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga850f74af6339137895dc861d9c22b9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b2a7aa480508f990372d2ce8a60865"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_COUNT_SET_2</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga25b2a7aa480508f990372d2ce8a60865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78b489656787aeb0c0f3b78bc241dcb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_COUNT_SET_4</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:gaf78b489656787aeb0c0f3b78bc241dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f18831e7d884ad97e635825c6e2a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ENHANCED_FRAME_EN_MASK</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:gaed7f18831e7d884ad97e635825c6e2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aaf83dccbd7758791c4d92a31b5042e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SEL_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga6aaf83dccbd7758791c4d92a31b5042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68497aa68594b4e44f947149cf4d334"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SEL_OFF</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa68497aa68594b4e44f947149cf4d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e22cededd3738f6f5bee0285ed2c20b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SEL_TP1</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9e22cededd3738f6f5bee0285ed2c20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a10376132e2ee68a36ca319c00b25d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SEL_TP2</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga6a10376132e2ee68a36ca319c00b25d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f34bb1c5b716ba74c1ee54a94685eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SEL_TP3</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga50f34bb1c5b716ba74c1ee54a94685eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe683487cff006d01d2224b1825a1954"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_LQP_MASK</b>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:gafe683487cff006d01d2224b1825a1954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe02c937c1a7b1ccce5a242d11f2810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_LQP_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1fe02c937c1a7b1ccce5a242d11f2810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdc7b2af97384c35ce0bd8204c86cf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_LQP_OFF</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5fdc7b2af97384c35ce0bd8204c86cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfe8c4384ca8b836946f80a8570d893"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_LQP_D102_TEST</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gabdfe8c4384ca8b836946f80a8570d893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9317c2ffa4893e1cac49b586d7531cda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_LQP_SER_MES</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga9317c2ffa4893e1cac49b586d7531cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41b11206a77bdc1838d43d5217b27c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_LQP_PRBS7</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gae41b11206a77bdc1838d43d5217b27c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b977b426507733b7c1402bd1f236f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_REC_CLK_OUT_EN_MASK</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga88b977b426507733b7c1402bd1f236f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596a696cefbdd0961e403d4d5e63d7fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_SCRAMB_DIS_MASK</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga596a696cefbdd0961e403d4d5e63d7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a634a9764d35bc78f1b456529055b0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_SE_COUNT_SEL_MASK</b>&#160;&#160;&#160;0xC0</td></tr>
<tr class="separator:ga3a634a9764d35bc78f1b456529055b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d06801ef3b05f903a5b7d02661a0ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_SE_COUNT_SEL_SHIFT</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab0d06801ef3b05f903a5b7d02661a0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcac9ad6d298f8a9cf9ed66fe258a9da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_SE_COUNT_SEL_DE_ISE</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafcac9ad6d298f8a9cf9ed66fe258a9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7105b3309757d22be00c577622327961"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_SE_COUNT_SEL_DE</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7105b3309757d22be00c577622327961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8412e943605d78cea6311ae846780a3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TP_SET_SE_COUNT_SEL_ISE</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga8412e943605d78cea6311ae846780a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6339a90ad0812539bdb5a566ce03b31a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANEX_SET_VS_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga6339a90ad0812539bdb5a566ce03b31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87727bfda772df3b62c26c5874de3ec3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANEX_SET_MAX_VS_MASK</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga87727bfda772df3b62c26c5874de3ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a313b4a5cbddf0bdb1aee662a2e70ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANEX_SET_PE_MASK</b>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga5a313b4a5cbddf0bdb1aee662a2e70ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5155f93e3b73cb7ebfe7c332089f5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANEX_SET_PE_SHIFT</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafa5155f93e3b73cb7ebfe7c332089f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2a58254f2e4043c29ed802cabe2cb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANEX_SET_MAX_PE_MASK</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga7b2a58254f2e4043c29ed802cabe2cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf953a1f7a6bd929e43713ad5da151776"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SPREAD_AMP_MASK</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gaf953a1f7a6bd929e43713ad5da151776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d87f66a6189d3ca21d19951ac61b1c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MSA_TIMING_PAR_IGNORED_EN_MASK</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga9d87f66a6189d3ca21d19951ac61b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7ee570d919c127273718bc545f3667"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE_0_2_SET_PC2_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga9a7ee570d919c127273718bc545f3667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d39ac9a607a82ac7fbbe151462da83b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE_0_2_SET_MAX_PC2_MASK</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga6d39ac9a607a82ac7fbbe151462da83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96083b81a804bb19f77ca224f964630"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_MASK</b>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gaa96083b81a804bb19f77ca224f964630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e5017e7089133d4252e31e19122f25"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac6e5017e7089133d4252e31e19122f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d278b2e3c208bca1a6064a98518a079"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_TRAINING_LANE_1_3_SET_MAX_PC2_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga1d278b2e3c208bca1a6064a98518a079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3130acbca02abc076735822b823b1dbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_MST_EN_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga3130acbca02abc076735822b823b1dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd5c11aa8751e839a4a034d2c8c93fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_UP_REQ_EN_MASK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:gaebd5c11aa8751e839a4a034d2c8c93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c22b0742c43e6159236a224702e4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_UP_IS_SRC_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga663c22b0742c43e6159236a224702e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DisplayPort Configuration Data: Link/sink status field masks, shifts,</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>and register values. </p>
</div></td></tr>
<tr class="memitem:ga92979c6f3cbb7fde2dd25322d7c8086f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_COUNT_LOW_MASK</b>&#160;&#160;&#160;0x3F</td></tr>
<tr class="separator:ga92979c6f3cbb7fde2dd25322d7c8086f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9d2e35d1659d2e025fe5dc6a0dee42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_CP_READY_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:gacc9d2e35d1659d2e025fe5dc6a0dee42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922660213a9fdf107f2162ed7f817d1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_COUNT_HIGH_MASK</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga922660213a9fdf107f2162ed7f817d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185f2254e8b7458cf9e62ad3c05cc1d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_COUNT_HIGH_LOW_SHIFT</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga185f2254e8b7458cf9e62ad3c05cc1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d5e352823060dc9a84684290224b78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_0_CR_DONE_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gaf2d5e352823060dc9a84684290224b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258f2c22b015e2aca4171b609082408f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_0_CE_DONE_MASK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga258f2c22b015e2aca4171b609082408f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf500d0fd37f8ab0cde8dd3e9b57c369e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_0_SL_DONE_MASK</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:gaf500d0fd37f8ab0cde8dd3e9b57c369e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd34d6811f62a57366d1581cc4e66880"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_1_CR_DONE_MASK</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gacd34d6811f62a57366d1581cc4e66880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0069dad7628d75178bc2d625be1ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_1_CE_DONE_MASK</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:gaef0069dad7628d75178bc2d625be1ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8382bd3ef8b44bfe622fb82ba0116c57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_1_SL_DONE_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga8382bd3ef8b44bfe622fb82ba0116c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1a89f9473fed87d279927861f1185a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_2_CR_DONE_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga0d1a89f9473fed87d279927861f1185a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aad0925fda71dc611a74d2835222de6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_2_CE_DONE_MASK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga1aad0925fda71dc611a74d2835222de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7633bc9a55e81fdbb5e74135f9b099f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_2_SL_DONE_MASK</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga7633bc9a55e81fdbb5e74135f9b099f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781df783c7b3f939eb2b6458bf9bec21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_3_CR_DONE_MASK</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga781df783c7b3f939eb2b6458bf9bec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ab141cd24e9f21fc11cd105476e49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_3_CE_DONE_MASK</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:gab62ab141cd24e9f21fc11cd105476e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c3cf1edda30ad849932ce8d2abd8f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_STATUS_LANE_3_SL_DONE_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga31c3cf1edda30ad849932ce8d2abd8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ebf9b4b5ff92953fba1999629ad263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_IA_DONE_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gaa2ebf9b4b5ff92953fba1999629ad263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ac1691b971533403805fbf7cc9a883"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_DOWNSP_STATUS_CHANGED_MASK</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga90ac1691b971533403805fbf7cc9a883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388f850ba2942ea957451a6696aaebe3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_LINK_STATUS_UPDATED_MASK</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga388f850ba2942ea957451a6696aaebe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0a767cf7be9486de3af5313dd6d884"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_STATUS_RX_PORT0_SYNC_STATUS_MASK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gafd0a767cf7be9486de3af5313dd6d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2aa0312b2dc8e82d3b87b6bb31224e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_SINK_STATUS_RX_PORT1_SYNC_STATUS_MASK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga4e2aa0312b2dc8e82d3b87b6bb31224e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff70b58f9f205082346ec4499b5f1098"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_0_2_VS_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:gaff70b58f9f205082346ec4499b5f1098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad143972c85c873229bdbaff4bc5ddbdb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_0_2_PE_MASK</b>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:gad143972c85c873229bdbaff4bc5ddbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad6c9f4f5eb05171b1a6770533c37c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_0_2_PE_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0ad6c9f4f5eb05171b1a6770533c37c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a5149d4c2cbe950f5314089c8e9c05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_1_3_VS_MASK</b>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gad0a5149d4c2cbe950f5314089c8e9c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419f61720020bf38b43730b9e9c439a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_1_3_VS_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga419f61720020bf38b43730b9e9c439a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fb0c8e02d953a18327f77eaf15504f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_1_3_PE_MASK</b>&#160;&#160;&#160;0xC0</td></tr>
<tr class="separator:ga41fb0c8e02d953a18327f77eaf15504f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef121a899514510f2100bf666fcb0df6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_LANE_1_3_PE_SHIFT</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaef121a899514510f2100bf666fcb0df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0108e3c28996baf6d870d50a84c3d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2_LANE_0_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga6e0108e3c28996baf6d870d50a84c3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724baff386861eb3ef84edc36a2f19fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2_LANE_1_MASK</b>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:ga724baff386861eb3ef84edc36a2f19fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9254ad8f9fb89644944a1fcff979a6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2_LANE_1_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf9254ad8f9fb89644944a1fcff979a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b3ffaf1e137982e9355e39d3ce2467"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2_LANE_2_MASK</b>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:ga95b3ffaf1e137982e9355e39d3ce2467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20fa0d9ade1996d4f43d432f85a1bf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2_LANE_2_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad20fa0d9ade1996d4f43d432f85a1bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c0c65df6eb11c2b63ffc6ba7e77351"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2_LANE_3_MASK</b>&#160;&#160;&#160;0xC0</td></tr>
<tr class="separator:gac8c0c65df6eb11c2b63ffc6ba7e77351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e211c6449247844e23a5973655bb2af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_DPCD_ADJ_REQ_PC2_LANE_3_SHIFT</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0e211c6449247844e23a5973655bb2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Extended Display Identification Data: Field addresses and sizes.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Address mapping for the Extended Display Identification Data (EDID) of the downstream device. </p>
</div></td></tr>
<tr class="memitem:gab2e9cd14269c40d2a4d66519702adbd0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SEGPTR_ADDR</b>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gab2e9cd14269c40d2a4d66519702adbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870f3e68df7f747880fe3ff8c3dde78f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_ADDR</b>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:ga870f3e68df7f747880fe3ff8c3dde78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b990a56de167b138735574691d1da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_BLOCK_SIZE</b>&#160;&#160;&#160;128</td></tr>
<tr class="separator:ga4a6b990a56de167b138735574691d1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fc0dcb8d524979206d90371f0a6857"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_DD</b>(Num)&#160;&#160;&#160;(0x36 + (18 * Num))</td></tr>
<tr class="separator:ga95fc0dcb8d524979206d90371f0a6857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89ea7644e53bc6acb0ad28b59f68232"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_PTM</b>&#160;&#160;&#160;XDP_EDID_DTD_DD(0)</td></tr>
<tr class="separator:gad89ea7644e53bc6acb0ad28b59f68232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a61cb870ddb0dfe8d8a21026c0688dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_EXT_BLOCK_COUNT</b>&#160;&#160;&#160;0x7E</td></tr>
<tr class="separator:ga5a61cb870ddb0dfe8d8a21026c0688dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Extended Display Identification Data: Register offsets for the</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Tiled Display Topology (TDT) section data block. </p>
</div></td></tr>
<tr class="memitem:gabbf9a5524790557ec40979fb4e47b82e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_PIXEL_CLK_KHZ_LSB</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:gabbf9a5524790557ec40979fb4e47b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad083afe99953bd2df80b8ee7363759af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_PIXEL_CLK_KHZ_MSB</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gad083afe99953bd2df80b8ee7363759af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f0ed64240b1b45dd9f0fad6a2f4f39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_HRES_LSB</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:gae8f0ed64240b1b45dd9f0fad6a2f4f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad19c7580d89779b1739116540b51b2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_HBLANK_LSB</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:gaad19c7580d89779b1739116540b51b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801ffcb81d7907bbf747109fe7defb71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_HRES_HBLANK_U4</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga801ffcb81d7907bbf747109fe7defb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878f377e93afde625fca480670676b03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VRES_LSB</b>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:ga878f377e93afde625fca480670676b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e17ff8045e47c9167879c314dd8157f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VBLANK_LSB</b>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:ga0e17ff8045e47c9167879c314dd8157f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76869e66a4fbfbd5ab48499d2c54f3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VRES_VBLANK_U4</b>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:gad76869e66a4fbfbd5ab48499d2c54f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af9b1aa9d5f139b68a4341fbbe5210c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_HFPORCH_LSB</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga7af9b1aa9d5f139b68a4341fbbe5210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017653589c820ea7b2ef8522b1dd3323"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_HSPW_LSB</b>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:ga017653589c820ea7b2ef8522b1dd3323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae109d96fed26e39d89d8c918159daae1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VFPORCH_VSPW_L4</b>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:gae109d96fed26e39d89d8c918159daae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d781c36d58da04217a5f5bb4b33a25"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2</b>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:ga09d781c36d58da04217a5f5bb4b33a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac768f2a67b1d74ccef29a15daae55221"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_HIMGSIZE_MM_LSB</b>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:gac768f2a67b1d74ccef29a15daae55221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70cd20702a3f59e795a38f408863b35e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VIMGSIZE_MM_LSB</b>&#160;&#160;&#160;0x0D</td></tr>
<tr class="separator:ga70cd20702a3f59e795a38f408863b35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940d70ee5bd9cbd1c55c45fc0e73a824"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XIMGSIZE_MM_U4</b>&#160;&#160;&#160;0x0E</td></tr>
<tr class="separator:ga940d70ee5bd9cbd1c55c45fc0e73a824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0976079a2595239774a8ffa81f8b05b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_HBORDER</b>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:gab0976079a2595239774a8ffa81f8b05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab4900b32b7ef13b58c598f779fd77d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VBORDER</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gaab4900b32b7ef13b58c598f779fd77d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7f33a9d17246e49acc58a5d10cdfa2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_SIGNAL</b>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:ga8d7f33a9d17246e49acc58a5d10cdfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc265a158467b26096b56809deb521ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_EXT_BLOCK_TAG</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:gafc265a158467b26096b56809deb521ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ebc3abe040a36e4c78ef6fc0edb35a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_VER_REV</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga34ebc3abe040a36e4c78ef6fc0edb35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4681aaec9984cb91409d818a767422"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_SIZE</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gaad4681aaec9984cb91409d818a767422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4176ebabbe7a9cbb667bb15fedee8865"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TYPE</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga4176ebabbe7a9cbb667bb15fedee8865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee91a29b049dd39def8506716f4b2999"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_EXT_COUNT</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:gaee91a29b049dd39def8506716f4b2999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d2565ede01c6dd312633c927515d6e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_PAYLOAD_START</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga31d2565ede01c6dd312633c927515d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78377516ceff222c0161083342bc6f2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_DB_SEC_TAG</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga78377516ceff222c0161083342bc6f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffafbc709075cf997206e0e3e37c5cbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_DB_SEC_REV</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gaffafbc709075cf997206e0e3e37c5cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e5e1ae9bf961d076abacc717d6b797"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_DB_SEC_SIZE</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:gaa2e5e1ae9bf961d076abacc717d6b797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656bb62875bd2d9b476d88b2528223c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP0</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga656bb62875bd2d9b476d88b2528223c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d717b17bdf1ab975f29264a1dd2c8cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP1</b>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:ga7d717b17bdf1ab975f29264a1dd2c8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d761c71f54ec5b0e4d9d5a2cdb259ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2</b>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:ga3d761c71f54ec5b0e4d9d5a2cdb259ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14e9c9a3d077065c016c965c1d0e9d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_HSIZE0</b>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:gab14e9c9a3d077065c016c965c1d0e9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e64237f8f837a3983487f92cabc8fca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_HSIZE1</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga2e64237f8f837a3983487f92cabc8fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3f36674b4fd9a761875e9eb54a370b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_VSIZE0</b>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:ga7b3f36674b4fd9a761875e9eb54a370b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea5740668085883a8f39b3d3fc98aed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_VSIZE1</b>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:ga1ea5740668085883a8f39b3d3fc98aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276535dc21d514426695582ff5a02158"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_VENID0</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga276535dc21d514426695582ff5a02158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489cbcc1722d69fa6fab977900c480a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_VENID1</b>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:ga489cbcc1722d69fa6fab977900c480a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b682e493066d7c2c507b58a2cc5d7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_VENID2</b>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:ga29b682e493066d7c2c507b58a2cc5d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20e6e227f207e374a0ad381b015a544"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_PCODE0</b>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:gaf20e6e227f207e374a0ad381b015a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ae55588a6910792d8c53a1fdb9bd4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_PCODE1</b>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:gab9ae55588a6910792d8c53a1fdb9bd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebea4f7096b2d6f3a3c2fba51bdabb17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_SN0</b>&#160;&#160;&#160;0x15</td></tr>
<tr class="separator:gaebea4f7096b2d6f3a3c2fba51bdabb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0084aafc790adef70acf03d50bc214"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_SN1</b>&#160;&#160;&#160;0x16</td></tr>
<tr class="separator:ga2f0084aafc790adef70acf03d50bc214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba77eaef537d868a047a2b271cea8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_SN2</b>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:gafeba77eaef537d868a047a2b271cea8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6372f3a10350c5deeb056d5b76b960"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_SN3</b>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga6b6372f3a10350c5deeb056d5b76b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Extended Display Identification Data: Masks, shifts, and register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>values for the Tiled Display Topology (TDT) section data block. </p>
</div></td></tr>
<tr class="memitem:gad44674a81b7c83461bb9cf440e8ca768"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XRES_XBLANK_U4_XBLANK_MASK</b>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:gad44674a81b7c83461bb9cf440e8ca768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81174e02e49643e546615d92a6463aac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XRES_XBLANK_U4_XRES_MASK</b>&#160;&#160;&#160;0xF0</td></tr>
<tr class="separator:ga81174e02e49643e546615d92a6463aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7bc3bb232535156731849283880b435"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XRES_XBLANK_U4_XRES_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf7bc3bb232535156731849283880b435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0d9bc6c7cba337a51ce5cfcc1ae091"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VFPORCH_VSPW_L4_VSPW_MASK</b>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:ga0c0d9bc6c7cba337a51ce5cfcc1ae091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffaa037890e6a752479038ad1d903bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_MASK</b>&#160;&#160;&#160;0xF0</td></tr>
<tr class="separator:ga3ffaa037890e6a752479038ad1d903bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e98f91d117d9386d9bc92cb94d80e73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7e98f91d117d9386d9bc92cb94d80e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f9cde7682f8b9497f2ee0f724fce91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_MASK</b>&#160;&#160;&#160;0xC0</td></tr>
<tr class="separator:ga04f9cde7682f8b9497f2ee0f724fce91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5bf95a51decb34f4d903456a89c1bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_MASK</b>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:ga9e5bf95a51decb34f4d903456a89c1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb617c88a3af00ceb6e9a0ac14dcd1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_MASK</b>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:ga8fb617c88a3af00ceb6e9a0ac14dcd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8179d496c479b2a22bdafb8cefb0c1fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2_VSPW_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga8179d496c479b2a22bdafb8cefb0c1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8054e24af190172b34d34f9da1b03eab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_SHIFT</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8054e24af190172b34d34f9da1b03eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c290aba1ebe62ff2cacbf6c7087a9de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga1c290aba1ebe62ff2cacbf6c7087a9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ac80797501bf8422c6d6a9fb1cdd85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga38ac80797501bf8422c6d6a9fb1cdd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abda903a4faf29b501d1501111e661e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XIMGSIZE_MM_U4_VIMGSIZE_MM_MASK</b>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:ga7abda903a4faf29b501d1501111e661e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb827876c2d0549f772ca3df01224037"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_MASK</b>&#160;&#160;&#160;0xF0</td></tr>
<tr class="separator:gacb827876c2d0549f772ca3df01224037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8148b5913aee0983ba4f34cb679d2261"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8148b5913aee0983ba4f34cb679d2261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417814ab34ba49898e793541ff07246e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_SIGNAL_HPOLARITY_MASK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga417814ab34ba49898e793541ff07246e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5462d26b7c65bb36d96919f534629a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_SIGNAL_VPOLARITY_MASK</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga9a5462d26b7c65bb36d96919f534629a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a86b6c6bbb4cdac3a8988e9d5274128"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_SIGNAL_HPOLARITY_SHIFT</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6a86b6c6bbb4cdac3a8988e9d5274128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b782a2f7f4b5d36a3975d611d903ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_DTD_SIGNAL_VPOLARITY_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga27b782a2f7f4b5d36a3975d611d903ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7eab06d687d9a16c63a289d2152780"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_EDID_EXT_BLOCK_TAG_DISPID</b>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:gabb7eab06d687d9a16c63a289d2152780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532081626eccbbe7e27dcbad2cb13043"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TAG</b>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:ga532081626eccbbe7e27dcbad2cb13043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abb4ea9f3f0331d21064bf97e610e07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP0_HTOT_L_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7abb4ea9f3f0331d21064bf97e610e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af8c621e00b3b9ad9f760a5b7a0b332"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP0_HTOT_L_MASK</b>&#160;&#160;&#160;(0xF &lt;&lt; 4)</td></tr>
<tr class="separator:ga6af8c621e00b3b9ad9f760a5b7a0b332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038f8de50c1a1a3039c8b03578599110"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP0_VTOT_L_MASK</b>&#160;&#160;&#160;0xF</td></tr>
<tr class="separator:ga038f8de50c1a1a3039c8b03578599110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6042bbcad96f6ef9ec09a94d579aad4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP1_HLOC_L_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6042bbcad96f6ef9ec09a94d579aad4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e44dd5ea93d8e4bc559f6de7e438bf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP1_HLOC_L_MASK</b>&#160;&#160;&#160;(0xF &lt;&lt; 4)</td></tr>
<tr class="separator:ga2e44dd5ea93d8e4bc559f6de7e438bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c0c6282d68d99fa358ec932a0ba8a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP1_VLOC_L_MASK</b>&#160;&#160;&#160;0xF</td></tr>
<tr class="separator:gab1c0c6282d68d99fa358ec932a0ba8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b43137c8e2c34eb7ec989439432172"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2_HTOT_H_SHIFT</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga84b43137c8e2c34eb7ec989439432172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc10f1650fb3fe2dd718384ffe8a3c7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2_HTOT_H_MASK</b>&#160;&#160;&#160;(0x3 &lt;&lt; 6)</td></tr>
<tr class="separator:gabc10f1650fb3fe2dd718384ffe8a3c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8da6514e59adf5a0bd50f7bbe8cc475"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2_VTOT_H_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad8da6514e59adf5a0bd50f7bbe8cc475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea0906cc4d4972489b74e40c466ee4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2_VTOT_H_MASK</b>&#160;&#160;&#160;(0x3 &lt;&lt; 4)</td></tr>
<tr class="separator:ga2ea0906cc4d4972489b74e40c466ee4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3d27729f0642e7a5e26bb9eb90515c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2_HLOC_H_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8a3d27729f0642e7a5e26bb9eb90515c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96df218fa61dc8cf9c2837dcd47f90a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2_HLOC_H_MASK</b>&#160;&#160;&#160;(0x3 &lt;&lt; 2)</td></tr>
<tr class="separator:ga96df218fa61dc8cf9c2837dcd47f90a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa578ab8d5b5c971a13080d53193a82bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_DISPID_TDT_TOP2_VLOC_H_MASK</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaa578ab8d5b5c971a13080d53193a82bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Stream identification.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Multi-stream transport (MST) definitions. </p>
</div></td></tr>
<tr class="memitem:gae7857f0219e87862a523ec78336d4faa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_STREAM_ID1</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae7857f0219e87862a523ec78336d4faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a3a01459e94ca3eecee72e9aad042b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_STREAM_ID2</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga74a3a01459e94ca3eecee72e9aad042b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bec8a7f84bc6239f59af4fa3221ab31"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_STREAM_ID3</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5bec8a7f84bc6239f59af4fa3221ab31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0688827d05a434af1576aae67f158ee9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_TX_STREAM_ID4</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0688827d05a434af1576aae67f158ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sideband message codes when the driver is in MST mode.</div></td></tr>
<tr class="memitem:ga1cdf9a70dbb47b015eebac36043d2832"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_LINK_ADDRESS</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga1cdf9a70dbb47b015eebac36043d2832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4720d0e2a3e3d2387e261447d3155170"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_CONNECTION_STATUS_NOTIFY</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga4720d0e2a3e3d2387e261447d3155170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38dfe6465fb0c68da6ae02c9bf908f42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_ENUM_PATH_RESOURCES</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga38dfe6465fb0c68da6ae02c9bf908f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e7a5eb4021c5b0258f2f705e8b4995"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_ALLOCATE_PAYLOAD</b>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:gaf4e7a5eb4021c5b0258f2f705e8b4995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec950e9aab397ba7da2a560c16c40f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_QUERY_PAYLOAD</b>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:gabec950e9aab397ba7da2a560c16c40f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0706f0116014578f09ac88e8e014e06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_RESOURCE_STATUS_NOTIFY</b>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:gaa0706f0116014578f09ac88e8e014e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e830579edb10bc43019dd3b1e3efe77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_CLEAR_PAYLOAD_ID_TABLE</b>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:ga2e830579edb10bc43019dd3b1e3efe77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5524e6a2a9b64e8f4b9450abdccbf90e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_REMOTE_DPCD_READ</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga5524e6a2a9b64e8f4b9450abdccbf90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8daefcd0b85fd9df7cd9749bff3430af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_REMOTE_DPCD_WRITE</b>&#160;&#160;&#160;0x21</td></tr>
<tr class="separator:ga8daefcd0b85fd9df7cd9749bff3430af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a74f97a0dcb13cb3d7a595c72501e48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_REMOTE_I2C_READ</b>&#160;&#160;&#160;0x22</td></tr>
<tr class="separator:ga0a74f97a0dcb13cb3d7a595c72501e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga125b189d9574877c4c4d9fcd51cffd8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_REMOTE_I2C_WRITE</b>&#160;&#160;&#160;0x23</td></tr>
<tr class="separator:ga125b189d9574877c4c4d9fcd51cffd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e2b308c6b9d566820b7f9c2df28ce0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_POWER_UP_PHY</b>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:gab8e2b308c6b9d566820b7f9c2df28ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6072271411e9cd1408d410fefb2540"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_POWER_DOWN_PHY</b>&#160;&#160;&#160;0x25</td></tr>
<tr class="separator:ga9e6072271411e9cd1408d410fefb2540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dfa47767f542ecf59a942d2505c71c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_SINK_EVENT_NOTIFY</b>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:ga64dfa47767f542ecf59a942d2505c71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787eb651d707c19b2c00db1f9ec5f74b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_QUERY_STREAM_ENCRYPT_STATUS</b>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:ga787eb651d707c19b2c00db1f9ec5f74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2cc595f2be5432b2992e0871fc640c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_WRITE_FAILURE</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gacd2cc595f2be5432b2992e0871fc640c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2644889f32ffb2badc58725792cc8198"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_INVALID_RAD</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga2644889f32ffb2badc58725792cc8198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d3981c8ce9a3afd46a1fe3f20e369e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_CRC_FAILURE</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga2d3981c8ce9a3afd46a1fe3f20e369e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfdb2d6cdfa70252108ef52092f6a806"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_BAD_PARAM</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:gadfdb2d6cdfa70252108ef52092f6a806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884ee325181aecf6c3f2d55a19223c02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_DEFER</b>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:ga884ee325181aecf6c3f2d55a19223c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c73b0a5d52fa2c582fa99b5a935acc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_LINK_FAILURE</b>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:gae4c73b0a5d52fa2c582fa99b5a935acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8688064decf825ab77e2eebc3ff784"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_NO_RESOURCES</b>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:gaed8688064decf825ab77e2eebc3ff784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bc1990b43f39010af911df7c563353"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_DPCD_FAIL</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:gae3bc1990b43f39010af911df7c563353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1843d56078b8773c9ed2146187ecd0ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_I2C_NAK</b>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:ga1843d56078b8773c9ed2146187ecd0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75fcda04c7925b81c862e44fbeda4fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDP_SBMSG_NAK_REASON_ALLOCATE_FAIL</b>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:gab75fcda04c7925b81c862e44fbeda4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macro definitions.</div></td></tr>
<tr class="memitem:ga509322d76ff77555f969793e7c3a79ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDp_In32</b>&#160;&#160;&#160;Xil_In32</td></tr>
<tr class="separator:ga509322d76ff77555f969793e7c3a79ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ce5c13526ec2f6c55e049ee77d2673"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDp_Out32</b>&#160;&#160;&#160;Xil_Out32</td></tr>
<tr class="separator:gac1ce5c13526ec2f6c55e049ee77d2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
