//
// Generated by Bluespec Compiler, version 2022.01-5-ge3edf4b1 (build e3edf4b1)
//
// On Fri Apr 15 12:46:35 EDT 2022
//
//
// Ports:
// Name                         I/O  size props
// rx_meta_from_stage2_deq_ena    O     1
// rx_mtval_from_stage2_deq_ena   O     1
// tx_common_to_stage4_enq_ena    O     1
// tx_common_to_stage4_enq_data   O    71
// tx_type_to_stage4_enq_ena      O     1
// tx_type_to_stage4_enq_data     O    83
// tx_inst_enq_ena                O     1
// tx_inst_enq_data_fst           O    64
// tx_inst_enq_data_snd           O    32
// rx_inst_deq_ena                O     1
// flush_from_exe_fst             O     1
// flush_from_exe_snd             O    64
// memory_request_get             O   143
// RDY_memory_request_get         O     1
// RDY_next_pc                    O     1 const
// mv_train_bpu                   O   142 reg
// RDY_mv_train_bpu               O     1 reg
// mv_mispredict_fst              O     1 reg
// RDY_mv_mispredict_fst          O     1 reg
// mv_mispredict_snd              O     8 reg
// RDY_mv_mispredict_snd          O     1 reg
// mv_count_floats                O     1
// RDY_mv_count_floats            O     1 const
// mv_count_muldiv                O     1
// RDY_mv_count_muldiv            O     1 const
// mv_count_jumps                 O     1
// RDY_mv_count_jumps             O     1 const
// mv_count_branches              O     1
// RDY_mv_count_branches          O     1 const
// mv_count_rawstalls             O     1
// RDY_mv_count_rawstalls         O     1 const
// mv_count_exestalls             O     1
// RDY_mv_count_exestalls         O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// rx_meta_from_stage2_notEmpty_b  I     1
// rx_meta_from_stage2_first_deq_rdy_b  I     1
// rx_meta_from_stage2_first_x    I   100
// rx_mtval_from_stage2_notEmpty_b  I     1 unused
// rx_mtval_from_stage2_first_deq_rdy_b  I     1
// rx_mtval_from_stage2_first_x   I    64
// ma_op1_i                       I    71
// ma_op2_i                       I    72
// ma_op3_i                       I    70
// tx_common_to_stage4_notFull_b  I     1 unused
// tx_common_to_stage4_enq_rdy_b  I     1
// tx_type_to_stage4_notFull_b    I     1 unused
// tx_type_to_stage4_enq_rdy_b    I     1
// tx_inst_notFull_b              I     1 unused
// tx_inst_enq_rdy_b              I     1
// rx_inst_notEmpty_b             I     1 unused
// rx_inst_first_deq_rdy_b        I     1
// rx_inst_first_x                I    32
// cache_is_available_avail       I     1
// csr_misa_c_m                   I     1
// storebuffer_empty_e            I     1 unused
// fwd_from_pipe3_fwd             I    72
// fwd_from_pipe4_first_fwd       I    72
// next_pc_npc                    I    64
// EN_ma_op1                      I     1
// EN_ma_op2                      I     1
// EN_ma_op3                      I     1
// EN_update_wEpoch               I     1
// EN_next_pc                     I     1
// EN_memory_request_get          I     1 unused
//
// Combinational paths from inputs to outputs:
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> rx_meta_from_stage2_deq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> rx_mtval_from_stage2_deq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_common_to_stage4_enq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_common_to_stage4_enq_data
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_type_to_stage4_enq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    rx_mtval_from_stage2_first_x,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_type_to_stage4_enq_data
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_inst_enq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    rx_inst_first_x,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_inst_enq_data_fst
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    rx_inst_first_x,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_inst_enq_data_snd
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> rx_inst_deq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> flush_from_exe_fst
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> flush_from_exe_snd
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3) -> RDY_memory_request_get
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_floats
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_muldiv
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_jumps
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_branches
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3) -> mv_count_rawstalls
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3) -> memory_request_get
//   tx_type_to_stage4_enq_rdy_b -> mv_count_exestalls
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkstage3(CLK,
		RST_N,

		rx_meta_from_stage2_notEmpty_b,

		rx_meta_from_stage2_first_deq_rdy_b,

		rx_meta_from_stage2_first_x,

		rx_meta_from_stage2_deq_ena,

		rx_mtval_from_stage2_notEmpty_b,

		rx_mtval_from_stage2_first_deq_rdy_b,

		rx_mtval_from_stage2_first_x,

		rx_mtval_from_stage2_deq_ena,

		ma_op1_i,
		EN_ma_op1,

		ma_op2_i,
		EN_ma_op2,

		ma_op3_i,
		EN_ma_op3,

		tx_common_to_stage4_notFull_b,

		tx_common_to_stage4_enq_rdy_b,

		tx_common_to_stage4_enq_ena,

		tx_common_to_stage4_enq_data,

		tx_type_to_stage4_notFull_b,

		tx_type_to_stage4_enq_rdy_b,

		tx_type_to_stage4_enq_ena,

		tx_type_to_stage4_enq_data,

		tx_inst_notFull_b,

		tx_inst_enq_rdy_b,

		tx_inst_enq_ena,

		tx_inst_enq_data_fst,

		tx_inst_enq_data_snd,

		rx_inst_notEmpty_b,

		rx_inst_first_deq_rdy_b,

		rx_inst_first_x,

		rx_inst_deq_ena,

		EN_update_wEpoch,

		flush_from_exe_fst,

		flush_from_exe_snd,

		EN_memory_request_get,
		memory_request_get,
		RDY_memory_request_get,

		cache_is_available_avail,

		csr_misa_c_m,

		storebuffer_empty_e,

		fwd_from_pipe3_fwd,

		fwd_from_pipe4_first_fwd,

		next_pc_npc,
		EN_next_pc,
		RDY_next_pc,

		mv_train_bpu,
		RDY_mv_train_bpu,

		mv_mispredict_fst,
		RDY_mv_mispredict_fst,

		mv_mispredict_snd,
		RDY_mv_mispredict_snd,

		mv_count_floats,
		RDY_mv_count_floats,

		mv_count_muldiv,
		RDY_mv_count_muldiv,

		mv_count_jumps,
		RDY_mv_count_jumps,

		mv_count_branches,
		RDY_mv_count_branches,

		mv_count_rawstalls,
		RDY_mv_count_rawstalls,

		mv_count_exestalls,
		RDY_mv_count_exestalls);
  parameter [63 : 0] hartid = 64'b0;
  input  CLK;
  input  RST_N;

  // action method rx_meta_from_stage2_notEmpty
  input  rx_meta_from_stage2_notEmpty_b;

  // action method rx_meta_from_stage2_first_deq_rdy
  input  rx_meta_from_stage2_first_deq_rdy_b;

  // action method rx_meta_from_stage2_first
  input  [99 : 0] rx_meta_from_stage2_first_x;

  // value method rx_meta_from_stage2_deq_ena
  output rx_meta_from_stage2_deq_ena;

  // action method rx_mtval_from_stage2_notEmpty
  input  rx_mtval_from_stage2_notEmpty_b;

  // action method rx_mtval_from_stage2_first_deq_rdy
  input  rx_mtval_from_stage2_first_deq_rdy_b;

  // action method rx_mtval_from_stage2_first
  input  [63 : 0] rx_mtval_from_stage2_first_x;

  // value method rx_mtval_from_stage2_deq_ena
  output rx_mtval_from_stage2_deq_ena;

  // action method ma_op1
  input  [70 : 0] ma_op1_i;
  input  EN_ma_op1;

  // action method ma_op2
  input  [71 : 0] ma_op2_i;
  input  EN_ma_op2;

  // action method ma_op3
  input  [69 : 0] ma_op3_i;
  input  EN_ma_op3;

  // action method tx_common_to_stage4_notFull
  input  tx_common_to_stage4_notFull_b;

  // action method tx_common_to_stage4_enq_rdy
  input  tx_common_to_stage4_enq_rdy_b;

  // value method tx_common_to_stage4_enq_ena
  output tx_common_to_stage4_enq_ena;

  // value method tx_common_to_stage4_enq_data
  output [70 : 0] tx_common_to_stage4_enq_data;

  // action method tx_type_to_stage4_notFull
  input  tx_type_to_stage4_notFull_b;

  // action method tx_type_to_stage4_enq_rdy
  input  tx_type_to_stage4_enq_rdy_b;

  // value method tx_type_to_stage4_enq_ena
  output tx_type_to_stage4_enq_ena;

  // value method tx_type_to_stage4_enq_data
  output [82 : 0] tx_type_to_stage4_enq_data;

  // action method tx_inst_notFull
  input  tx_inst_notFull_b;

  // action method tx_inst_enq_rdy
  input  tx_inst_enq_rdy_b;

  // value method tx_inst_enq_ena
  output tx_inst_enq_ena;

  // value method tx_inst_enq_data_fst
  output [63 : 0] tx_inst_enq_data_fst;

  // value method tx_inst_enq_data_snd
  output [31 : 0] tx_inst_enq_data_snd;

  // action method rx_inst_notEmpty
  input  rx_inst_notEmpty_b;

  // action method rx_inst_first_deq_rdy
  input  rx_inst_first_deq_rdy_b;

  // action method rx_inst_first
  input  [31 : 0] rx_inst_first_x;

  // value method rx_inst_deq_ena
  output rx_inst_deq_ena;

  // action method update_wEpoch
  input  EN_update_wEpoch;

  // value method flush_from_exe_fst
  output flush_from_exe_fst;

  // value method flush_from_exe_snd
  output [63 : 0] flush_from_exe_snd;

  // actionvalue method memory_request_get
  input  EN_memory_request_get;
  output [142 : 0] memory_request_get;
  output RDY_memory_request_get;

  // action method cache_is_available
  input  cache_is_available_avail;

  // action method csr_misa_c
  input  csr_misa_c_m;

  // action method storebuffer_empty
  input  storebuffer_empty_e;

  // action method fwd_from_pipe3
  input  [71 : 0] fwd_from_pipe3_fwd;

  // action method fwd_from_pipe4_first
  input  [71 : 0] fwd_from_pipe4_first_fwd;

  // action method next_pc
  input  [63 : 0] next_pc_npc;
  input  EN_next_pc;
  output RDY_next_pc;

  // value method mv_train_bpu
  output [141 : 0] mv_train_bpu;
  output RDY_mv_train_bpu;

  // value method mv_mispredict_fst
  output mv_mispredict_fst;
  output RDY_mv_mispredict_fst;

  // value method mv_mispredict_snd
  output [7 : 0] mv_mispredict_snd;
  output RDY_mv_mispredict_snd;

  // value method mv_count_floats
  output mv_count_floats;
  output RDY_mv_count_floats;

  // value method mv_count_muldiv
  output mv_count_muldiv;
  output RDY_mv_count_muldiv;

  // value method mv_count_jumps
  output mv_count_jumps;
  output RDY_mv_count_jumps;

  // value method mv_count_branches
  output mv_count_branches;
  output RDY_mv_count_branches;

  // value method mv_count_rawstalls
  output mv_count_rawstalls;
  output RDY_mv_count_rawstalls;

  // value method mv_count_exestalls
  output mv_count_exestalls;
  output RDY_mv_count_exestalls;

  // signals for module outputs
  wire [142 : 0] memory_request_get;
  wire [141 : 0] mv_train_bpu;
  wire [82 : 0] tx_type_to_stage4_enq_data;
  wire [70 : 0] tx_common_to_stage4_enq_data;
  wire [63 : 0] flush_from_exe_snd, tx_inst_enq_data_fst;
  wire [31 : 0] tx_inst_enq_data_snd;
  wire [7 : 0] mv_mispredict_snd;
  wire RDY_memory_request_get,
       RDY_mv_count_branches,
       RDY_mv_count_exestalls,
       RDY_mv_count_floats,
       RDY_mv_count_jumps,
       RDY_mv_count_muldiv,
       RDY_mv_count_rawstalls,
       RDY_mv_mispredict_fst,
       RDY_mv_mispredict_snd,
       RDY_mv_train_bpu,
       RDY_next_pc,
       flush_from_exe_fst,
       mv_count_branches,
       mv_count_exestalls,
       mv_count_floats,
       mv_count_jumps,
       mv_count_muldiv,
       mv_count_rawstalls,
       mv_mispredict_fst,
       rx_inst_deq_ena,
       rx_meta_from_stage2_deq_ena,
       rx_mtval_from_stage2_deq_ena,
       tx_common_to_stage4_enq_ena,
       tx_inst_enq_ena,
       tx_type_to_stage4_enq_ena;

  // inlined wires
  wire [142 : 0] wr_training_data_1_wget;
  wire [95 : 0] txinst_w_data_wget;
  wire [64 : 0] wr_next_pc_wget;
  wire [9 : 0] wr_mispredict_ghr_1_wget;
  wire rx_meta_w_ena_whas,
       tx_type_w_ena_whas,
       wr_count_branches_whas,
       wr_count_exestalls_whas,
       wr_count_floats_whas,
       wr_count_jumps_whas,
       wr_count_muldiv_whas,
       wr_count_rawstalls_whas,
       wr_mispredict_ghr_1_whas,
       wr_training_data_1_whas;

  // register rg_eEpoch
  reg rg_eEpoch;
  wire rg_eEpoch_D_IN, rg_eEpoch_EN;

  // register rg_loadreserved_addr
  reg [64 : 0] rg_loadreserved_addr;
  wire [64 : 0] rg_loadreserved_addr_D_IN;
  wire rg_loadreserved_addr_EN;

  // register rg_stall
  reg rg_stall;
  wire rg_stall_D_IN, rg_stall_EN;

  // register rg_wEpoch
  reg rg_wEpoch;
  wire rg_wEpoch_D_IN, rg_wEpoch_EN;

  // register wr_mispredict_ghr
  reg [9 : 0] wr_mispredict_ghr;
  wire [9 : 0] wr_mispredict_ghr_D_IN;
  wire wr_mispredict_ghr_EN;

  // register wr_training_data
  reg [142 : 0] wr_training_data;
  wire [142 : 0] wr_training_data_D_IN;
  wire wr_training_data_EN;

  // ports of submodule fwding
  wire [71 : 0] fwding_fwd_from_pipe3_fwd, fwding_fwd_from_pipe4_first_fwd;
  wire [64 : 0] fwding_read_rs1, fwding_read_rs2, fwding_read_rs3;
  wire [63 : 0] fwding_read_rs1_val, fwding_read_rs2_val, fwding_read_rs3_val;
  wire [4 : 0] fwding_read_rs1_addr,
	       fwding_read_rs2_addr,
	       fwding_read_rs3_addr;
  wire fwding_EN_read_rs1,
       fwding_EN_read_rs2,
       fwding_EN_read_rs3,
       fwding_RDY_read_rs1,
       fwding_RDY_read_rs2,
       fwding_RDY_read_rs3,
       fwding_read_rs1_rftype,
       fwding_read_rs2_rftype,
       fwding_read_rs3_rftype;

  // ports of submodule multicycle_alu
  wire [69 : 0] multicycle_alu_mv_delayed_output;
  wire [63 : 0] multicycle_alu_ma_inputs_op1,
		multicycle_alu_ma_inputs_op2,
		multicycle_alu_ma_inputs_op3;
  wire [3 : 0] multicycle_alu_ma_inputs_fn,
	       multicycle_alu_ma_inputs_inst_type;
  wire [2 : 0] multicycle_alu_ma_inputs_funct3;
  wire multicycle_alu_EN_ma_inputs,
       multicycle_alu_RDY_ma_inputs,
       multicycle_alu_RDY_mv_delayed_output,
       multicycle_alu_ma_inputs_word32;

  // rule scheduling signals
  wire CAN_FIRE_RL_delayed_output,
       CAN_FIRE_RL_rl_capture_latest_ops,
       CAN_FIRE_RL_rl_capture_memory_stalls,
       CAN_FIRE_RL_wr_mispredict_ghr__dreg_update,
       CAN_FIRE_RL_wr_training_data__dreg_update,
       CAN_FIRE_cache_is_available,
       CAN_FIRE_csr_misa_c,
       CAN_FIRE_fwd_from_pipe3,
       CAN_FIRE_fwd_from_pipe4_first,
       CAN_FIRE_ma_op1,
       CAN_FIRE_ma_op2,
       CAN_FIRE_ma_op3,
       CAN_FIRE_memory_request_get,
       CAN_FIRE_next_pc,
       CAN_FIRE_rx_inst_first,
       CAN_FIRE_rx_inst_first_deq_rdy,
       CAN_FIRE_rx_inst_notEmpty,
       CAN_FIRE_rx_meta_from_stage2_first,
       CAN_FIRE_rx_meta_from_stage2_first_deq_rdy,
       CAN_FIRE_rx_meta_from_stage2_notEmpty,
       CAN_FIRE_rx_mtval_from_stage2_first,
       CAN_FIRE_rx_mtval_from_stage2_first_deq_rdy,
       CAN_FIRE_rx_mtval_from_stage2_notEmpty,
       CAN_FIRE_storebuffer_empty,
       CAN_FIRE_tx_common_to_stage4_enq_rdy,
       CAN_FIRE_tx_common_to_stage4_notFull,
       CAN_FIRE_tx_inst_enq_rdy,
       CAN_FIRE_tx_inst_notFull,
       CAN_FIRE_tx_type_to_stage4_enq_rdy,
       CAN_FIRE_tx_type_to_stage4_notFull,
       CAN_FIRE_update_wEpoch,
       WILL_FIRE_RL_delayed_output,
       WILL_FIRE_RL_rl_capture_latest_ops,
       WILL_FIRE_RL_rl_capture_memory_stalls,
       WILL_FIRE_RL_wr_mispredict_ghr__dreg_update,
       WILL_FIRE_RL_wr_training_data__dreg_update,
       WILL_FIRE_cache_is_available,
       WILL_FIRE_csr_misa_c,
       WILL_FIRE_fwd_from_pipe3,
       WILL_FIRE_fwd_from_pipe4_first,
       WILL_FIRE_ma_op1,
       WILL_FIRE_ma_op2,
       WILL_FIRE_ma_op3,
       WILL_FIRE_memory_request_get,
       WILL_FIRE_next_pc,
       WILL_FIRE_rx_inst_first,
       WILL_FIRE_rx_inst_first_deq_rdy,
       WILL_FIRE_rx_inst_notEmpty,
       WILL_FIRE_rx_meta_from_stage2_first,
       WILL_FIRE_rx_meta_from_stage2_first_deq_rdy,
       WILL_FIRE_rx_meta_from_stage2_notEmpty,
       WILL_FIRE_rx_mtval_from_stage2_first,
       WILL_FIRE_rx_mtval_from_stage2_first_deq_rdy,
       WILL_FIRE_rx_mtval_from_stage2_notEmpty,
       WILL_FIRE_storebuffer_empty,
       WILL_FIRE_tx_common_to_stage4_enq_rdy,
       WILL_FIRE_tx_common_to_stage4_notFull,
       WILL_FIRE_tx_inst_enq_rdy,
       WILL_FIRE_tx_inst_notFull,
       WILL_FIRE_tx_type_to_stage4_enq_rdy,
       WILL_FIRE_tx_type_to_stage4_notFull,
       WILL_FIRE_update_wEpoch;

  // inputs to muxes for submodule ports
  wire [82 : 0] MUX_tx_type_w_data_wset_1__VAL_1,
		MUX_tx_type_w_data_wset_1__VAL_2;
  wire MUX_rg_stall_write_1__SEL_1,
       MUX_rg_stall_write_1__SEL_2,
       MUX_rg_stall_write_1__VAL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg TASK_testplusargs___d18;
  reg TASK_testplusargs___d19;
  reg TASK_testplusargs___d20;
  reg [63 : 0] v__h3885;
  reg TASK_testplusargs___d54;
  reg TASK_testplusargs___d55;
  reg TASK_testplusargs___d56;
  reg [63 : 0] v__h4008;
  reg TASK_testplusargs___d64;
  reg TASK_testplusargs___d65;
  reg TASK_testplusargs___d66;
  reg [63 : 0] v__h4302;
  reg TASK_testplusargs___d297;
  reg TASK_testplusargs___d298;
  reg TASK_testplusargs___d299;
  reg [63 : 0] v__h5800;
  reg TASK_testplusargs___d318;
  reg TASK_testplusargs___d319;
  reg TASK_testplusargs___d320;
  reg [63 : 0] v__h6107;
  reg TASK_testplusargs___d337;
  reg TASK_testplusargs___d338;
  reg TASK_testplusargs___d339;
  reg [63 : 0] v__h6430;
  reg TASK_testplusargs___d345;
  reg TASK_testplusargs___d346;
  reg TASK_testplusargs___d347;
  reg [63 : 0] v__h6635;
  reg TASK_testplusargs___d355;
  reg TASK_testplusargs___d356;
  reg TASK_testplusargs___d357;
  reg [63 : 0] v__h6790;
  reg TASK_testplusargs___d363;
  reg TASK_testplusargs___d364;
  reg TASK_testplusargs___d365;
  reg [63 : 0] v__h6935;
  reg TASK_testplusargs___d373;
  reg TASK_testplusargs___d374;
  reg TASK_testplusargs___d375;
  reg [63 : 0] v__h7094;
  reg TASK_testplusargs___d381;
  reg TASK_testplusargs___d382;
  reg TASK_testplusargs___d383;
  reg [63 : 0] v__h7238;
  reg TASK_testplusargs___d463;
  reg TASK_testplusargs___d464;
  reg TASK_testplusargs___d465;
  reg [63 : 0] v__h8147;
  reg TASK_testplusargs___d637;
  reg TASK_testplusargs___d638;
  reg TASK_testplusargs___d639;
  reg [63 : 0] v__h8950;
  reg TASK_testplusargs___d651;
  reg TASK_testplusargs___d652;
  reg TASK_testplusargs___d653;
  reg [63 : 0] v__h9101;
  reg TASK_testplusargs___d844;
  reg TASK_testplusargs___d845;
  reg TASK_testplusargs___d846;
  reg [63 : 0] v__h6293;
  reg TASK_testplusargs___d860;
  reg TASK_testplusargs___d861;
  reg TASK_testplusargs___d862;
  reg [63 : 0] v__h9972;
  reg TASK_testplusargs___d868;
  reg TASK_testplusargs___d869;
  reg TASK_testplusargs___d870;
  reg [63 : 0] v__h9829;
  reg NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d342;
  reg NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d350;
  reg NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d360;
  reg NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d368;
  reg NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d378;
  reg NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386;
  reg TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d402;
  reg TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d406;
  reg TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d415;
  reg TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d419;
  reg TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d423;
  reg TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d427;
  reg fn_alu_00_BIT_1_14_AND_NOT_fn_alu_00_BIT_130_0_ETC___d468;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d480;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d490;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d501;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d510;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d519;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d537;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d552;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d568;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d582;
  reg TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d598;
  reg IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d642;
  reg NOT_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d656;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d675;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d693;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d712;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d723;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d734;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d748;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d757;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d771;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d780;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d789;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d798;
  reg TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d810;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d75;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d78;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d81;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d84;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d87;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d103;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d107;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d110;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d113;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d116;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d119;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d122;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d125;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d128;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d131;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d158;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d165;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d168;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d172;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d174;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d178;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d180;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d186;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d188;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d192;
  reg TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d194;
  reg NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d302;
  reg fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d323;
  reg rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678;
  reg rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696;
  reg rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715;
  reg rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726;
  reg rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d737;
  reg rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d751;
  reg NOT_rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21__ETC___d849;
  reg multicycle_alu_mv_delayed_output__54_BIT_5_55__ETC___d865;
  reg NOT_multicycle_alu_mv_delayed_output__54_BIT_5_ETC___d873;
  // synopsys translate_on

  // remaining internal signals
  reg [1 : 0] CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q3,
	      CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q4,
	      CASE_rx_meta_from_stage2_first_x_BITS_25_TO_22_ETC__q7;
  wire [130 : 0] fn_alu___d400;
  wire [80 : 0] IF_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding__ETC___d837,
		IF_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding__ETC___d839,
		IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d838;
  wire [77 : 0] IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d458;
  wire [69 : 0] IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d827;
  wire [63 : 0] _theResult_____1_snd_aluresult__h7325,
		_theResult_____7_snd_snd__h9274,
		_theResult____h4879,
		arg1__h4875,
		arg3__h4876,
		jump_address__h4878,
		memory_address__h4877,
		result__h7357,
		rs2__h4815,
		rx_meta_from_stage2_first_x_BITS_99_TO_36__q5,
		s4system_rs1_imm__h9320,
		s4trap_badaddr__h9270,
		value__h7470,
		x1_avValue_snd_aluresult__h7330,
		x__h7421;
  wire [6 : 0] rx_meta_from_stage2_first_x_BITS_35_TO_29__q2;
  wire [5 : 0] _theResult_____7_snd_fst__h9273,
	       memory_cause__h4882,
	       s4trap_cause__h9269;
  wire [4 : 0] req_atomic_op__h5484,
	       rx_meta_from_stage2_first_x_BITS_19_TO_15__q6;
  wire [3 : 0] IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d268,
	       IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619,
	       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293,
	       fn__h3929;
  wire [2 : 0] IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256,
	       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615,
	       x__h5545;
  wire [1 : 0] IF_NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwd_ETC___d820,
	       IF_NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d822,
	       curr_epochs__h3249,
	       rx_meta_from_stage2_first_x_BITS_21_TO_20__q1,
	       td_state__h7704,
	       x__h4950,
	       x__read_btbresponse_prediction__h4586;
  wire IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d478,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d487,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d497,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d506,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d515,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d524,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d526,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d528,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d530,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d542,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d544,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d550,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d557,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d559,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d565,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d573,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d579,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d589,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d595,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d754,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d768,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d777,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d786,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d795,
       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d807,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d489,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d500,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d509,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d518,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d536,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d567,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d581,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d597,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d666,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d671,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d680,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d682,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d697,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d701,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d703,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d705,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d706,
       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d832,
       IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611,
       IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d684,
       IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d687,
       IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d690,
       NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333,
       NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d720,
       NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d663,
       NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673,
       NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d716,
       NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d819,
       NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d830,
       NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d831,
       NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d296,
       fwding_RDY_read_rs3__6_AND_wr_cache_avail_whas_ETC___d49,
       fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248,
       fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d317,
       fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473,
       nanboxing__h4887,
       rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222,
       rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d435,
       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265,
       rxinst_w_rdy_wget__1_AND_wr_misa_c_whas__2_AND_ETC___d43,
       x_wget__h3123;

  // action method rx_meta_from_stage2_notEmpty
  assign CAN_FIRE_rx_meta_from_stage2_notEmpty = 1'd1 ;
  assign WILL_FIRE_rx_meta_from_stage2_notEmpty = 1'd1 ;

  // action method rx_meta_from_stage2_first_deq_rdy
  assign CAN_FIRE_rx_meta_from_stage2_first_deq_rdy = 1'd1 ;
  assign WILL_FIRE_rx_meta_from_stage2_first_deq_rdy = 1'd1 ;

  // action method rx_meta_from_stage2_first
  assign CAN_FIRE_rx_meta_from_stage2_first = 1'd1 ;
  assign WILL_FIRE_rx_meta_from_stage2_first = 1'd1 ;

  // value method rx_meta_from_stage2_deq_ena
  assign rx_meta_from_stage2_deq_ena = rx_meta_w_ena_whas ;

  // action method rx_mtval_from_stage2_notEmpty
  assign CAN_FIRE_rx_mtval_from_stage2_notEmpty = 1'd1 ;
  assign WILL_FIRE_rx_mtval_from_stage2_notEmpty = 1'd1 ;

  // action method rx_mtval_from_stage2_first_deq_rdy
  assign CAN_FIRE_rx_mtval_from_stage2_first_deq_rdy = 1'd1 ;
  assign WILL_FIRE_rx_mtval_from_stage2_first_deq_rdy = 1'd1 ;

  // action method rx_mtval_from_stage2_first
  assign CAN_FIRE_rx_mtval_from_stage2_first = 1'd1 ;
  assign WILL_FIRE_rx_mtval_from_stage2_first = 1'd1 ;

  // value method rx_mtval_from_stage2_deq_ena
  assign rx_mtval_from_stage2_deq_ena = rx_meta_w_ena_whas ;

  // action method ma_op1
  assign CAN_FIRE_ma_op1 = 1'd1 ;
  assign WILL_FIRE_ma_op1 = EN_ma_op1 ;

  // action method ma_op2
  assign CAN_FIRE_ma_op2 = 1'd1 ;
  assign WILL_FIRE_ma_op2 = EN_ma_op2 ;

  // action method ma_op3
  assign CAN_FIRE_ma_op3 = 1'd1 ;
  assign WILL_FIRE_ma_op3 = EN_ma_op3 ;

  // action method tx_common_to_stage4_notFull
  assign CAN_FIRE_tx_common_to_stage4_notFull = 1'd1 ;
  assign WILL_FIRE_tx_common_to_stage4_notFull = 1'd1 ;

  // action method tx_common_to_stage4_enq_rdy
  assign CAN_FIRE_tx_common_to_stage4_enq_rdy = 1'd1 ;
  assign WILL_FIRE_tx_common_to_stage4_enq_rdy = 1'd1 ;

  // value method tx_common_to_stage4_enq_ena
  assign tx_common_to_stage4_enq_ena = MUX_rg_stall_write_1__SEL_2 ;

  // value method tx_common_to_stage4_enq_data
  assign tx_common_to_stage4_enq_data =
	     { rx_meta_from_stage2_first_x[99:36],
	       rx_meta_from_stage2_first_x[19:15],
	       rx_meta_from_stage2_first_x_BITS_21_TO_20__q1[0],
	       rx_meta_from_stage2_first_x[14] } ;

  // action method tx_type_to_stage4_notFull
  assign CAN_FIRE_tx_type_to_stage4_notFull = 1'd1 ;
  assign WILL_FIRE_tx_type_to_stage4_notFull = 1'd1 ;

  // action method tx_type_to_stage4_enq_rdy
  assign CAN_FIRE_tx_type_to_stage4_enq_rdy = 1'd1 ;
  assign WILL_FIRE_tx_type_to_stage4_enq_rdy = 1'd1 ;

  // value method tx_type_to_stage4_enq_ena
  assign tx_type_to_stage4_enq_ena = tx_type_w_ena_whas ;

  // value method tx_type_to_stage4_enq_data
  assign tx_type_to_stage4_enq_data =
	     MUX_rg_stall_write_1__SEL_1 ?
	       MUX_tx_type_w_data_wset_1__VAL_1 :
	       MUX_tx_type_w_data_wset_1__VAL_2 ;

  // action method tx_inst_notFull
  assign CAN_FIRE_tx_inst_notFull = 1'd1 ;
  assign WILL_FIRE_tx_inst_notFull = 1'd1 ;

  // action method tx_inst_enq_rdy
  assign CAN_FIRE_tx_inst_enq_rdy = 1'd1 ;
  assign WILL_FIRE_tx_inst_enq_rdy = 1'd1 ;

  // value method tx_inst_enq_ena
  assign tx_inst_enq_ena = MUX_rg_stall_write_1__SEL_2 ;

  // value method tx_inst_enq_data_fst
  assign tx_inst_enq_data_fst = txinst_w_data_wget[95:32] ;

  // value method tx_inst_enq_data_snd
  assign tx_inst_enq_data_snd = txinst_w_data_wget[31:0] ;

  // action method rx_inst_notEmpty
  assign CAN_FIRE_rx_inst_notEmpty = 1'd1 ;
  assign WILL_FIRE_rx_inst_notEmpty = 1'd1 ;

  // action method rx_inst_first_deq_rdy
  assign CAN_FIRE_rx_inst_first_deq_rdy = 1'd1 ;
  assign WILL_FIRE_rx_inst_first_deq_rdy = 1'd1 ;

  // action method rx_inst_first
  assign CAN_FIRE_rx_inst_first = 1'd1 ;
  assign WILL_FIRE_rx_inst_first = 1'd1 ;

  // value method rx_inst_deq_ena
  assign rx_inst_deq_ena = rx_meta_w_ena_whas ;

  // action method update_wEpoch
  assign CAN_FIRE_update_wEpoch = 1'd1 ;
  assign WILL_FIRE_update_wEpoch = EN_update_wEpoch ;

  // value method flush_from_exe_fst
  assign flush_from_exe_fst =
	     MUX_rg_stall_write_1__SEL_2 && fn_alu___d400[1] ;

  // value method flush_from_exe_snd
  assign flush_from_exe_snd =
	     MUX_rg_stall_write_1__SEL_2 ? fn_alu___d400[65:2] : 64'd0 ;

  // actionvalue method memory_request_get
  assign memory_request_get =
	     { memory_address__h4877,
	       rx_meta_from_stage2_first_x_BITS_21_TO_20__q1[0],
	       rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[2:0],
	       x__h5545 == 3'd4 || x__h5545 == 3'd3,
	       x__h5545[1:0],
	       fwding_read_rs2[63:0],
	       req_atomic_op__h5484,
	       x__h5545 == 3'd5,
	       2'd0 } ;
  assign RDY_memory_request_get =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d268 ==
	     4'd1 ;
  assign CAN_FIRE_memory_request_get = RDY_memory_request_get ;
  assign WILL_FIRE_memory_request_get = EN_memory_request_get ;

  // action method cache_is_available
  assign CAN_FIRE_cache_is_available = 1'd1 ;
  assign WILL_FIRE_cache_is_available = 1'd1 ;

  // action method csr_misa_c
  assign CAN_FIRE_csr_misa_c = 1'd1 ;
  assign WILL_FIRE_csr_misa_c = 1'd1 ;

  // action method storebuffer_empty
  assign CAN_FIRE_storebuffer_empty = 1'd1 ;
  assign WILL_FIRE_storebuffer_empty = 1'd1 ;

  // action method fwd_from_pipe3
  assign CAN_FIRE_fwd_from_pipe3 = 1'd1 ;
  assign WILL_FIRE_fwd_from_pipe3 = 1'd1 ;

  // action method fwd_from_pipe4_first
  assign CAN_FIRE_fwd_from_pipe4_first = 1'd1 ;
  assign WILL_FIRE_fwd_from_pipe4_first = 1'd1 ;

  // action method next_pc
  assign RDY_next_pc = 1'd1 ;
  assign CAN_FIRE_next_pc = 1'd1 ;
  assign WILL_FIRE_next_pc = EN_next_pc ;

  // value method mv_train_bpu
  assign mv_train_bpu = wr_training_data[141:0] ;
  assign RDY_mv_train_bpu = wr_training_data[142] ;

  // value method mv_mispredict_fst
  assign mv_mispredict_fst = wr_mispredict_ghr[8] ;
  assign RDY_mv_mispredict_fst = wr_mispredict_ghr[9] ;

  // value method mv_mispredict_snd
  assign mv_mispredict_snd = wr_mispredict_ghr[7:0] ;
  assign RDY_mv_mispredict_snd = wr_mispredict_ghr[9] ;

  // value method mv_count_floats
  assign mv_count_floats = wr_count_floats_whas ;
  assign RDY_mv_count_floats = 1'd1 ;

  // value method mv_count_muldiv
  assign mv_count_muldiv = wr_count_muldiv_whas ;
  assign RDY_mv_count_muldiv = 1'd1 ;

  // value method mv_count_jumps
  assign mv_count_jumps = wr_count_jumps_whas ;
  assign RDY_mv_count_jumps = 1'd1 ;

  // value method mv_count_branches
  assign mv_count_branches = wr_count_branches_whas ;
  assign RDY_mv_count_branches = 1'd1 ;

  // value method mv_count_rawstalls
  assign mv_count_rawstalls = wr_count_rawstalls_whas ;
  assign RDY_mv_count_rawstalls = 1'd1 ;

  // value method mv_count_exestalls
  assign mv_count_exestalls = wr_count_exestalls_whas ;
  assign RDY_mv_count_exestalls = 1'd1 ;

  // submodule fwding
  mkfwding #(.hartid(hartid)) fwding(.CLK(CLK),
				     .RST_N(RST_N),
				     .fwd_from_pipe3_fwd(fwding_fwd_from_pipe3_fwd),
				     .fwd_from_pipe4_first_fwd(fwding_fwd_from_pipe4_first_fwd),
				     .read_rs1_addr(fwding_read_rs1_addr),
				     .read_rs1_rftype(fwding_read_rs1_rftype),
				     .read_rs1_val(fwding_read_rs1_val),
				     .read_rs2_addr(fwding_read_rs2_addr),
				     .read_rs2_rftype(fwding_read_rs2_rftype),
				     .read_rs2_val(fwding_read_rs2_val),
				     .read_rs3_addr(fwding_read_rs3_addr),
				     .read_rs3_rftype(fwding_read_rs3_rftype),
				     .read_rs3_val(fwding_read_rs3_val),
				     .EN_read_rs1(fwding_EN_read_rs1),
				     .EN_read_rs2(fwding_EN_read_rs2),
				     .EN_read_rs3(fwding_EN_read_rs3),
				     .read_rs1(fwding_read_rs1),
				     .RDY_read_rs1(fwding_RDY_read_rs1),
				     .read_rs2(fwding_read_rs2),
				     .RDY_read_rs2(fwding_RDY_read_rs2),
				     .read_rs3(fwding_read_rs3),
				     .RDY_read_rs3(fwding_RDY_read_rs3));

  // submodule multicycle_alu
  mkmulticycle_alu #(.hartid(hartid)) multicycle_alu(.CLK(CLK),
						     .RST_N(RST_N),
						     .ma_inputs_fn(multicycle_alu_ma_inputs_fn),
						     .ma_inputs_funct3(multicycle_alu_ma_inputs_funct3),
						     .ma_inputs_inst_type(multicycle_alu_ma_inputs_inst_type),
						     .ma_inputs_op1(multicycle_alu_ma_inputs_op1),
						     .ma_inputs_op2(multicycle_alu_ma_inputs_op2),
						     .ma_inputs_op3(multicycle_alu_ma_inputs_op3),
						     .ma_inputs_word32(multicycle_alu_ma_inputs_word32),
						     .EN_ma_inputs(multicycle_alu_EN_ma_inputs),
						     .RDY_ma_inputs(multicycle_alu_RDY_ma_inputs),
						     .mv_delayed_output(multicycle_alu_mv_delayed_output),
						     .RDY_mv_delayed_output(multicycle_alu_RDY_mv_delayed_output));

  // rule RL_rl_capture_memory_stalls
  assign CAN_FIRE_RL_rl_capture_memory_stalls =
	     rx_meta_from_stage2_notEmpty_b && !cache_is_available_avail &&
	     !rg_stall ;
  assign WILL_FIRE_RL_rl_capture_memory_stalls =
	     CAN_FIRE_RL_rl_capture_memory_stalls ;

  // rule RL_rl_capture_latest_ops
  assign CAN_FIRE_RL_rl_capture_latest_ops =
	     fwding_RDY_read_rs1 && fwding_RDY_read_rs2 &&
	     fwding_RDY_read_rs3__6_AND_wr_cache_avail_whas_ETC___d49 &&
	     cache_is_available_avail &&
	     !rg_stall ;
  assign WILL_FIRE_RL_rl_capture_latest_ops =
	     CAN_FIRE_RL_rl_capture_latest_ops ;

  // rule RL_delayed_output
  assign CAN_FIRE_RL_delayed_output =
	     multicycle_alu_RDY_mv_delayed_output &&
	     tx_type_to_stage4_enq_rdy_b &&
	     rg_stall ;
  assign WILL_FIRE_RL_delayed_output = CAN_FIRE_RL_delayed_output ;

  // rule RL_wr_training_data__dreg_update
  assign CAN_FIRE_RL_wr_training_data__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_wr_training_data__dreg_update = 1'd1 ;

  // rule RL_wr_mispredict_ghr__dreg_update
  assign CAN_FIRE_RL_wr_mispredict_ghr__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_wr_mispredict_ghr__dreg_update = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_rg_stall_write_1__SEL_1 =
	     WILL_FIRE_RL_delayed_output &&
	     multicycle_alu_mv_delayed_output[5] ;
  assign MUX_rg_stall_write_1__SEL_2 =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 ;
  assign MUX_rg_stall_write_1__VAL_2 =
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	     4'd9 ||
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	     4'd8 ;
  assign MUX_tx_type_w_data_wset_1__VAL_1 =
	     { 2'd2,
	       12'bxxxxxxxxxxxx /* unspecified value */ ,
	       multicycle_alu_mv_delayed_output[69:6],
	       multicycle_alu_mv_delayed_output[4:0] } ;
  assign MUX_tx_type_w_data_wset_1__VAL_2 =
	     { IF_NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d822,
	       IF_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding__ETC___d839 } ;

  // inlined wires
  assign rx_meta_w_ena_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     (NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 ||
	      !rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222) ;
  assign wr_next_pc_wget = { 1'd1, next_pc_npc } ;
  assign wr_training_data_1_wget =
	     { 1'd1,
	       rx_meta_from_stage2_first_x[99:36],
	       IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d458 } ;
  assign wr_training_data_1_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d435 ;
  assign wr_mispredict_ghr_1_wget =
	     { 1'd1,
	       rx_meta_from_stage2_first_x[9],
	       rx_meta_from_stage2_first_x[7:0] } ;
  assign wr_mispredict_ghr_1_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     fn_alu___d400[1] &&
	     !fn_alu___d400[130] ;
  assign tx_type_w_ena_whas =
	     WILL_FIRE_RL_delayed_output &&
	     multicycle_alu_mv_delayed_output[5] ||
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 !=
	     4'd9 &&
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 !=
	     4'd8 ;
  assign txinst_w_data_wget =
	     { rx_meta_from_stage2_first_x[99:36], rx_inst_first_x } ;
  assign wr_count_floats_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	     4'd8 ;
  assign wr_count_muldiv_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	     4'd9 ;
  assign wr_count_branches_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	     4'd2 ;
  assign wr_count_jumps_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	      4'd4 ||
	      IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	      4'd3) ;
  assign wr_count_rawstalls_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     (!fwding_read_rs1[64] || !fwding_read_rs2[64] ||
	      !fwding_read_rs3[64]) ;
  assign wr_count_exestalls_whas =
	     WILL_FIRE_RL_delayed_output &&
	     !multicycle_alu_mv_delayed_output[5] ;

  // register rg_eEpoch
  assign rg_eEpoch_D_IN = fn_alu___d400[1] ^ rg_eEpoch ;
  assign rg_eEpoch_EN = MUX_rg_stall_write_1__SEL_2 ;

  // register rg_loadreserved_addr
  assign rg_loadreserved_addr_D_IN =
	     (fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 &&
	      rx_meta_from_stage2_first_x[28:26] == 3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0101) ?
	       { 1'd1, memory_address__h4877 } :
	       { 1'd0,
		 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } ;
  assign rg_loadreserved_addr_EN =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 &&
	     (rx_meta_from_stage2_first_x[28:26] == 3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0101 ||
	      IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ;

  // register rg_stall
  assign rg_stall_D_IN =
	     !MUX_rg_stall_write_1__SEL_1 && MUX_rg_stall_write_1__VAL_2 ;
  assign rg_stall_EN =
	     WILL_FIRE_RL_delayed_output &&
	     multicycle_alu_mv_delayed_output[5] ||
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 ;

  // register rg_wEpoch
  assign rg_wEpoch_D_IN = ~rg_wEpoch ;
  assign rg_wEpoch_EN = EN_update_wEpoch ;

  // register wr_mispredict_ghr
  assign wr_mispredict_ghr_D_IN =
	     wr_mispredict_ghr_1_whas ?
	       wr_mispredict_ghr_1_wget :
	       { 1'd0, 9'bxxxxxxxxx /* unspecified value */  } ;
  assign wr_mispredict_ghr_EN = 1'd1 ;

  // register wr_training_data
  assign wr_training_data_D_IN =
	     wr_training_data_1_whas ?
	       wr_training_data_1_wget :
	       { 1'd0,
		 142'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } ;
  assign wr_training_data_EN = 1'd1 ;

  // submodule fwding
  assign fwding_fwd_from_pipe3_fwd = fwd_from_pipe3_fwd ;
  assign fwding_fwd_from_pipe4_first_fwd = fwd_from_pipe4_first_fwd ;
  assign fwding_read_rs1_addr = ma_op1_i[70:66] ;
  assign fwding_read_rs1_rftype = ma_op1_i[1:0] == 2'd2 ;
  assign fwding_read_rs1_val = ma_op1_i[65:2] ;
  assign fwding_read_rs2_addr = ma_op2_i[71:67] ;
  assign fwding_read_rs2_rftype = ma_op2_i[2:0] == 3'd4 ;
  assign fwding_read_rs2_val = ma_op2_i[66:3] ;
  assign fwding_read_rs3_addr = ma_op3_i[5:1] ;
  assign fwding_read_rs3_rftype = ma_op3_i[0] ;
  assign fwding_read_rs3_val = ma_op3_i[69:6] ;
  assign fwding_EN_read_rs1 = CAN_FIRE_RL_rl_capture_latest_ops ;
  assign fwding_EN_read_rs2 = CAN_FIRE_RL_rl_capture_latest_ops ;
  assign fwding_EN_read_rs3 = CAN_FIRE_RL_rl_capture_latest_ops ;

  // submodule multicycle_alu
  assign multicycle_alu_ma_inputs_fn = fn__h3929 ;
  assign multicycle_alu_ma_inputs_funct3 =
	     rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[2:0] ;
  assign multicycle_alu_ma_inputs_inst_type =
	     IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ;
  assign multicycle_alu_ma_inputs_op1 = arg1__h4875 ;
  assign multicycle_alu_ma_inputs_op2 = rs2__h4815 ;
  assign multicycle_alu_ma_inputs_op3 = fwding_read_rs3[63:0] ;
  assign multicycle_alu_ma_inputs_word32 = rx_meta_from_stage2_first_x[13] ;
  assign multicycle_alu_EN_ma_inputs =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	      4'd9 ||
	      IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	      4'd8) ;

  // remaining internal signals
  module_fn_alu instance_fn_alu_0(.fn_alu_fn(fn__h3929),
				  .fn_alu_op1(arg1__h4875),
				  .fn_alu_op2(rs2__h4815),
				  .fn_alu_op3(arg3__h4876),
				  .fn_alu_effective_address(_theResult____h4879),
				  .fn_alu_inst_type(rx_meta_from_stage2_first_x[25:22]),
				  .fn_alu_funct3(x__h4950),
				  .fn_alu_word32(rx_meta_from_stage2_first_x[13]),
				  .fn_alu_misa_c(x_wget__h3123),
				  .fn_alu_nextpc(x__h7421),
				  .fn_alu_prediction(x__read_btbresponse_prediction__h4586[1]),
				  .fn_alu_comp(rx_meta_from_stage2_first_x[12]),
				  .fn_alu(fn_alu___d400));
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d268 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       ((rg_loadreserved_addr[64] &&
		 rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) ?
		  rx_meta_from_stage2_first_x[25:22] :
		  4'd0) :
	       rx_meta_from_stage2_first_x[25:22] ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d478 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[25:22] == 4'd0 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd0 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd0 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd0 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d487 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd1 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd1 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[25:22] != 4'd1 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd1 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d497 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd2 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd2 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d506 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd3 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd3 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d515 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd4 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd4 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d524 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[25:22] != 4'd2 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd2 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d526 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[25:22] != 4'd3 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd3 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d528 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[25:22] != 4'd4 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd4 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d530 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd5 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd5 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d542 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[25:22] != 4'd5 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd5 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d544 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd6 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd6 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d550 =
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d524 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d526 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d528 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d542 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d544 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d557 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[25:22] != 4'd6 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd6 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d559 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd7 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd7 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d565 =
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d524 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d526 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d528 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d542 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d557 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d559 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d573 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 &&
	       rx_meta_from_stage2_first_x[25:22] == 4'd8 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd8 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d579 =
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d524 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d526 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d528 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d542 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d557 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d573 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d589 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
		rx_meta_from_stage2_first_x[25:22] != 4'd7) &&
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
		rx_meta_from_stage2_first_x[25:22] != 4'd8) :
	       rx_meta_from_stage2_first_x[25:22] != 4'd7 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd8 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d595 =
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d524 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d526 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d528 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d542 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d557 &&
	     IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d589 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d754 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) &&
	       rx_meta_from_stage2_first_x[28:26] == 3'd0 :
	       rx_meta_from_stage2_first_x[28:26] == 3'd2 &&
	       rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] ==
	       4'b0101 ||
	       rx_meta_from_stage2_first_x[28:26] == 3'd0 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d768 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 ||
	       rx_meta_from_stage2_first_x[28:26] == 3'd1 :
	       rx_meta_from_stage2_first_x[28:26] == 3'd1 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d777 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) &&
	       rx_meta_from_stage2_first_x[28:26] == 3'd3 :
	       rx_meta_from_stage2_first_x[28:26] == 3'd3 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d786 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) &&
	       rx_meta_from_stage2_first_x[28:26] == 3'd4 :
	       rx_meta_from_stage2_first_x[28:26] == 3'd4 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d795 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) &&
	       rx_meta_from_stage2_first_x[28:26] == 3'd2 :
	       rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] !=
	       4'b0101 &&
	       rx_meta_from_stage2_first_x[28:26] == 3'd2 ;
  assign IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d807 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       rx_meta_from_stage2_first_x[28:26] != 3'd0 &&
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd1 &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd3 &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd4 &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd2 :
	       rx_meta_from_stage2_first_x[28:26] != 3'd0 &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd1 &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd3 &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd4 &&
	       rx_meta_from_stage2_first_x[28:26] != 3'd2 ;
  assign IF_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding__ETC___d837 =
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d832 ?
	       { 12'bxxxxxxxxxxxx /* unspecified value */ ,
		 value__h7470,
		 5'd0 } :
	       { s4system_rs1_imm__h9320,
		 rx_meta_from_stage2_first_x_BITS_99_TO_36__q5[1:0],
		 fwding_read_rs3[11:0],
		 rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[2:0] } ;
  assign IF_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding__ETC___d839 =
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	      NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673) ?
	       { 77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		 IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615,
		 nanboxing__h4887 } :
	       IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d838 ;
  assign IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 =
	     (rx_meta_from_stage2_first_x[28:26] == 3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0101) ?
	       3'd0 :
	       rx_meta_from_stage2_first_x[28:26] ;
  assign IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d458 =
	     { _theResult____h4879,
	       (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
		4'd2 &&
		!fn_alu___d400[130]) ?
		 td_state__h7704 :
		 2'd3,
	       ((rx_meta_from_stage2_first_x[25:22] == 4'd3 ||
		 rx_meta_from_stage2_first_x[25:22] == 4'd4) &&
		rx_meta_from_stage2_first_x_BITS_19_TO_15__q6[0]) ?
		 2'd2 :
		 ((rx_meta_from_stage2_first_x[25:22] == 4'd4 &&
		   ma_op1_i[70:66] == 5'b00001) ?
		    2'd3 :
		    CASE_rx_meta_from_stage2_first_x_BITS_25_TO_22_ETC__q7),
	       rx_meta_from_stage2_first_x[9],
	       rx_meta_from_stage2_first_x[12],
	       rx_meta_from_stage2_first_x[7:0] } ;
  assign IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 =
	     (rx_meta_from_stage2_first_x[25:22] == 4'd6 ||
	      IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 ||
	      fn_alu___d400[130]) ?
	       4'd6 :
	       ((IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
		 4'd1 &&
		 IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
		 3'd5) ?
		  4'd0 :
		  IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293) ;
  assign IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d827 =
	     IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 ?
	       { memory_cause__h4882, memory_address__h4877 } :
	       { 6'd0, _theResult____h4879 } ;
  assign IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d838 =
	     (IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d687 &&
	      IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d690) ?
	       { 11'bxxxxxxxxxxx /* unspecified value */ ,
		 (rx_meta_from_stage2_first_x[25:22] == 4'd6) ?
		   { rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[5:0],
		     rx_mtval_from_stage2_first_x } :
		   IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d827 } :
	       IF_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding__ETC___d837 ;
  assign IF_NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwd_ETC___d820 =
	     ((IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	       4'd1 ||
	       IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 !=
	       3'd5) &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d671) ?
	       2'd0 :
	       2'd2 ;
  assign IF_NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d822 =
	     NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d819 ?
	       2'd3 :
	       (IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d690 ?
		  2'd1 :
		  IF_NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwd_ETC___d820) ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d268 :
	       rx_meta_from_stage2_first_x[25:22] ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d489 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d487 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd1 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d500 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d497 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd2 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d509 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d506 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd3 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d518 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d515 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd4 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d536 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d524 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d526 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d528 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d530 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd5 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d567 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d565 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd7 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d581 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d579 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd8 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d597 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d485 &&
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d595 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd0 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd1 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd2 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd3 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd4 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd5 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd6 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd7 &&
	       rx_meta_from_stage2_first_x[25:22] != 4'd8 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
	       x__h5545 :
	       rx_meta_from_stage2_first_x[28:26] ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d542 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd5 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d666 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d557 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd6 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d671 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d487 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd1 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d530 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd5 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d680 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d544 :
	       rx_meta_from_stage2_first_x[25:22] == 4'd6 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d682 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd1 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d697 =
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d680 ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	     4'd1 &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	     3'd5 ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d682 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d701 =
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	     4'd1 &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	     3'd5 ||
	     (fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
		IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d557 :
		rx_meta_from_stage2_first_x[25:22] != 4'd6) ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d703 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
	       IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d495 :
	       rx_meta_from_stage2_first_x[25:22] != 4'd1 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d705 =
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd1 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	      3'd5 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d666) &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd1 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	      3'd5 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d703) ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d706 =
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd1 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	      3'd5 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660) &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d705 ;
  assign IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d832 =
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd1 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	      3'd5 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660) &&
	     NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d831 ;
  assign IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 =
	     rx_meta_from_stage2_first_x[25:22] == 4'd1 &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] == 2'd1 &&
	      memory_address__h4877[0] ||
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] == 2'd2 &&
	      memory_address__h4877[1:0] != 2'd0 ||
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] == 2'd3 &&
	      memory_address__h4877[2:0] != 3'd0) ;
  assign IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d684 =
	     rx_meta_from_stage2_first_x[25:22] == 4'd6 ||
	     IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 ||
	     fn_alu___d400[130] ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d680 ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	     4'd1 &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	     3'd5 ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d682 ;
  assign IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d687 =
	     rx_meta_from_stage2_first_x[25:22] == 4'd6 ||
	     IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 ||
	     fn_alu___d400[130] ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	     4'd1 &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	     3'd5 ||
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 ;
  assign IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d690 =
	     rx_meta_from_stage2_first_x[25:22] == 4'd6 ||
	     IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 ||
	     fn_alu___d400[130] ||
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	      4'd1 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 !=
	      3'd5) &&
	     (fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
		IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d544 :
		rx_meta_from_stage2_first_x[25:22] == 4'd6) ;
  assign NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 =
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	      4'd2 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	      4'd4 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	      4'd3 ||
	      EN_next_pc && wr_next_pc_wget[64]) &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd6 ||
	      fwding_read_rs1[64] && fwding_read_rs2[64] &&
	      fwding_read_rs3[64]) ;
  assign NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d720 =
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	      4'd1 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 !=
	      3'd5) &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d680 ||
	      (fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
		 IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d487 :
		 rx_meta_from_stage2_first_x[25:22] == 4'd1)) ;
  assign NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d663 =
	     rx_meta_from_stage2_first_x[25:22] != 4'd1 ||
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd1 ||
	      !memory_address__h4877[0]) &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd2 ||
	      memory_address__h4877[1:0] == 2'd0) &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd3 ||
	      memory_address__h4877[2:0] == 3'd0) ;
  assign NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673 =
	     rx_meta_from_stage2_first_x[25:22] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d663 &&
	     !fn_alu___d400[130] &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d666 &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	      4'd1 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 !=
	      3'd5) &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d671 ;
  assign NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d716 =
	     rx_meta_from_stage2_first_x[25:22] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d663 &&
	     !fn_alu___d400[130] &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d701 ;
  assign NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d819 =
	     rx_meta_from_stage2_first_x[25:22] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d663 &&
	     !fn_alu___d400[130] &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	      4'd1 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 !=
	      3'd5) &&
	     (fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
		IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d530 :
		rx_meta_from_stage2_first_x[25:22] == 4'd5) ;
  assign NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d830 =
	     rx_meta_from_stage2_first_x[25:22] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d663 &&
	     !fn_alu___d400[130] &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd1 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	      3'd5 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d666) ;
  assign NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d831 =
	     NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d830 &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd1 &&
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d615 ==
	      3'd5 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d703) ;
  assign NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d296 =
	     (!fwding_read_rs1[64] || !fwding_read_rs2[64] ||
	      !fwding_read_rs3[64]) &&
	     IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 !=
	     4'd6 ;
  assign _theResult_____1_snd_aluresult__h7325 =
	     (rg_loadreserved_addr[64] &&
	      rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) ?
	       fn_alu___d400[129:66] :
	       64'd1 ;
  assign _theResult_____7_snd_fst__h9273 =
	     IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 ?
	       memory_cause__h4882 :
	       6'd0 ;
  assign _theResult_____7_snd_snd__h9274 =
	     IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d611 ?
	       memory_address__h4877 :
	       _theResult____h4879 ;
  assign _theResult____h4879 =
	     (rx_meta_from_stage2_first_x[25:22] == 4'd4) ?
	       result__h7357 :
	       jump_address__h4878 ;
  assign arg1__h4875 =
	     (ma_op1_i[1:0] == 2'd1) ?
	       rx_meta_from_stage2_first_x[99:36] :
	       fwding_read_rs1[63:0] ;
  assign arg3__h4876 =
	     (rx_meta_from_stage2_first_x[25:22] == 4'd4) ?
	       fwding_read_rs1[63:0] :
	       rx_meta_from_stage2_first_x[99:36] ;
  assign curr_epochs__h3249 = { rg_eEpoch, rg_wEpoch } ;
  assign fn__h3929 = rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] ;
  assign fwding_RDY_read_rs3__6_AND_wr_cache_avail_whas_ETC___d49 =
	     fwding_RDY_read_rs3 && rx_meta_from_stage2_first_deq_rdy_b &&
	     EN_ma_op1 &&
	     EN_ma_op2 &&
	     EN_ma_op3 &&
	     rxinst_w_rdy_wget__1_AND_wr_misa_c_whas__2_AND_ETC___d43 ;
  assign fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 =
	     fwding_read_rs1[64] && fwding_read_rs2[64] &&
	     fwding_read_rs3[64] &&
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     rx_meta_from_stage2_first_x[25:22] == 4'd1 &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd1 ||
	      !memory_address__h4877[0]) &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd2 ||
	      memory_address__h4877[1:0] == 2'd0) &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd3 ||
	      memory_address__h4877[2:0] == 3'd0) ;
  assign fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d317 =
	     (fwding_read_rs1[64] && fwding_read_rs2[64] &&
	      fwding_read_rs3[64] ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd6) &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd2 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd4 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd3) &&
	     (!EN_next_pc || !wr_next_pc_wget[64]) ;
  assign fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 =
	     fwding_read_rs1[64] && fwding_read_rs2[64] &&
	     fwding_read_rs3[64] &&
	     rx_meta_from_stage2_first_x[25:22] == 4'd1 &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd1 ||
	      !memory_address__h4877[0]) &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd2 ||
	      memory_address__h4877[1:0] == 2'd0) &&
	     (rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] != 2'd3 ||
	      memory_address__h4877[2:0] == 3'd0) ;
  assign jump_address__h4878 = arg3__h4876 + fwding_read_rs3[63:0] ;
  assign memory_address__h4877 =
	     fwding_read_rs1[63:0] + fwding_read_rs3[63:0] ;
  assign memory_cause__h4882 =
	     (rx_meta_from_stage2_first_x[28:26] == 3'd0) ? 6'd4 : 6'd6 ;
  assign nanboxing__h4887 =
	     rx_meta_from_stage2_first_x[25:22] == 4'd1 &&
	     rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] == 2'd2 &&
	     rx_meta_from_stage2_first_x[14] ;
  assign req_atomic_op__h5484 =
	     { rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[0],
	       rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] } ;
  assign result__h7357 = { jump_address__h4878[63:1], 1'd0 } ;
  assign rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 =
	     curr_epochs__h3249 == rx_meta_from_stage2_first_x[21:20] ;
  assign rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d435 =
	     rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	     NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	     (IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd2 &&
	      !fn_alu___d400[130] ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd3 ||
	      IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d293 ==
	      4'd4) ;
  assign rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265 =
	     rg_loadreserved_addr[63:0] == memory_address__h4877 ;
  assign rs2__h4815 = fwding_read_rs2[63:0] ;
  assign rx_meta_from_stage2_first_x_BITS_19_TO_15__q6 =
	     rx_meta_from_stage2_first_x[19:15] ;
  assign rx_meta_from_stage2_first_x_BITS_21_TO_20__q1 =
	     rx_meta_from_stage2_first_x[21:20] ;
  assign rx_meta_from_stage2_first_x_BITS_35_TO_29__q2 =
	     rx_meta_from_stage2_first_x[35:29] ;
  assign rx_meta_from_stage2_first_x_BITS_99_TO_36__q5 =
	     rx_meta_from_stage2_first_x[99:36] ;
  assign rxinst_w_rdy_wget__1_AND_wr_misa_c_whas__2_AND_ETC___d43 =
	     rx_inst_first_deq_rdy_b && tx_common_to_stage4_enq_rdy_b &&
	     tx_inst_enq_rdy_b &&
	     multicycle_alu_RDY_ma_inputs &&
	     tx_type_to_stage4_enq_rdy_b &&
	     rx_mtval_from_stage2_first_deq_rdy_b ;
  assign s4system_rs1_imm__h9320 =
	     rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[2] ?
	       { 59'd0, fwding_read_rs3[16:12] } :
	       value__h7470 ;
  assign s4trap_badaddr__h9270 =
	     (rx_meta_from_stage2_first_x[25:22] == 4'd6) ?
	       rx_mtval_from_stage2_first_x :
	       _theResult_____7_snd_snd__h9274 ;
  assign s4trap_cause__h9269 =
	     (rx_meta_from_stage2_first_x[25:22] == 4'd6) ?
	       rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[5:0] :
	       _theResult_____7_snd_fst__h9273 ;
  assign td_state__h7704 =
	     fn_alu___d400[0] ?
	       CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q3 :
	       CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q4 ;
  assign value__h7470 =
	     fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d248 ?
	       x1_avValue_snd_aluresult__h7330 :
	       fn_alu___d400[129:66] ;
  assign x1_avValue_snd_aluresult__h7330 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       _theResult_____1_snd_aluresult__h7325 :
	       fn_alu___d400[129:66] ;
  assign x__h4950 = rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[1:0] ;
  assign x__h5545 =
	     (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[6:3] == 4'b0111) ?
	       ((rg_loadreserved_addr[64] &&
		 rg_loadreserved_addr_62_BITS_63_TO_0_64_EQ_fwd_ETC___d265) ?
		  3'd1 :
		  rx_meta_from_stage2_first_x[28:26]) :
	       IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d256 ;
  assign x__h7421 = wr_next_pc_wget[63:0] ;
  assign x__read_btbresponse_prediction__h4586 =
	     rx_meta_from_stage2_first_x[11:10] ;
  assign x_wget__h3123 = csr_misa_c_m ;
  always@(rx_meta_from_stage2_first_x)
  begin
    case (rx_meta_from_stage2_first_x[11:10])
      2'b0: CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q3 = 2'b01;
      2'b01, 2'b10:
	  CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q3 = 2'b11;
      2'd3:
	  CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q3 =
	      rx_meta_from_stage2_first_x[11:10];
    endcase
  end
  always@(rx_meta_from_stage2_first_x)
  begin
    case (rx_meta_from_stage2_first_x[11:10])
      2'd0:
	  CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q4 =
	      rx_meta_from_stage2_first_x[11:10];
      2'b01, 2'b10:
	  CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q4 = 2'b0;
      2'b11: CASE_rx_meta_from_stage2_first_x_BITS_11_TO_10_ETC__q4 = 2'b10;
    endcase
  end
  always@(rx_meta_from_stage2_first_x)
  begin
    case (rx_meta_from_stage2_first_x[25:22])
      4'd3, 4'd4:
	  CASE_rx_meta_from_stage2_first_x_BITS_25_TO_22_ETC__q7 = 2'd1;
      default: CASE_rx_meta_from_stage2_first_x_BITS_25_TO_22_ETC__q7 = 2'd0;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_eEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_loadreserved_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
	rg_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_wEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wr_mispredict_ghr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 9'bxxxxxxxxx /* unspecified value */  };
	wr_training_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      142'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
      end
    else
      begin
        if (rg_eEpoch_EN) rg_eEpoch <= `BSV_ASSIGNMENT_DELAY rg_eEpoch_D_IN;
	if (rg_loadreserved_addr_EN)
	  rg_loadreserved_addr <= `BSV_ASSIGNMENT_DELAY
	      rg_loadreserved_addr_D_IN;
	if (rg_stall_EN) rg_stall <= `BSV_ASSIGNMENT_DELAY rg_stall_D_IN;
	if (rg_wEpoch_EN) rg_wEpoch <= `BSV_ASSIGNMENT_DELAY rg_wEpoch_D_IN;
	if (wr_mispredict_ghr_EN)
	  wr_mispredict_ghr <= `BSV_ASSIGNMENT_DELAY wr_mispredict_ghr_D_IN;
	if (wr_training_data_EN)
	  wr_training_data <= `BSV_ASSIGNMENT_DELAY wr_training_data_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_eEpoch = 1'h0;
    rg_loadreserved_addr = 65'h0AAAAAAAAAAAAAAAA;
    rg_stall = 1'h0;
    rg_wEpoch = 1'h0;
    wr_mispredict_ghr = 10'h2AA;
    wr_training_data = 143'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_memory_stalls)
	begin
	  TASK_testplusargs___d18 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_memory_stalls)
	begin
	  TASK_testplusargs___d19 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_memory_stalls)
	begin
	  TASK_testplusargs___d20 = $test$plusargs("l4");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_memory_stalls)
	begin
	  v__h3885 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_memory_stalls &&
	  (TASK_testplusargs___d18 ||
	   TASK_testplusargs___d19 && TASK_testplusargs___d20))
	$write("[%10d", v__h3885, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_memory_stalls &&
	  (TASK_testplusargs___d18 ||
	   TASK_testplusargs___d19 && TASK_testplusargs___d20))
	$write("[%2d]STAGE3: DCACHE is busy", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_memory_stalls &&
	  (TASK_testplusargs___d18 ||
	   TASK_testplusargs___d19 && TASK_testplusargs___d20))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d54 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d55 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d56 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  v__h4008 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d54 ||
	   TASK_testplusargs___d55 && TASK_testplusargs___d56))
	$write("[%10d", v__h4008, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d54 ||
	   TASK_testplusargs___d55 && TASK_testplusargs___d56))
	$write("[%2d]STAGE3: PC:%h",
	       hartid,
	       rx_meta_from_stage2_first_x[99:36]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d54 ||
	   TASK_testplusargs___d55 && TASK_testplusargs___d56))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d64 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d65 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d66 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d75 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[28:26] == 3'd0;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d78 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[28:26] == 3'd1;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d81 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[28:26] == 3'd3;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d84 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[28:26] == 3'd4;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d87 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[28:26] == 3'd2;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d103 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[28:26] != 3'd0 &&
	rx_meta_from_stage2_first_x[28:26] != 3'd1 &&
	rx_meta_from_stage2_first_x[28:26] != 3'd3 &&
	rx_meta_from_stage2_first_x[28:26] != 3'd4 &&
	rx_meta_from_stage2_first_x[28:26] != 3'd2;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d107 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd0;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d110 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd1;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d113 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd2;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d116 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd3;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d122 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd5;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d119 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd4;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d125 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd6;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d128 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd7;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d131 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] == 4'd8;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d158 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[25:22] != 4'd0 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd1 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd2 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd3 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd4 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd5 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd6 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd7 &&
	rx_meta_from_stage2_first_x[25:22] != 4'd8;
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d165 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[14];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d168 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	!rx_meta_from_stage2_first_x[14];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d172 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	!rx_meta_from_stage2_first_x[13];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d174 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[13];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d178 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	!rx_meta_from_stage2_first_x[12];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d186 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	!rx_meta_from_stage2_first_x[9];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d180 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[12];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d188 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[9];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d192 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	!rx_meta_from_stage2_first_x[8];
    TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d194 =
	(TASK_testplusargs___d64 ||
	 TASK_testplusargs___d65 && TASK_testplusargs___d66) &&
	rx_meta_from_stage2_first_x[8];
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  v__h4302 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("[%10d", v__h4302, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("[%2d]STAGE3: ", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("Stage3Meta { ", "pc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("'h%h", rx_meta_from_stage2_first_x[99:36]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "funct: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("'h%h", rx_meta_from_stage2_first_x[35:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "memaccess: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d75)
	$write("Load");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d78)
	$write("Store");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d81)
	$write("Fence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d84)
	$write("FenceI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d87)
	$write("Atomic");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d103)
	$write("SFence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "inst_type: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d107)
	$write("ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d110)
	$write("MEMORY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d113)
	$write("BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d116)
	$write("JAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d119)
	$write("JALR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d122)
	$write("SYSTEM_INSTR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d125)
	$write("TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d128)
	$write("WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d131)
	$write("FLOAT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d158)
	$write("MULDIV");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "epochs: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("'h%h", rx_meta_from_stage2_first_x[21:20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "rd: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("'h%h", rx_meta_from_stage2_first_x[19:15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "rdtype: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d165)
	$write("FRF");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d168)
	$write("IRF");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "word32: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d172)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d174)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "compressed: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d178)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d180)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "btbresponse: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("BTBResponse { ", "prediction: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("'h%h", rx_meta_from_stage2_first_x[11:10]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "btbhit: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d186)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d188)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "hi: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d192)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_4_OR_TASK_testplusargs_5_AND_ETC___d194)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(", ", "history: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("'h%h", rx_meta_from_stage2_first_x[7:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write(" }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d64 ||
	   TASK_testplusargs___d65 && TASK_testplusargs___d66))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d296)
	begin
	  TASK_testplusargs___d297 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d296)
	begin
	  TASK_testplusargs___d298 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d296)
	begin
	  TASK_testplusargs___d299 = $test$plusargs("l4");
	  #0;
	end
    NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d302 =
	NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d296 &&
	(TASK_testplusargs___d297 ||
	 TASK_testplusargs___d298 && TASK_testplusargs___d299);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d296)
	begin
	  v__h5800 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d302)
	$write("[%10d", v__h5800, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d302)
	$write("[%2d]STAGE3: RAW STALL PC:%h",
	       hartid,
	       rx_meta_from_stage2_first_x[99:36]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_fwding_read_rs1_11_BIT_64_12_87_OR_NOT_fwd_ETC___d302)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d317)
	begin
	  TASK_testplusargs___d318 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d317)
	begin
	  TASK_testplusargs___d319 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d317)
	begin
	  TASK_testplusargs___d320 = $test$plusargs("l4");
	  #0;
	end
    fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d323 =
	fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d317 &&
	(TASK_testplusargs___d318 ||
	 TASK_testplusargs___d319 && TASK_testplusargs___d320);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d317)
	begin
	  v__h6107 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d323)
	$write("[%10d", v__h6107, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d323)
	$write("[%2d]STAGE3: NPC not Available PC:%h",
	       hartid,
	       rx_meta_from_stage2_first_x[99:36]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d323)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d337 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d338 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d339 = $test$plusargs("l0");
	  #0;
	end
    NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d342 =
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	(TASK_testplusargs___d337 ||
	 TASK_testplusargs___d338 && TASK_testplusargs___d339);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  v__h6430 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d342)
	$write("[%10d", v__h6430, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d342)
	$write("[%2d]STAGE3: Sending ops", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d342)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d345 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d346 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d347 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d350 =
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	(TASK_testplusargs___d345 ||
	 TASK_testplusargs___d346 && TASK_testplusargs___d347);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  v__h6635 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d350)
	$write("[%10d", v__h6635, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d350)
	$write("[%2d]STAGE3: rs1avail:%b rs1:%h",
	       hartid,
	       fwding_read_rs1[64],
	       arg1__h4875);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d350)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d355 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d356 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d357 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d360 =
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	(TASK_testplusargs___d355 ||
	 TASK_testplusargs___d356 && TASK_testplusargs___d357);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  v__h6790 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d360)
	$write("[%10d", v__h6790, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d360)
	$write("[%2d]STAGE3: rs2avail:%b rs2:%h",
	       hartid,
	       fwding_read_rs2[64],
	       fwding_read_rs2[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d360)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d363 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d364 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d365 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d368 =
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	(TASK_testplusargs___d363 ||
	 TASK_testplusargs___d364 && TASK_testplusargs___d365);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  v__h6935 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d368)
	$write("[%10d", v__h6935, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d368)
	$write("[%2d]STAGE3: arg3:%h", hartid, arg3__h4876);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d368)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d373 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d374 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d375 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d378 =
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	(TASK_testplusargs___d373 ||
	 TASK_testplusargs___d374 && TASK_testplusargs___d375);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  v__h7094 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d378)
	$write("[%10d", v__h7094, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d378)
	$write("[%2d]STAGE3: arg4:%h", hartid, fwding_read_rs3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d378)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d381 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d382 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  TASK_testplusargs___d383 = $test$plusargs("l0");
	  #0;
	end
    NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386 =
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	(TASK_testplusargs___d381 ||
	 TASK_testplusargs___d382 && TASK_testplusargs___d383);
    TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d402 =
	(TASK_testplusargs___d381 ||
	 TASK_testplusargs___d382 && TASK_testplusargs___d383) &&
	fn_alu___d400[130];
    TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d406 =
	(TASK_testplusargs___d381 ||
	 TASK_testplusargs___d382 && TASK_testplusargs___d383) &&
	!fn_alu___d400[130];
    TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d415 =
	(TASK_testplusargs___d381 ||
	 TASK_testplusargs___d382 && TASK_testplusargs___d383) &&
	fn_alu___d400[1];
    TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d419 =
	(TASK_testplusargs___d381 ||
	 TASK_testplusargs___d382 && TASK_testplusargs___d383) &&
	!fn_alu___d400[1];
    TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d423 =
	(TASK_testplusargs___d381 ||
	 TASK_testplusargs___d382 && TASK_testplusargs___d383) &&
	fn_alu___d400[0];
    TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d427 =
	(TASK_testplusargs___d381 ||
	 TASK_testplusargs___d382 && TASK_testplusargs___d383) &&
	!fn_alu___d400[0];
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333)
	begin
	  v__h7238 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write("[%10d", v__h7238, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write("[%2d]STAGE3: Result: ", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write("ALU_OUT { ", "trap: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d402)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d406)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write(", ", "aluresult: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write("'h%h", value__h7470);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write(", ", "redirect_pc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write("'h%h", fn_alu___d400[65:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write(", ", "redirect: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d415)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d419)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write(", ", "branch_taken: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d423)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  TASK_testplusargs_81_OR_TASK_testplusargs_82_A_ETC___d427)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write(" }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d386)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130])
	begin
	  TASK_testplusargs___d463 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130])
	begin
	  TASK_testplusargs___d464 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130])
	begin
	  TASK_testplusargs___d465 = $test$plusargs("l4");
	  #0;
	end
    fn_alu_00_BIT_1_14_AND_NOT_fn_alu_00_BIT_130_0_ETC___d468 =
	fn_alu___d400[1] && !fn_alu___d400[130] &&
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465);
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d480 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d478 :
	   rx_meta_from_stage2_first_x[25:22] == 4'd0);
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d490 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d489;
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d510 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d509;
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d501 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d500;
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d519 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d518;
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d537 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d536;
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d552 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d550 :
	   rx_meta_from_stage2_first_x[25:22] == 4'd6);
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d568 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d567;
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d582 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d581;
    TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d598 =
	(TASK_testplusargs___d463 ||
	 TASK_testplusargs___d464 && TASK_testplusargs___d465) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d597;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130])
	begin
	  v__h8147 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu_00_BIT_1_14_AND_NOT_fn_alu_00_BIT_130_0_ETC___d468)
	$write("[%10d", v__h8147, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu_00_BIT_1_14_AND_NOT_fn_alu_00_BIT_130_0_ETC___d468)
	$write("[%2d]STAGE3: Misprediction. Inst: ", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d480)
	$write("ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d490)
	$write("MEMORY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d501)
	$write("BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d510)
	$write("JAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d519)
	$write("JALR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d537)
	$write("SYSTEM_INSTR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d552)
	$write("TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d568)
	$write("WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d582)
	$write("FLOAT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu___d400[1] &&
	  !fn_alu___d400[130] &&
	  TASK_testplusargs_63_OR_TASK_testplusargs_64_A_ETC___d598)
	$write("MULDIV");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu_00_BIT_1_14_AND_NOT_fn_alu_00_BIT_130_0_ETC___d468)
	$write(" PC:%h Target:%h NextPC:%h",
	       rx_meta_from_stage2_first_x[99:36],
	       fn_alu___d400[65:2],
	       wr_next_pc_wget[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  fn_alu_00_BIT_1_14_AND_NOT_fn_alu_00_BIT_130_0_ETC___d468)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 == 4'd8))
	begin
	  TASK_testplusargs___d637 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 == 4'd8))
	begin
	  TASK_testplusargs___d638 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 == 4'd8))
	begin
	  TASK_testplusargs___d639 = $test$plusargs("l1");
	  #0;
	end
    IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d642 =
	(IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 == 4'd9 ||
	 IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 == 4'd8) &&
	(TASK_testplusargs___d637 ||
	 TASK_testplusargs___d638 && TASK_testplusargs___d639);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  (IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 == 4'd8))
	begin
	  v__h8950 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d642)
	$write("[%10d", v__h8950, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d642)
	$write("[%2d]STAGE3: Sending multicyle ops", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d642)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8)
	begin
	  TASK_testplusargs___d651 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8)
	begin
	  TASK_testplusargs___d652 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8)
	begin
	  TASK_testplusargs___d653 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d656 =
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653);
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d675 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673;
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d693 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	(IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 ||
	 IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d684) &&
	IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d687 &&
	IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d690;
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d712 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	(IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 ||
	 IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d697) &&
	rx_meta_from_stage2_first_x[25:22] != 4'd6 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d663 &&
	!fn_alu___d400[130] &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d701 &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d706;
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d723 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	(IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 ||
	 IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d697) &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d716 &&
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d720;
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d734 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	(IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 ||
	 IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d697) &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d716;
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d748 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	(IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d679 ||
	 IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_data__ETC___d684);
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d757 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673 &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d754 :
	   rx_meta_from_stage2_first_x[28:26] == 3'd0);
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d771 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673 &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d768 :
	   rx_meta_from_stage2_first_x[28:26] == 3'd1);
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d780 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673 &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d777 :
	   rx_meta_from_stage2_first_x[28:26] == 3'd3);
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d789 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673 &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d786 :
	   rx_meta_from_stage2_first_x[28:26] == 3'd4);
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d798 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673 &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d795 :
	   rx_meta_from_stage2_first_x[28:26] == 3'd2);
    TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d810 =
	(TASK_testplusargs___d651 ||
	 TASK_testplusargs___d652 && TASK_testplusargs___d653) &&
	IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_rea_ETC___d660 &&
	NOT_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_d_ETC___d673 &&
	(fwding_read_rs1_11_BIT_64_12_AND_fwding_read_r_ETC___d473 ?
	   IF_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_ETC___d807 :
	   rx_meta_from_stage2_first_x[28:26] != 3'd0 &&
	   rx_meta_from_stage2_first_x[28:26] != 3'd1 &&
	   rx_meta_from_stage2_first_x[28:26] != 3'd3 &&
	   rx_meta_from_stage2_first_x[28:26] != 3'd4 &&
	   rx_meta_from_stage2_first_x[28:26] != 3'd2);
    rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678 =
	rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d675;
    rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696 =
	rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d693;
    rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715 =
	rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d712;
    rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726 =
	rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d723;
    rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d737 =
	rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d734;
    rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d751 =
	rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d748;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8)
	begin
	  v__h9101 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  NOT_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d656)
	$write("[%10d", v__h9101, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  NOT_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d656)
	$write("[%2d]STAGE3: Enquing: ", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("tagged Memory ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("tagged Trap ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("tagged Regular ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("tagged System ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("Stage4System { ", "rs1_imm: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("'h%h", s4system_rs1_imm__h9320);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write(", ", "lpc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("'h%h", rx_meta_from_stage2_first_x_BITS_99_TO_36__q5[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write(", ", "csr_address: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("'h%h", fwding_read_rs3[11:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write(", ", "funct3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("'h%h",
	       rx_meta_from_stage2_first_x_BITS_35_TO_29__q2[2:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("Stage4Regular { ", "rdvalue: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("'h%h", value__h7470);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write(", ", "fflags: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d715)
	$write("'h%h", 5'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d726)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("Stage4Trap { ", "cause: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d737)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("'h%h", s4trap_cause__h9269);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d737)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d737)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d696)
	$write("'h%h", s4trap_badaddr__h9270, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d737)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("Stage4Memory { ", "memaccess: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d751)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	  TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d757)
	$write("Load");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	  TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d771)
	$write("Store");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	  TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d780)
	$write("Fence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	  TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d789)
	$write("FenceI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	  TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d798)
	$write("Atomic");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta_w_da_ETC___d619 != 4'd8 &&
	  TASK_testplusargs_51_OR_TASK_testplusargs_52_A_ETC___d810)
	$write("SFence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d751)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write(", ", "nanboxing: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d751)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d678)
	$write("'h%h", nanboxing__h4887, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d751)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	  NOT_IF_fwding_read_rs1_11_BIT_64_12_AND_fwding_ETC___d333 &&
	  NOT_IF_IF_rx_meta_w_data_whas__0_THEN_rx_meta__ETC___d656)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222)
	begin
	  TASK_testplusargs___d844 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222)
	begin
	  TASK_testplusargs___d845 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222)
	begin
	  TASK_testplusargs___d846 = $test$plusargs("l0");
	  #0;
	end
    NOT_rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21__ETC___d849 =
	!rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222 &&
	(TASK_testplusargs___d844 ||
	 TASK_testplusargs___d845 && TASK_testplusargs___d846);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21_EQ_I_ETC___d222)
	begin
	  v__h6293 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21__ETC___d849)
	$write("[%10d", v__h6293, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21__ETC___d849)
	$write("[%2d]STAGE3: Dropping Instructions", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_rg_eEpoch_read__19_CONCAT_rg_wEpoch_20_21__ETC___d849)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d860 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d861 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d862 = $test$plusargs("l1");
	  #0;
	end
    multicycle_alu_mv_delayed_output__54_BIT_5_55__ETC___d865 =
	multicycle_alu_mv_delayed_output[5] &&
	(TASK_testplusargs___d860 ||
	 TASK_testplusargs___d861 && TASK_testplusargs___d862);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  v__h9972 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  multicycle_alu_mv_delayed_output__54_BIT_5_55__ETC___d865)
	$write("[%10d", v__h9972, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  multicycle_alu_mv_delayed_output__54_BIT_5_55__ETC___d865)
	$write("[%2d]STAGE3: Enquing Delayed Result ", hartid);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  multicycle_alu_mv_delayed_output__54_BIT_5_55__ETC___d865)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && !multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d868 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && !multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d869 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && !multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d870 = $test$plusargs("l4");
	  #0;
	end
    NOT_multicycle_alu_mv_delayed_output__54_BIT_5_ETC___d873 =
	!multicycle_alu_mv_delayed_output[5] &&
	(TASK_testplusargs___d868 ||
	 TASK_testplusargs___d869 && TASK_testplusargs___d870);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && !multicycle_alu_mv_delayed_output[5])
	begin
	  v__h9829 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  NOT_multicycle_alu_mv_delayed_output__54_BIT_5_ETC___d873)
	$write("[%10d", v__h9829, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  NOT_multicycle_alu_mv_delayed_output__54_BIT_5_ETC___d873)
	$write("MULDELAYED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  NOT_multicycle_alu_mv_delayed_output__54_BIT_5_ETC___d873)
	$write("\n");
  end
  // synopsys translate_on
endmodule  // mkstage3

