$date
	Fri Aug 01 22:36:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module siso_tb $end
$var wire 1 ! s_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ s_in $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' s_in $end
$var reg 8 ( q [7:0] $end
$var reg 1 ) s_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
b0 (
0'
1&
0%
0$
1#
0"
0!
$end
#5
1"
1%
#10
0"
0%
#15
1"
1%
#20
0"
0%
1$
1'
0#
0&
#25
b10000000 (
1"
1%
#30
0"
0%
#35
b11000000 (
1"
1%
#40
0"
0%
0$
0'
#45
b1100000 (
1"
1%
#50
0"
0%
#55
b110000 (
1"
1%
#60
0"
0%
1$
1'
#65
b10011000 (
1"
1%
#70
0"
0%
0$
0'
#75
b1001100 (
1"
1%
#80
0"
0%
1$
1'
#85
b10100110 (
1"
1%
#90
0"
0%
#95
b11010011 (
1"
1%
#100
0"
0%
0$
0'
#105
1)
1!
b1101001 (
1"
1%
#110
0"
0%
#115
b110100 (
1"
1%
#120
0"
0%
#125
0)
0!
b11010 (
1"
1%
#130
0"
0%
#135
b1101 (
1"
1%
#140
0"
0%
#145
1)
1!
b110 (
1"
1%
#150
0"
0%
#155
0)
0!
b11 (
1"
1%
#160
0"
0%
#165
1)
1!
b1 (
1"
1%
#170
0"
0%
#175
b0 (
1"
1%
#180
0"
0%
