/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* HE */
.set HE__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set HE__0__MASK, 0x10
.set HE__0__PC, CYREG_PRT3_PC4
.set HE__0__PORT, 3
.set HE__0__SHIFT, 4
.set HE__AG, CYREG_PRT3_AG
.set HE__AMUX, CYREG_PRT3_AMUX
.set HE__BIE, CYREG_PRT3_BIE
.set HE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HE__BYP, CYREG_PRT3_BYP
.set HE__CTL, CYREG_PRT3_CTL
.set HE__DM0, CYREG_PRT3_DM0
.set HE__DM1, CYREG_PRT3_DM1
.set HE__DM2, CYREG_PRT3_DM2
.set HE__DR, CYREG_PRT3_DR
.set HE__INP_DIS, CYREG_PRT3_INP_DIS
.set HE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set HE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HE__LCD_EN, CYREG_PRT3_LCD_EN
.set HE__MASK, 0x10
.set HE__PORT, 3
.set HE__PRT, CYREG_PRT3_PRT
.set HE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HE__PS, CYREG_PRT3_PS
.set HE__SHIFT, 4
.set HE__SLW, CYREG_PRT3_SLW
.set HE_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HE_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HE_ISR__INTC_MASK, 0x01
.set HE_ISR__INTC_NUMBER, 0
.set HE_ISR__INTC_PRIOR_NUM, 7
.set HE_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set HE_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HE_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* COMP */
.set COMP_ctComp__CLK, CYREG_CMP0_CLK
.set COMP_ctComp__CMP_MASK, 0x01
.set COMP_ctComp__CMP_NUMBER, 0
.set COMP_ctComp__CR, CYREG_CMP0_CR
.set COMP_ctComp__LUT__CR, CYREG_LUT0_CR
.set COMP_ctComp__LUT__MSK, CYREG_LUT_MSK
.set COMP_ctComp__LUT__MSK_MASK, 0x01
.set COMP_ctComp__LUT__MSK_SHIFT, 0
.set COMP_ctComp__LUT__MX, CYREG_LUT0_MX
.set COMP_ctComp__LUT__SR, CYREG_LUT_SR
.set COMP_ctComp__LUT__SR_MASK, 0x01
.set COMP_ctComp__LUT__SR_SHIFT, 0
.set COMP_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set COMP_ctComp__PM_ACT_MSK, 0x01
.set COMP_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set COMP_ctComp__PM_STBY_MSK, 0x01
.set COMP_ctComp__SW0, CYREG_CMP0_SW0
.set COMP_ctComp__SW2, CYREG_CMP0_SW2
.set COMP_ctComp__SW3, CYREG_CMP0_SW3
.set COMP_ctComp__SW4, CYREG_CMP0_SW4
.set COMP_ctComp__SW6, CYREG_CMP0_SW6
.set COMP_ctComp__TR0, CYREG_CMP0_TR0
.set COMP_ctComp__TR1, CYREG_CMP0_TR1
.set COMP_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set COMP_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set COMP_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set COMP_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set COMP_ctComp__WRK, CYREG_CMP_WRK
.set COMP_ctComp__WRK_MASK, 0x01
.set COMP_ctComp__WRK_SHIFT, 0

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT6_PC6
.set Rx_1__0__PORT, 6
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT6_AG
.set Rx_1__AMUX, CYREG_PRT6_AMUX
.set Rx_1__BIE, CYREG_PRT6_BIE
.set Rx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rx_1__BYP, CYREG_PRT6_BYP
.set Rx_1__CTL, CYREG_PRT6_CTL
.set Rx_1__DM0, CYREG_PRT6_DM0
.set Rx_1__DM1, CYREG_PRT6_DM1
.set Rx_1__DM2, CYREG_PRT6_DM2
.set Rx_1__DR, CYREG_PRT6_DR
.set Rx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 6
.set Rx_1__PRT, CYREG_PRT6_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rx_1__PS, CYREG_PRT6_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SLW, CYREG_PRT6_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Tx_1__0__MASK, 0x01
.set Tx_1__0__PC, CYREG_PRT6_PC0
.set Tx_1__0__PORT, 6
.set Tx_1__0__SHIFT, 0
.set Tx_1__AG, CYREG_PRT6_AG
.set Tx_1__AMUX, CYREG_PRT6_AMUX
.set Tx_1__BIE, CYREG_PRT6_BIE
.set Tx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_1__BYP, CYREG_PRT6_BYP
.set Tx_1__CTL, CYREG_PRT6_CTL
.set Tx_1__DM0, CYREG_PRT6_DM0
.set Tx_1__DM1, CYREG_PRT6_DM1
.set Tx_1__DM2, CYREG_PRT6_DM2
.set Tx_1__DR, CYREG_PRT6_DR
.set Tx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_1__MASK, 0x01
.set Tx_1__PORT, 6
.set Tx_1__PRT, CYREG_PRT6_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_1__PS, CYREG_PRT6_PS
.set Tx_1__SHIFT, 0
.set Tx_1__SLW, CYREG_PRT6_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB12_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB12_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB12_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB12_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB12_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB12_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* VDAC */
.set VDAC_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC_viDAC8__D, CYREG_DAC2_D
.set VDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_viDAC8__PM_ACT_MSK, 0x04
.set VDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_viDAC8__PM_STBY_MSK, 0x04
.set VDAC_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC_viDAC8__TR, CYREG_DAC2_TR
.set VDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC_viDAC8__TST, CYREG_DAC2_TST

/* SERVO */
.set SERVO__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set SERVO__0__MASK, 0x80
.set SERVO__0__PC, CYREG_PRT4_PC7
.set SERVO__0__PORT, 4
.set SERVO__0__SHIFT, 7
.set SERVO__AG, CYREG_PRT4_AG
.set SERVO__AMUX, CYREG_PRT4_AMUX
.set SERVO__BIE, CYREG_PRT4_BIE
.set SERVO__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SERVO__BYP, CYREG_PRT4_BYP
.set SERVO__CTL, CYREG_PRT4_CTL
.set SERVO__DM0, CYREG_PRT4_DM0
.set SERVO__DM1, CYREG_PRT4_DM1
.set SERVO__DM2, CYREG_PRT4_DM2
.set SERVO__DR, CYREG_PRT4_DR
.set SERVO__INP_DIS, CYREG_PRT4_INP_DIS
.set SERVO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SERVO__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SERVO__LCD_EN, CYREG_PRT4_LCD_EN
.set SERVO__MASK, 0x80
.set SERVO__PORT, 4
.set SERVO__PRT, CYREG_PRT4_PRT
.set SERVO__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SERVO__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SERVO__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SERVO__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SERVO__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SERVO__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SERVO__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SERVO__PS, CYREG_PRT4_PS
.set SERVO__SHIFT, 7
.set SERVO__SLW, CYREG_PRT4_SLW
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SERVO_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set SERVO_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set SERVO_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set SERVO_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SERVO_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SERVO_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set SERVO_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set SERVO_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set SERVO_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set SERVO_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set SERVO_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set SERVO_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SERVO_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* TIMER */
.set TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set TIMER_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set TIMER_TimerUDB_rstSts_stsreg__1__POS, 1
.set TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set TIMER_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set TIMER_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set TIMER_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set TIMER_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set TIMER_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set TIMER_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set TIMER_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set TIMER_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set TIMER_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set TIMER_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set TIMER_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set TIMER_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* motor */
.set motor__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set motor__0__MASK, 0x02
.set motor__0__PC, CYREG_PRT0_PC1
.set motor__0__PORT, 0
.set motor__0__SHIFT, 1
.set motor__AG, CYREG_PRT0_AG
.set motor__AMUX, CYREG_PRT0_AMUX
.set motor__BIE, CYREG_PRT0_BIE
.set motor__BIT_MASK, CYREG_PRT0_BIT_MASK
.set motor__BYP, CYREG_PRT0_BYP
.set motor__CTL, CYREG_PRT0_CTL
.set motor__DM0, CYREG_PRT0_DM0
.set motor__DM1, CYREG_PRT0_DM1
.set motor__DM2, CYREG_PRT0_DM2
.set motor__DR, CYREG_PRT0_DR
.set motor__INP_DIS, CYREG_PRT0_INP_DIS
.set motor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set motor__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set motor__LCD_EN, CYREG_PRT0_LCD_EN
.set motor__MASK, 0x02
.set motor__PORT, 0
.set motor__PRT, CYREG_PRT0_PRT
.set motor__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set motor__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set motor__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set motor__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set motor__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set motor__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set motor__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set motor__PS, CYREG_PRT0_PS
.set motor__SHIFT, 1
.set motor__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x03
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x08
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x08

/* DEBUG_1 */
.set DEBUG_1__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set DEBUG_1__0__MASK, 0x02
.set DEBUG_1__0__PC, CYREG_PRT5_PC1
.set DEBUG_1__0__PORT, 5
.set DEBUG_1__0__SHIFT, 1
.set DEBUG_1__AG, CYREG_PRT5_AG
.set DEBUG_1__AMUX, CYREG_PRT5_AMUX
.set DEBUG_1__BIE, CYREG_PRT5_BIE
.set DEBUG_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DEBUG_1__BYP, CYREG_PRT5_BYP
.set DEBUG_1__CTL, CYREG_PRT5_CTL
.set DEBUG_1__DM0, CYREG_PRT5_DM0
.set DEBUG_1__DM1, CYREG_PRT5_DM1
.set DEBUG_1__DM2, CYREG_PRT5_DM2
.set DEBUG_1__DR, CYREG_PRT5_DR
.set DEBUG_1__INP_DIS, CYREG_PRT5_INP_DIS
.set DEBUG_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set DEBUG_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DEBUG_1__LCD_EN, CYREG_PRT5_LCD_EN
.set DEBUG_1__MASK, 0x02
.set DEBUG_1__PORT, 5
.set DEBUG_1__PRT, CYREG_PRT5_PRT
.set DEBUG_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DEBUG_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DEBUG_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DEBUG_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DEBUG_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DEBUG_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DEBUG_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DEBUG_1__PS, CYREG_PRT5_PS
.set DEBUG_1__SHIFT, 1
.set DEBUG_1__SLW, CYREG_PRT5_SLW

/* DEBUG_2 */
.set DEBUG_2__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set DEBUG_2__0__MASK, 0x04
.set DEBUG_2__0__PC, CYREG_PRT5_PC2
.set DEBUG_2__0__PORT, 5
.set DEBUG_2__0__SHIFT, 2
.set DEBUG_2__AG, CYREG_PRT5_AG
.set DEBUG_2__AMUX, CYREG_PRT5_AMUX
.set DEBUG_2__BIE, CYREG_PRT5_BIE
.set DEBUG_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DEBUG_2__BYP, CYREG_PRT5_BYP
.set DEBUG_2__CTL, CYREG_PRT5_CTL
.set DEBUG_2__DM0, CYREG_PRT5_DM0
.set DEBUG_2__DM1, CYREG_PRT5_DM1
.set DEBUG_2__DM2, CYREG_PRT5_DM2
.set DEBUG_2__DR, CYREG_PRT5_DR
.set DEBUG_2__INP_DIS, CYREG_PRT5_INP_DIS
.set DEBUG_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set DEBUG_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DEBUG_2__LCD_EN, CYREG_PRT5_LCD_EN
.set DEBUG_2__MASK, 0x04
.set DEBUG_2__PORT, 5
.set DEBUG_2__PRT, CYREG_PRT5_PRT
.set DEBUG_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DEBUG_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DEBUG_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DEBUG_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DEBUG_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DEBUG_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DEBUG_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DEBUG_2__PS, CYREG_PRT5_PS
.set DEBUG_2__SHIFT, 2
.set DEBUG_2__SLW, CYREG_PRT5_SLW

/* DEBUG_3 */
.set DEBUG_3__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set DEBUG_3__0__MASK, 0x08
.set DEBUG_3__0__PC, CYREG_PRT5_PC3
.set DEBUG_3__0__PORT, 5
.set DEBUG_3__0__SHIFT, 3
.set DEBUG_3__AG, CYREG_PRT5_AG
.set DEBUG_3__AMUX, CYREG_PRT5_AMUX
.set DEBUG_3__BIE, CYREG_PRT5_BIE
.set DEBUG_3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DEBUG_3__BYP, CYREG_PRT5_BYP
.set DEBUG_3__CTL, CYREG_PRT5_CTL
.set DEBUG_3__DM0, CYREG_PRT5_DM0
.set DEBUG_3__DM1, CYREG_PRT5_DM1
.set DEBUG_3__DM2, CYREG_PRT5_DM2
.set DEBUG_3__DR, CYREG_PRT5_DR
.set DEBUG_3__INP_DIS, CYREG_PRT5_INP_DIS
.set DEBUG_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set DEBUG_3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DEBUG_3__LCD_EN, CYREG_PRT5_LCD_EN
.set DEBUG_3__MASK, 0x08
.set DEBUG_3__PORT, 5
.set DEBUG_3__PRT, CYREG_PRT5_PRT
.set DEBUG_3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DEBUG_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DEBUG_3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DEBUG_3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DEBUG_3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DEBUG_3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DEBUG_3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DEBUG_3__PS, CYREG_PRT5_PS
.set DEBUG_3__SHIFT, 3
.set DEBUG_3__SLW, CYREG_PRT5_SLW

/* DEBUG_4 */
.set DEBUG_4__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set DEBUG_4__0__MASK, 0x10
.set DEBUG_4__0__PC, CYREG_PRT5_PC4
.set DEBUG_4__0__PORT, 5
.set DEBUG_4__0__SHIFT, 4
.set DEBUG_4__AG, CYREG_PRT5_AG
.set DEBUG_4__AMUX, CYREG_PRT5_AMUX
.set DEBUG_4__BIE, CYREG_PRT5_BIE
.set DEBUG_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DEBUG_4__BYP, CYREG_PRT5_BYP
.set DEBUG_4__CTL, CYREG_PRT5_CTL
.set DEBUG_4__DM0, CYREG_PRT5_DM0
.set DEBUG_4__DM1, CYREG_PRT5_DM1
.set DEBUG_4__DM2, CYREG_PRT5_DM2
.set DEBUG_4__DR, CYREG_PRT5_DR
.set DEBUG_4__INP_DIS, CYREG_PRT5_INP_DIS
.set DEBUG_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set DEBUG_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DEBUG_4__LCD_EN, CYREG_PRT5_LCD_EN
.set DEBUG_4__MASK, 0x10
.set DEBUG_4__PORT, 5
.set DEBUG_4__PRT, CYREG_PRT5_PRT
.set DEBUG_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DEBUG_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DEBUG_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DEBUG_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DEBUG_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DEBUG_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DEBUG_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DEBUG_4__PS, CYREG_PRT5_PS
.set DEBUG_4__SHIFT, 4
.set DEBUG_4__SLW, CYREG_PRT5_SLW

/* DEBUG_5 */
.set DEBUG_5__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set DEBUG_5__0__MASK, 0x20
.set DEBUG_5__0__PC, CYREG_PRT5_PC5
.set DEBUG_5__0__PORT, 5
.set DEBUG_5__0__SHIFT, 5
.set DEBUG_5__AG, CYREG_PRT5_AG
.set DEBUG_5__AMUX, CYREG_PRT5_AMUX
.set DEBUG_5__BIE, CYREG_PRT5_BIE
.set DEBUG_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DEBUG_5__BYP, CYREG_PRT5_BYP
.set DEBUG_5__CTL, CYREG_PRT5_CTL
.set DEBUG_5__DM0, CYREG_PRT5_DM0
.set DEBUG_5__DM1, CYREG_PRT5_DM1
.set DEBUG_5__DM2, CYREG_PRT5_DM2
.set DEBUG_5__DR, CYREG_PRT5_DR
.set DEBUG_5__INP_DIS, CYREG_PRT5_INP_DIS
.set DEBUG_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set DEBUG_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DEBUG_5__LCD_EN, CYREG_PRT5_LCD_EN
.set DEBUG_5__MASK, 0x20
.set DEBUG_5__PORT, 5
.set DEBUG_5__PRT, CYREG_PRT5_PRT
.set DEBUG_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DEBUG_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DEBUG_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DEBUG_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DEBUG_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DEBUG_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DEBUG_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DEBUG_5__PS, CYREG_PRT5_PS
.set DEBUG_5__SHIFT, 5
.set DEBUG_5__SLW, CYREG_PRT5_SLW

/* DEBUG_6 */
.set DEBUG_6__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set DEBUG_6__0__MASK, 0x40
.set DEBUG_6__0__PC, CYREG_PRT5_PC6
.set DEBUG_6__0__PORT, 5
.set DEBUG_6__0__SHIFT, 6
.set DEBUG_6__AG, CYREG_PRT5_AG
.set DEBUG_6__AMUX, CYREG_PRT5_AMUX
.set DEBUG_6__BIE, CYREG_PRT5_BIE
.set DEBUG_6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DEBUG_6__BYP, CYREG_PRT5_BYP
.set DEBUG_6__CTL, CYREG_PRT5_CTL
.set DEBUG_6__DM0, CYREG_PRT5_DM0
.set DEBUG_6__DM1, CYREG_PRT5_DM1
.set DEBUG_6__DM2, CYREG_PRT5_DM2
.set DEBUG_6__DR, CYREG_PRT5_DR
.set DEBUG_6__INP_DIS, CYREG_PRT5_INP_DIS
.set DEBUG_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set DEBUG_6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DEBUG_6__LCD_EN, CYREG_PRT5_LCD_EN
.set DEBUG_6__MASK, 0x40
.set DEBUG_6__PORT, 5
.set DEBUG_6__PRT, CYREG_PRT5_PRT
.set DEBUG_6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DEBUG_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DEBUG_6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DEBUG_6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DEBUG_6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DEBUG_6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DEBUG_6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DEBUG_6__PS, CYREG_PRT5_PS
.set DEBUG_6__SHIFT, 6
.set DEBUG_6__SLW, CYREG_PRT5_SLW

/* CSYNC_IN */
.set CSYNC_IN__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set CSYNC_IN__0__MASK, 0x02
.set CSYNC_IN__0__PC, CYREG_PRT4_PC1
.set CSYNC_IN__0__PORT, 4
.set CSYNC_IN__0__SHIFT, 1
.set CSYNC_IN__AG, CYREG_PRT4_AG
.set CSYNC_IN__AMUX, CYREG_PRT4_AMUX
.set CSYNC_IN__BIE, CYREG_PRT4_BIE
.set CSYNC_IN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CSYNC_IN__BYP, CYREG_PRT4_BYP
.set CSYNC_IN__CTL, CYREG_PRT4_CTL
.set CSYNC_IN__DM0, CYREG_PRT4_DM0
.set CSYNC_IN__DM1, CYREG_PRT4_DM1
.set CSYNC_IN__DM2, CYREG_PRT4_DM2
.set CSYNC_IN__DR, CYREG_PRT4_DR
.set CSYNC_IN__INP_DIS, CYREG_PRT4_INP_DIS
.set CSYNC_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CSYNC_IN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CSYNC_IN__LCD_EN, CYREG_PRT4_LCD_EN
.set CSYNC_IN__MASK, 0x02
.set CSYNC_IN__PORT, 4
.set CSYNC_IN__PRT, CYREG_PRT4_PRT
.set CSYNC_IN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CSYNC_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CSYNC_IN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CSYNC_IN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CSYNC_IN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CSYNC_IN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CSYNC_IN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CSYNC_IN__PS, CYREG_PRT4_PS
.set CSYNC_IN__SHIFT, 1
.set CSYNC_IN__SLW, CYREG_PRT4_SLW

/* VSYNC_IN */
.set VSYNC_IN__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set VSYNC_IN__0__MASK, 0x08
.set VSYNC_IN__0__PC, CYREG_PRT4_PC3
.set VSYNC_IN__0__PORT, 4
.set VSYNC_IN__0__SHIFT, 3
.set VSYNC_IN__AG, CYREG_PRT4_AG
.set VSYNC_IN__AMUX, CYREG_PRT4_AMUX
.set VSYNC_IN__BIE, CYREG_PRT4_BIE
.set VSYNC_IN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set VSYNC_IN__BYP, CYREG_PRT4_BYP
.set VSYNC_IN__CTL, CYREG_PRT4_CTL
.set VSYNC_IN__DM0, CYREG_PRT4_DM0
.set VSYNC_IN__DM1, CYREG_PRT4_DM1
.set VSYNC_IN__DM2, CYREG_PRT4_DM2
.set VSYNC_IN__DR, CYREG_PRT4_DR
.set VSYNC_IN__INP_DIS, CYREG_PRT4_INP_DIS
.set VSYNC_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set VSYNC_IN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set VSYNC_IN__LCD_EN, CYREG_PRT4_LCD_EN
.set VSYNC_IN__MASK, 0x08
.set VSYNC_IN__PORT, 4
.set VSYNC_IN__PRT, CYREG_PRT4_PRT
.set VSYNC_IN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set VSYNC_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set VSYNC_IN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set VSYNC_IN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set VSYNC_IN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set VSYNC_IN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set VSYNC_IN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set VSYNC_IN__PS, CYREG_PRT4_PS
.set VSYNC_IN__SHIFT, 3
.set VSYNC_IN__SLW, CYREG_PRT4_SLW

/* RAW_VIDEO */
.set RAW_VIDEO__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set RAW_VIDEO__0__MASK, 0x20
.set RAW_VIDEO__0__PC, CYREG_PRT4_PC5
.set RAW_VIDEO__0__PORT, 4
.set RAW_VIDEO__0__SHIFT, 5
.set RAW_VIDEO__AG, CYREG_PRT4_AG
.set RAW_VIDEO__AMUX, CYREG_PRT4_AMUX
.set RAW_VIDEO__BIE, CYREG_PRT4_BIE
.set RAW_VIDEO__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RAW_VIDEO__BYP, CYREG_PRT4_BYP
.set RAW_VIDEO__CTL, CYREG_PRT4_CTL
.set RAW_VIDEO__DM0, CYREG_PRT4_DM0
.set RAW_VIDEO__DM1, CYREG_PRT4_DM1
.set RAW_VIDEO__DM2, CYREG_PRT4_DM2
.set RAW_VIDEO__DR, CYREG_PRT4_DR
.set RAW_VIDEO__INP_DIS, CYREG_PRT4_INP_DIS
.set RAW_VIDEO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RAW_VIDEO__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RAW_VIDEO__LCD_EN, CYREG_PRT4_LCD_EN
.set RAW_VIDEO__MASK, 0x20
.set RAW_VIDEO__PORT, 4
.set RAW_VIDEO__PRT, CYREG_PRT4_PRT
.set RAW_VIDEO__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RAW_VIDEO__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RAW_VIDEO__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RAW_VIDEO__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RAW_VIDEO__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RAW_VIDEO__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RAW_VIDEO__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RAW_VIDEO__PS, CYREG_PRT4_PS
.set RAW_VIDEO__SHIFT, 5
.set RAW_VIDEO__SLW, CYREG_PRT4_SLW

/* VID_TIMER */
.set VID_TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set VID_TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set VID_TIMER_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set VID_TIMER_TimerUDB_rstSts_stsreg__1__POS, 1
.set VID_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set VID_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set VID_TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set VID_TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set VID_TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set VID_TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set VID_TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set VID_TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set VID_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set VID_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set VID_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set VID_TIMER_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* INT_SAMPLE */
.set INT_SAMPLE__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set INT_SAMPLE__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set INT_SAMPLE__INTC_MASK, 0x02
.set INT_SAMPLE__INTC_NUMBER, 1
.set INT_SAMPLE__INTC_PRIOR_NUM, 7
.set INT_SAMPLE__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set INT_SAMPLE__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set INT_SAMPLE__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* GLITCHFILTER */
.set GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB11_A0
.set GLITCHFILTER_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB11_A1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB11_D0
.set GLITCHFILTER_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB11_D1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set GLITCHFILTER_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set GLITCHFILTER_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB11_F0
.set GLITCHFILTER_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB11_F1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
