{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1441206824739 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1441206824739 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1441206824765 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1441206824765 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1441206824790 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1441206824790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441206826945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441206826946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 01:13:44 2015 " "Processing started: Thu Sep 03 01:13:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441206826946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441206826946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOGGER -c LOGGER " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOGGER -c LOGGER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441206826946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1441206827210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fifo/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fifo/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_IP " "Found entity 1: FIFO_IP" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206827250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206827250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/clk_pll/clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/clk_pll/clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKPLL " "Found entity 1: CLKPLL" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/CLK_PLL/CLKPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206827253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206827253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_ADC " "Found entity 1: SPI_MASTER_ADC" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206827257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206827257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206827261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206827261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hex encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_ENCODER " "Found entity 1: HEX_ENCODER" {  } { { "Source/Hex Encoder.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/Hex Encoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206827263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206827263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_UC " "Found entity 1: SPI_MASTER_UC" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206827266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206827266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FIFO_READ main.v(142) " "Verilog HDL Implicit Net warning at main.v(142): created implicit net for \"FIFO_READ\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206827266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441206827293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_MAN main.v(42) " "Verilog HDL or VHDL warning at main.v(42): object \"CLK_MAN\" assigned a value but never read" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441206827294 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(55) " "Verilog HDL assignment warning at main.v(55): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827295 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(60) " "Verilog HDL assignment warning at main.v(60): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827295 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(87) " "Verilog HDL assignment warning at main.v(87): truncated value with size 32 to match size of target (8)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827295 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(96) " "Verilog HDL assignment warning at main.v(96): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827295 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(107) " "Verilog HDL assignment warning at main.v(107): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827296 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 main.v(175) " "Verilog HDL assignment warning at main.v(175): truncated value with size 32 to match size of target (17)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827296 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(182) " "Verilog HDL assignment warning at main.v(182): truncated value with size 32 to match size of target (2)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827297 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(192) " "Verilog HDL assignment warning at main.v(192): truncated value with size 32 to match size of target (8)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827297 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(198) " "Verilog HDL assignment warning at main.v(198): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827297 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(206) " "Verilog HDL assignment warning at main.v(206): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827297 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(214) " "Verilog HDL assignment warning at main.v(214): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827297 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(216) " "Verilog HDL assignment warning at main.v(216): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206827298 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADC_FIN\[4..1\] 0 main.v(77) " "Net \"ADC_FIN\[4..1\]\" at main.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1441206827299 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15..0\] main.v(10) " "Output port \"oLEDR\[15..0\]\" at main.v(10) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441206827299 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[7..5\] main.v(11) " "Output port \"oLEDG\[7..5\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441206827299 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKPLL CLKPLL:CLKPLL_inst " "Elaborating entity \"CLKPLL\" for hierarchy \"CLKPLL:CLKPLL_inst\"" {  } { { "Source/main.v" "CLKPLL_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206827549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "altpll_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206827869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206828048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 41176471 " "Parameter \"clk1_multiply_by\" = \"41176471\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLKPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLKPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828061 ""}  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441206828061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER_ADC SPI_MASTER_ADC:ADC0_instant " "Elaborating entity \"SPI_MASTER_ADC\" for hierarchy \"SPI_MASTER_ADC:ADC0_instant\"" {  } { { "Source/main.v" "ADC0_instant" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_ADC.v(29) " "Verilog HDL assignment warning at SPI_Master_ADC.v(29): truncated value with size 32 to match size of target (2)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206828079 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(63) " "Verilog HDL assignment warning at SPI_Master_ADC.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206828092 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(91) " "Verilog HDL assignment warning at SPI_Master_ADC.v(91): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206828093 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_IP FIFO_IP:FIFO_IP_inst " "Elaborating entity \"FIFO_IP\" for hierarchy \"FIFO_IP:FIFO_IP_inst\"" {  } { { "Source/main.v" "FIFO_IP_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "scfifo_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828335 ""}  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441206828335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qf31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qf31 " "Found entity 1: scfifo_qf31" {  } { { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206828473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206828473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qf31 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated " "Elaborating entity \"scfifo_qf31\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d731 " "Found entity 1: a_dpfifo_d731" {  } { { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206828489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206828489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d731 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo " "Elaborating entity \"a_dpfifo_d731\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\"" {  } { { "db/scfifo_qf31.tdf" "dpfifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nce " "Found entity 1: a_fefifo_nce" {  } { { "db/a_fefifo_nce.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_fefifo_nce.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206828510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206828510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nce FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state " "Elaborating entity \"a_fefifo_nce\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\"" {  } { { "db/a_dpfifo_d731.tdf" "fifo_state" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/cntr_al7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206828599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206828599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_nce.tdf" "count_usedw" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_fefifo_nce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_s011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_s011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_s011 " "Found entity 1: dpram_s011" {  } { { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206828700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206828700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_s011 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram " "Elaborating entity \"dpram_s011\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\"" {  } { { "db/a_dpfifo_d731.tdf" "FIFOram" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22k1 " "Found entity 1: altsyncram_22k1" {  } { { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206828819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206828819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22k1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2 " "Elaborating entity \"altsyncram_22k1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\"" {  } { { "db/dpram_s011.tdf" "altsyncram2" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sc1 " "Found entity 1: altsyncram_3sc1" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206828897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206828897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sc1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3 " "Elaborating entity \"altsyncram_3sc1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\"" {  } { { "db/altsyncram_22k1.tdf" "altsyncram3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206828899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r37 " "Found entity 1: decode_r37" {  } { { "db/decode_r37.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/decode_r37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206829068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206829068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r37 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5 " "Elaborating entity \"decode_r37\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5\"" {  } { { "db/altsyncram_3sc1.tdf" "decode5" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206829070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qv7 " "Found entity 1: mux_qv7" {  } { { "db/mux_qv7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/mux_qv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206829144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206829144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qv7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7 " "Elaborating entity \"mux_qv7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7\"" {  } { { "db/altsyncram_3sc1.tdf" "mux7" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206829145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/cntr_ukb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441206829220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441206829220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d731.tdf" "rd_ptr_count" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206829221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER_UC SPI_MASTER_UC:mbed_instant " "Elaborating entity \"SPI_MASTER_UC\" for hierarchy \"SPI_MASTER_UC:mbed_instant\"" {  } { { "Source/main.v" "mbed_instant" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206829253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master_UC.v(29) " "Verilog HDL assignment warning at SPI_Master_UC.v(29): truncated value with size 32 to match size of target (3)" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206829254 "|main|SPI_MASTER_UC:mbed_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_UC.v(66) " "Verilog HDL assignment warning at SPI_Master_UC.v(66): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206829254 "|main|SPI_MASTER_UC:mbed_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_UC.v(95) " "Verilog HDL assignment warning at SPI_Master_UC.v(95): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441206829255 "|main|SPI_MASTER_UC:mbed_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_ENCODER HEX_ENCODER:hex3 " "Elaborating entity \"HEX_ENCODER\" for hierarchy \"HEX_ENCODER:hex3\"" {  } { { "Source/main.v" "hex3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441206829265 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a16 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a16\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 519 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a32 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a32\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 983 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a48 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a48\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1447 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a17 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a17\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 548 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a33 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a33\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1012 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a49 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a49\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1476 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a18 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a18\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 577 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a34 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a34\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1041 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a50 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a50\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1505 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a19 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a19\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 606 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a35 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a35\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1070 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a51 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a51\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1534 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a20 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a20\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 635 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a36 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a36\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1099 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a52 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a52\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1563 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a21 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a21\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 664 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a37 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a37\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1128 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a53 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a53\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1592 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a22 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a22\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 693 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a38 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a38\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1157 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a54 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a54\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1621 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a23 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a23\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 722 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a39 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a39\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1186 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a55 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a55\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1650 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a24 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a24\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 751 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a40 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a40\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1215 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a56 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a56\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1679 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a25 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a25\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 780 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a41 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a41\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1244 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a57 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a57\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1708 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a26 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a26\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 809 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a42 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a42\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1273 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a58 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a58\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1737 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a27 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a27\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 838 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a43 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a43\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1302 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a59 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a59\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1766 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a28 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a28\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 867 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a44 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a44\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1331 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a60 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a60\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1795 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a29 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a29\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 896 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a45 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a45\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1360 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a61 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a61\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1824 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a30 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a30\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 925 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a46 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a46\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1389 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a62 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a62\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1853 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a31 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a31\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 954 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a47 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a47\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1418 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a63 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a63\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_3sc1.tdf" 1882 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830182 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1441206830182 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1441206830182 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1441206830565 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1441206830649 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1441206830649 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441206830649 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1441206830649 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206830727 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1441206830727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[1\] GND " "Pin \"oHEX4_D\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[0\] VCC " "Pin \"oHEX5_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[1\] VCC " "Pin \"oHEX5_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[2\] VCC " "Pin \"oHEX5_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[3\] VCC " "Pin \"oHEX5_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[4\] VCC " "Pin \"oHEX5_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[5\] VCC " "Pin \"oHEX5_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[6\] VCC " "Pin \"oHEX5_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[0\] VCC " "Pin \"oHEX7_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[1\] VCC " "Pin \"oHEX7_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[2\] VCC " "Pin \"oHEX7_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[3\] VCC " "Pin \"oHEX7_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[4\] VCC " "Pin \"oHEX7_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[5\] VCC " "Pin \"oHEX7_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[6\] VCC " "Pin \"oHEX7_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441206830728 "|main|oHEX7_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1441206830728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1441206831043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1441206831589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206831589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[2\] " "No output dependent on input pin \"iSW\[2\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[3\] " "No output dependent on input pin \"iSW\[3\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[4\] " "No output dependent on input pin \"iSW\[4\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[5\] " "No output dependent on input pin \"iSW\[5\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[6\] " "No output dependent on input pin \"iSW\[6\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[7\] " "No output dependent on input pin \"iSW\[7\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[8\] " "No output dependent on input pin \"iSW\[8\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[10\] " "No output dependent on input pin \"iSW\[10\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[11\] " "No output dependent on input pin \"iSW\[11\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[12\] " "No output dependent on input pin \"iSW\[12\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[13\] " "No output dependent on input pin \"iSW\[13\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[14\] " "No output dependent on input pin \"iSW\[14\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iSW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[1\] " "No output dependent on input pin \"iKEY\[1\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iKEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[2\] " "No output dependent on input pin \"iKEY\[2\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iKEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[3\] " "No output dependent on input pin \"iKEY\[3\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441206832374 "|main|iKEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1441206832374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "471 " "Implemented 471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1441206832386 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1441206832386 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1441206832386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1441206832386 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1441206832386 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1441206832386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1441206832386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 198 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441206832414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 01:13:52 2015 " "Processing ended: Thu Sep 03 01:13:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441206832414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441206832414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441206832414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441206832414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441206835481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441206835482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 01:13:53 2015 " "Processing started: Thu Sep 03 01:13:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441206835482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1441206835482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LOGGER -c LOGGER --check_ios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LOGGER -c LOGGER --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1441206835482 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1441206835598 ""}
{ "Info" "0" "" "Project  = LOGGER" {  } {  } 0 0 "Project  = LOGGER" 0 0 "Fitter" 0 0 1441206835598 ""}
{ "Info" "0" "" "Revision = LOGGER" {  } {  } 0 0 "Revision = LOGGER" 0 0 "Fitter" 0 0 1441206835599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1441206835803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LOGGER EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"LOGGER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1441206836311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441206836352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441206836352 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 7 5 0 0 " "Implementing clock multiplication of 7, clock division of 5, and phase shift of 0 degrees (0 ps) for CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1441206836673 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 14 17 0 0 " "Implementing clock multiplication of 14, clock division of 17, and phase shift of 0 degrees (0 ps) for CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1441206836673 ""}  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1441206836673 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1441206839197 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441206839300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441206839300 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1441206839300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206839888 ""}  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKPLL:CLKPLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206839888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Automatically promoted node CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206839888 ""}  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKPLL:CLKPLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206839888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "Automatically promoted node SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206839888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_0\[3\] " "Destination node GPIO_0\[3\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206839888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]~0 " "Destination node SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]~0" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_ADC:ADC0_instant|CLK_16[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206839888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1441206839888 ""}  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_ADC:ADC0_instant|CLK_16[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 842 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206839888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "Automatically promoted node SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206839889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[3\] " "Destination node GPIO_1\[3\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206839889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]~0 " "Destination node SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]~0" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206839889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1441206839889 ""}  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206839889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usonic\[9\]  " "Automatically promoted node usonic\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206839889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usonic\[9\]~25 " "Destination node usonic\[9\]~25" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 54 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usonic[9]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206839889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usonicpulse~1 " "Destination node usonicpulse~1" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 62 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usonicpulse~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206839889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1441206839889 ""}  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 54 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usonic[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 906 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206839889 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[0\] " "Node \"ENET_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[10\] " "Node \"ENET_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[11\] " "Node \"ENET_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[12\] " "Node \"ENET_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[13\] " "Node \"ENET_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[14\] " "Node \"ENET_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[15\] " "Node \"ENET_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[1\] " "Node \"ENET_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[2\] " "Node \"ENET_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[3\] " "Node \"ENET_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[4\] " "Node \"ENET_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[5\] " "Node \"ENET_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[6\] " "Node \"ENET_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[7\] " "Node \"ENET_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[8\] " "Node \"ENET_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[9\] " "Node \"ENET_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ15_AM1 " "Node \"FLASH_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[0\] " "Node \"FLASH_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[10\] " "Node \"FLASH_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[11\] " "Node \"FLASH_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[12\] " "Node \"FLASH_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[13\] " "Node \"FLASH_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[14\] " "Node \"FLASH_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[1\] " "Node \"FLASH_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[2\] " "Node \"FLASH_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[3\] " "Node \"FLASH_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[4\] " "Node \"FLASH_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[5\] " "Node \"FLASH_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[6\] " "Node \"FLASH_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[7\] " "Node \"FLASH_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[8\] " "Node \"FLASH_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[9\] " "Node \"FLASH_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[0\] " "Node \"LCD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[1\] " "Node \"LCD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[2\] " "Node \"LCD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[3\] " "Node \"LCD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[4\] " "Node \"LCD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[5\] " "Node \"LCD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[6\] " "Node \"LCD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[7\] " "Node \"LCD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[0\] " "Node \"OTG_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[10\] " "Node \"OTG_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[11\] " "Node \"OTG_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[12\] " "Node \"OTG_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[13\] " "Node \"OTG_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[14\] " "Node \"OTG_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[15\] " "Node \"OTG_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[1\] " "Node \"OTG_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[2\] " "Node \"OTG_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[3\] " "Node \"OTG_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[4\] " "Node \"OTG_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[5\] " "Node \"OTG_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[6\] " "Node \"OTG_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[7\] " "Node \"OTG_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[8\] " "Node \"OTG_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[9\] " "Node \"OTG_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[0\] " "Node \"SRAM_DPA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[1\] " "Node \"SRAM_DPA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[2\] " "Node \"SRAM_DPA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[3\] " "Node \"SRAM_DPA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[16\] " "Node \"SRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[17\] " "Node \"SRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[18\] " "Node \"SRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[19\] " "Node \"SRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[20\] " "Node \"SRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[21\] " "Node \"SRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[22\] " "Node \"SRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[23\] " "Node \"SRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[24\] " "Node \"SRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[25\] " "Node \"SRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[26\] " "Node \"SRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[27\] " "Node \"SRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[28\] " "Node \"SRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[29\] " "Node \"SRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[30\] " "Node \"SRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[31\] " "Node \"SRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iAUD_ADCDAT " "Node \"iAUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iAUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_28 " "Node \"iCLK_28\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_2 " "Node \"iCLK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_3 " "Node \"iCLK_50_3\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_4 " "Node \"iCLK_50_4\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iENET_INT " "Node \"iENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iEXT_CLOCK " "Node \"iEXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iEXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iFLASH_RY_N " "Node \"iFLASH_RY_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iFLASH_RY_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iIRDA_RXD " "Node \"iIRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iIRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ0 " "Node \"iOTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ1 " "Node \"iOTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT0 " "Node \"iOTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT1 " "Node \"iOTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_CLK27 " "Node \"iTD1_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[0\] " "Node \"iTD1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[1\] " "Node \"iTD1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[2\] " "Node \"iTD1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[3\] " "Node \"iTD1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[4\] " "Node \"iTD1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[5\] " "Node \"iTD1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[6\] " "Node \"iTD1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[7\] " "Node \"iTD1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_HS " "Node \"iTD1_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_VS " "Node \"iTD1_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_CLK27 " "Node \"iTD2_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[0\] " "Node \"iTD2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[1\] " "Node \"iTD2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[2\] " "Node \"iTD2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[3\] " "Node \"iTD2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[4\] " "Node \"iTD2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[5\] " "Node \"iTD2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[6\] " "Node \"iTD2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[7\] " "Node \"iTD2_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_HS " "Node \"iTD2_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_VS " "Node \"iTD2_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RTS " "Node \"iUART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RXD " "Node \"iUART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_DACDAT " "Node \"oAUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_XCK " "Node \"oAUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[0\] " "Node \"oDRAM0_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[10\] " "Node \"oDRAM0_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[11\] " "Node \"oDRAM0_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[12\] " "Node \"oDRAM0_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[1\] " "Node \"oDRAM0_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[2\] " "Node \"oDRAM0_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[3\] " "Node \"oDRAM0_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[4\] " "Node \"oDRAM0_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[5\] " "Node \"oDRAM0_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[6\] " "Node \"oDRAM0_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[7\] " "Node \"oDRAM0_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[8\] " "Node \"oDRAM0_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[9\] " "Node \"oDRAM0_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[0\] " "Node \"oDRAM0_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[1\] " "Node \"oDRAM0_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CAS_N " "Node \"oDRAM0_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CKE " "Node \"oDRAM0_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CLK " "Node \"oDRAM0_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CS_N " "Node \"oDRAM0_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_LDQM0 " "Node \"oDRAM0_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_RAS_N " "Node \"oDRAM0_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_UDQM1 " "Node \"oDRAM0_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_WE_N " "Node \"oDRAM0_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[0\] " "Node \"oDRAM1_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[10\] " "Node \"oDRAM1_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[11\] " "Node \"oDRAM1_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[12\] " "Node \"oDRAM1_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[1\] " "Node \"oDRAM1_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[2\] " "Node \"oDRAM1_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[3\] " "Node \"oDRAM1_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[4\] " "Node \"oDRAM1_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[5\] " "Node \"oDRAM1_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[6\] " "Node \"oDRAM1_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[7\] " "Node \"oDRAM1_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[8\] " "Node \"oDRAM1_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[9\] " "Node \"oDRAM1_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[0\] " "Node \"oDRAM1_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[1\] " "Node \"oDRAM1_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CAS_N " "Node \"oDRAM1_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CKE " "Node \"oDRAM1_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CLK " "Node \"oDRAM1_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CS_N " "Node \"oDRAM1_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_LDQM0 " "Node \"oDRAM1_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_RAS_N " "Node \"oDRAM1_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_UDQM1 " "Node \"oDRAM1_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_WE_N " "Node \"oDRAM1_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CLK " "Node \"oENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CMD " "Node \"oENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CS_N " "Node \"oENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOR_N " "Node \"oENET_IOR_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOW_N " "Node \"oENET_IOW_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_RESET_N " "Node \"oENET_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[0\] " "Node \"oFLASH_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[10\] " "Node \"oFLASH_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[11\] " "Node \"oFLASH_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[12\] " "Node \"oFLASH_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[13\] " "Node \"oFLASH_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[14\] " "Node \"oFLASH_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[15\] " "Node \"oFLASH_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[16\] " "Node \"oFLASH_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[17\] " "Node \"oFLASH_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[18\] " "Node \"oFLASH_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[19\] " "Node \"oFLASH_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[1\] " "Node \"oFLASH_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[20\] " "Node \"oFLASH_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[21\] " "Node \"oFLASH_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[2\] " "Node \"oFLASH_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[3\] " "Node \"oFLASH_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[4\] " "Node \"oFLASH_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[5\] " "Node \"oFLASH_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[6\] " "Node \"oFLASH_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[7\] " "Node \"oFLASH_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[8\] " "Node \"oFLASH_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[9\] " "Node \"oFLASH_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_BYTE_N " "Node \"oFLASH_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_CE_N " "Node \"oFLASH_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_OE_N " "Node \"oFLASH_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_RST_N " "Node \"oFLASH_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WE_N " "Node \"oFLASH_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WP_N " "Node \"oFLASH_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX0_DP " "Node \"oHEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX1_DP " "Node \"oHEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX2_DP " "Node \"oHEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX3_DP " "Node \"oHEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX4_DP " "Node \"oHEX4_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX4_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX5_DP " "Node \"oHEX5_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX5_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX6_DP " "Node \"oHEX6_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX6_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX7_DP " "Node \"oHEX7_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX7_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oI2C_SCLK " "Node \"oI2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oI2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oIRDA_TXD " "Node \"oIRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oIRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_BLON " "Node \"oLCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_EN " "Node \"oLCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_ON " "Node \"oLCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RS " "Node \"oLCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RW " "Node \"oLCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[0\] " "Node \"oOTG_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[1\] " "Node \"oOTG_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_CS_N " "Node \"oOTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK0_N " "Node \"oOTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK1_N " "Node \"oOTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_OE_N " "Node \"oOTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_RESET_N " "Node \"oOTG_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_WE_N " "Node \"oOTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSD_CLK " "Node \"oSD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSC_N " "Node \"oSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSP_N " "Node \"oSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADV_N " "Node \"oSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[0\] " "Node \"oSRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[10\] " "Node \"oSRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[11\] " "Node \"oSRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[12\] " "Node \"oSRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[13\] " "Node \"oSRAM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[14\] " "Node \"oSRAM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[15\] " "Node \"oSRAM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[16\] " "Node \"oSRAM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[17\] " "Node \"oSRAM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[18\] " "Node \"oSRAM_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[1\] " "Node \"oSRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[2\] " "Node \"oSRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[3\] " "Node \"oSRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[4\] " "Node \"oSRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[5\] " "Node \"oSRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[6\] " "Node \"oSRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[7\] " "Node \"oSRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[8\] " "Node \"oSRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[9\] " "Node \"oSRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[0\] " "Node \"oSRAM_BE_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[1\] " "Node \"oSRAM_BE_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[2\] " "Node \"oSRAM_BE_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[3\] " "Node \"oSRAM_BE_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE1_N " "Node \"oSRAM_CE1_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE2 " "Node \"oSRAM_CE2\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE3_N " "Node \"oSRAM_CE3_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE3_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CLK " "Node \"oSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_GW_N " "Node \"oSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_OE_N " "Node \"oSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_WE_N " "Node \"oSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD1_RESET_N " "Node \"oTD1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD2_RESET_N " "Node \"oTD2_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD2_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_CTS " "Node \"oUART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_TXD " "Node \"oUART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_BLANK_N " "Node \"oVGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[0\] " "Node \"oVGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[1\] " "Node \"oVGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[2\] " "Node \"oVGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[3\] " "Node \"oVGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[4\] " "Node \"oVGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[5\] " "Node \"oVGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[6\] " "Node \"oVGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[7\] " "Node \"oVGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[8\] " "Node \"oVGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[9\] " "Node \"oVGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_CLOCK " "Node \"oVGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[0\] " "Node \"oVGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[1\] " "Node \"oVGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[2\] " "Node \"oVGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[3\] " "Node \"oVGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[4\] " "Node \"oVGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[5\] " "Node \"oVGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[6\] " "Node \"oVGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[7\] " "Node \"oVGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[8\] " "Node \"oVGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[9\] " "Node \"oVGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_HS " "Node \"oVGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[0\] " "Node \"oVGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[1\] " "Node \"oVGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[2\] " "Node \"oVGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[3\] " "Node \"oVGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[4\] " "Node \"oVGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[5\] " "Node \"oVGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[6\] " "Node \"oVGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[7\] " "Node \"oVGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[8\] " "Node \"oVGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[9\] " "Node \"oVGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_SYNC_N " "Node \"oVGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_VS " "Node \"oVGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206840469 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1441206840469 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441206840495 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1441206840688 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206840716 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1441206840716 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1441206840994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 363 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 363 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441206841072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 01:14:01 2015 " "Processing ended: Thu Sep 03 01:14:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441206841072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441206841072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441206841072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1441206841072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1441206844027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441206844028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 01:14:01 2015 " "Processing started: Thu Sep 03 01:14:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441206844028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1441206844028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LOGGER -c LOGGER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LOGGER -c LOGGER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1441206844028 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1441206844093 ""}
{ "Info" "0" "" "Project  = LOGGER" {  } {  } 0 0 "Project  = LOGGER" 0 0 "Fitter" 0 0 1441206844094 ""}
{ "Info" "0" "" "Revision = LOGGER" {  } {  } 0 0 "Revision = LOGGER" 0 0 "Fitter" 0 0 1441206844094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1441206844161 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LOGGER EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"LOGGER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1441206844559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441206844592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441206844592 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 7 5 0 0 " "Implementing clock multiplication of 7, clock division of 5, and phase shift of 0 degrees (0 ps) for CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1441206844645 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 14 17 0 0 " "Implementing clock multiplication of 14, clock division of 17, and phase shift of 0 degrees (0 ps) for CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1441206844645 ""}  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1441206844645 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1441206844670 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1441206845561 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441206845563 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441206845563 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1441206845563 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1441206845583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LOGGER.sdc " "Synopsys Design Constraints File file not found: 'LOGGER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1441206846387 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1441206846398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1441206846472 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1441206846498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206846539 ""}  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKPLL:CLKPLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206846539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Automatically promoted node CLKPLL:CLKPLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206846539 ""}  } { { "altpll.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKPLL:CLKPLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206846539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "Automatically promoted node SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206846539 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_0\[3\] " "Destination node GPIO_0\[3\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206846539 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]~0 " "Destination node SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]~0" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_ADC:ADC0_instant|CLK_16[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206846539 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1441206846539 ""}  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_ADC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_ADC:ADC0_instant|CLK_16[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 842 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206846539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "Automatically promoted node SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206846540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[3\] " "Destination node GPIO_1\[3\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206846540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]~0 " "Destination node SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]~0" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206846540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1441206846540 ""}  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/SPI_Master_UC.v" 28 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206846540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usonic\[9\]  " "Automatically promoted node usonic\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441206846540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usonic\[9\]~25 " "Destination node usonic\[9\]~25" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 54 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usonic[9]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206846540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usonicpulse~1 " "Destination node usonicpulse~1" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 62 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usonicpulse~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 1139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441206846540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1441206846540 ""}  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 54 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usonic[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 906 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441206846540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1441206846696 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1441206846697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1441206846697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1441206846698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1441206846700 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1441206846710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1441206846710 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1441206846711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1441206846738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1441206846739 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1441206846739 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[0\] " "Node \"ENET_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[10\] " "Node \"ENET_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[11\] " "Node \"ENET_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[12\] " "Node \"ENET_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[13\] " "Node \"ENET_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[14\] " "Node \"ENET_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[15\] " "Node \"ENET_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[1\] " "Node \"ENET_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[2\] " "Node \"ENET_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[3\] " "Node \"ENET_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[4\] " "Node \"ENET_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[5\] " "Node \"ENET_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[6\] " "Node \"ENET_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[7\] " "Node \"ENET_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[8\] " "Node \"ENET_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[9\] " "Node \"ENET_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ15_AM1 " "Node \"FLASH_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[0\] " "Node \"FLASH_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[10\] " "Node \"FLASH_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[11\] " "Node \"FLASH_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[12\] " "Node \"FLASH_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[13\] " "Node \"FLASH_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[14\] " "Node \"FLASH_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[1\] " "Node \"FLASH_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[2\] " "Node \"FLASH_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[3\] " "Node \"FLASH_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[4\] " "Node \"FLASH_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[5\] " "Node \"FLASH_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[6\] " "Node \"FLASH_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[7\] " "Node \"FLASH_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[8\] " "Node \"FLASH_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[9\] " "Node \"FLASH_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[0\] " "Node \"LCD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[1\] " "Node \"LCD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[2\] " "Node \"LCD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[3\] " "Node \"LCD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[4\] " "Node \"LCD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[5\] " "Node \"LCD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[6\] " "Node \"LCD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[7\] " "Node \"LCD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[0\] " "Node \"OTG_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[10\] " "Node \"OTG_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[11\] " "Node \"OTG_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[12\] " "Node \"OTG_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[13\] " "Node \"OTG_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[14\] " "Node \"OTG_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[15\] " "Node \"OTG_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[1\] " "Node \"OTG_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[2\] " "Node \"OTG_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[3\] " "Node \"OTG_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[4\] " "Node \"OTG_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[5\] " "Node \"OTG_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[6\] " "Node \"OTG_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[7\] " "Node \"OTG_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[8\] " "Node \"OTG_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[9\] " "Node \"OTG_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[0\] " "Node \"SRAM_DPA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[1\] " "Node \"SRAM_DPA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[2\] " "Node \"SRAM_DPA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[3\] " "Node \"SRAM_DPA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[16\] " "Node \"SRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[17\] " "Node \"SRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[18\] " "Node \"SRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[19\] " "Node \"SRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[20\] " "Node \"SRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[21\] " "Node \"SRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[22\] " "Node \"SRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[23\] " "Node \"SRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[24\] " "Node \"SRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[25\] " "Node \"SRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[26\] " "Node \"SRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[27\] " "Node \"SRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[28\] " "Node \"SRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[29\] " "Node \"SRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[30\] " "Node \"SRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[31\] " "Node \"SRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iAUD_ADCDAT " "Node \"iAUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iAUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_28 " "Node \"iCLK_28\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_2 " "Node \"iCLK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_3 " "Node \"iCLK_50_3\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_4 " "Node \"iCLK_50_4\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iENET_INT " "Node \"iENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iEXT_CLOCK " "Node \"iEXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iEXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iFLASH_RY_N " "Node \"iFLASH_RY_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iFLASH_RY_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iIRDA_RXD " "Node \"iIRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iIRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ0 " "Node \"iOTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ1 " "Node \"iOTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT0 " "Node \"iOTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT1 " "Node \"iOTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_CLK27 " "Node \"iTD1_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[0\] " "Node \"iTD1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[1\] " "Node \"iTD1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[2\] " "Node \"iTD1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[3\] " "Node \"iTD1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[4\] " "Node \"iTD1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[5\] " "Node \"iTD1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[6\] " "Node \"iTD1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[7\] " "Node \"iTD1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_HS " "Node \"iTD1_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_VS " "Node \"iTD1_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_CLK27 " "Node \"iTD2_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[0\] " "Node \"iTD2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[1\] " "Node \"iTD2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[2\] " "Node \"iTD2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[3\] " "Node \"iTD2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[4\] " "Node \"iTD2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[5\] " "Node \"iTD2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[6\] " "Node \"iTD2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[7\] " "Node \"iTD2_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_HS " "Node \"iTD2_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_VS " "Node \"iTD2_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RTS " "Node \"iUART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RXD " "Node \"iUART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_DACDAT " "Node \"oAUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_XCK " "Node \"oAUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[0\] " "Node \"oDRAM0_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[10\] " "Node \"oDRAM0_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[11\] " "Node \"oDRAM0_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[12\] " "Node \"oDRAM0_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[1\] " "Node \"oDRAM0_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[2\] " "Node \"oDRAM0_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[3\] " "Node \"oDRAM0_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[4\] " "Node \"oDRAM0_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[5\] " "Node \"oDRAM0_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[6\] " "Node \"oDRAM0_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[7\] " "Node \"oDRAM0_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[8\] " "Node \"oDRAM0_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[9\] " "Node \"oDRAM0_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[0\] " "Node \"oDRAM0_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[1\] " "Node \"oDRAM0_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CAS_N " "Node \"oDRAM0_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CKE " "Node \"oDRAM0_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CLK " "Node \"oDRAM0_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CS_N " "Node \"oDRAM0_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_LDQM0 " "Node \"oDRAM0_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_RAS_N " "Node \"oDRAM0_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_UDQM1 " "Node \"oDRAM0_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_WE_N " "Node \"oDRAM0_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[0\] " "Node \"oDRAM1_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[10\] " "Node \"oDRAM1_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[11\] " "Node \"oDRAM1_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[12\] " "Node \"oDRAM1_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[1\] " "Node \"oDRAM1_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[2\] " "Node \"oDRAM1_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[3\] " "Node \"oDRAM1_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[4\] " "Node \"oDRAM1_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[5\] " "Node \"oDRAM1_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[6\] " "Node \"oDRAM1_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[7\] " "Node \"oDRAM1_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[8\] " "Node \"oDRAM1_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[9\] " "Node \"oDRAM1_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[0\] " "Node \"oDRAM1_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[1\] " "Node \"oDRAM1_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CAS_N " "Node \"oDRAM1_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CKE " "Node \"oDRAM1_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CLK " "Node \"oDRAM1_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CS_N " "Node \"oDRAM1_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_LDQM0 " "Node \"oDRAM1_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_RAS_N " "Node \"oDRAM1_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_UDQM1 " "Node \"oDRAM1_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_WE_N " "Node \"oDRAM1_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CLK " "Node \"oENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CMD " "Node \"oENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CS_N " "Node \"oENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOR_N " "Node \"oENET_IOR_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOW_N " "Node \"oENET_IOW_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_RESET_N " "Node \"oENET_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[0\] " "Node \"oFLASH_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[10\] " "Node \"oFLASH_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[11\] " "Node \"oFLASH_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[12\] " "Node \"oFLASH_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[13\] " "Node \"oFLASH_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[14\] " "Node \"oFLASH_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[15\] " "Node \"oFLASH_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[16\] " "Node \"oFLASH_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[17\] " "Node \"oFLASH_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[18\] " "Node \"oFLASH_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[19\] " "Node \"oFLASH_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[1\] " "Node \"oFLASH_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[20\] " "Node \"oFLASH_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[21\] " "Node \"oFLASH_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[2\] " "Node \"oFLASH_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[3\] " "Node \"oFLASH_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[4\] " "Node \"oFLASH_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[5\] " "Node \"oFLASH_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[6\] " "Node \"oFLASH_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[7\] " "Node \"oFLASH_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[8\] " "Node \"oFLASH_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[9\] " "Node \"oFLASH_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_BYTE_N " "Node \"oFLASH_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_CE_N " "Node \"oFLASH_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_OE_N " "Node \"oFLASH_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_RST_N " "Node \"oFLASH_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WE_N " "Node \"oFLASH_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WP_N " "Node \"oFLASH_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX0_DP " "Node \"oHEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX1_DP " "Node \"oHEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX2_DP " "Node \"oHEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX3_DP " "Node \"oHEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX4_DP " "Node \"oHEX4_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX4_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX5_DP " "Node \"oHEX5_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX5_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX6_DP " "Node \"oHEX6_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX6_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX7_DP " "Node \"oHEX7_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oHEX7_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oI2C_SCLK " "Node \"oI2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oI2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oIRDA_TXD " "Node \"oIRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oIRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_BLON " "Node \"oLCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_EN " "Node \"oLCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_ON " "Node \"oLCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RS " "Node \"oLCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RW " "Node \"oLCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[0\] " "Node \"oOTG_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[1\] " "Node \"oOTG_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_CS_N " "Node \"oOTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK0_N " "Node \"oOTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK1_N " "Node \"oOTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_OE_N " "Node \"oOTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_RESET_N " "Node \"oOTG_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_WE_N " "Node \"oOTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSD_CLK " "Node \"oSD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSC_N " "Node \"oSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSP_N " "Node \"oSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADV_N " "Node \"oSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[0\] " "Node \"oSRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[10\] " "Node \"oSRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[11\] " "Node \"oSRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[12\] " "Node \"oSRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[13\] " "Node \"oSRAM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[14\] " "Node \"oSRAM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[15\] " "Node \"oSRAM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[16\] " "Node \"oSRAM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[17\] " "Node \"oSRAM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[18\] " "Node \"oSRAM_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[1\] " "Node \"oSRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[2\] " "Node \"oSRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[3\] " "Node \"oSRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[4\] " "Node \"oSRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[5\] " "Node \"oSRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[6\] " "Node \"oSRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[7\] " "Node \"oSRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[8\] " "Node \"oSRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[9\] " "Node \"oSRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[0\] " "Node \"oSRAM_BE_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[1\] " "Node \"oSRAM_BE_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[2\] " "Node \"oSRAM_BE_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[3\] " "Node \"oSRAM_BE_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE1_N " "Node \"oSRAM_CE1_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE2 " "Node \"oSRAM_CE2\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE3_N " "Node \"oSRAM_CE3_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE3_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CLK " "Node \"oSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_GW_N " "Node \"oSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_OE_N " "Node \"oSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_WE_N " "Node \"oSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD1_RESET_N " "Node \"oTD1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD2_RESET_N " "Node \"oTD2_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD2_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_CTS " "Node \"oUART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_TXD " "Node \"oUART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_BLANK_N " "Node \"oVGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[0\] " "Node \"oVGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[1\] " "Node \"oVGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[2\] " "Node \"oVGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[3\] " "Node \"oVGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[4\] " "Node \"oVGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[5\] " "Node \"oVGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[6\] " "Node \"oVGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[7\] " "Node \"oVGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[8\] " "Node \"oVGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[9\] " "Node \"oVGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_CLOCK " "Node \"oVGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[0\] " "Node \"oVGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[1\] " "Node \"oVGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[2\] " "Node \"oVGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[3\] " "Node \"oVGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[4\] " "Node \"oVGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[5\] " "Node \"oVGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[6\] " "Node \"oVGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[7\] " "Node \"oVGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[8\] " "Node \"oVGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[9\] " "Node \"oVGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_HS " "Node \"oVGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[0\] " "Node \"oVGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[1\] " "Node \"oVGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[2\] " "Node \"oVGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[3\] " "Node \"oVGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[4\] " "Node \"oVGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[5\] " "Node \"oVGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[6\] " "Node \"oVGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[7\] " "Node \"oVGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[8\] " "Node \"oVGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[9\] " "Node \"oVGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_SYNC_N " "Node \"oVGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_VS " "Node \"oVGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441206846887 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1441206846887 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441206846909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1441206848787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441206849111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1441206849186 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1441206850761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441206850761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1441206850869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1441206852196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1441206852196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441206852779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1441206852781 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1441206852781 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1441206852849 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1441206852853 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "147 " "Found 147 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1441206852865 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1441206852865 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1441206853085 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1441206853132 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1441206853331 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441206853933 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1441206853961 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1441206854182 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/Source/main.v" 16 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441206854186 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1441206854186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/LOGGER.fit.smsg " "Generated suppressed messages file E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/LOGGER/LOGGER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1441206854354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 365 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 365 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1140 " "Peak virtual memory: 1140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441206854644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 01:14:14 2015 " "Processing ended: Thu Sep 03 01:14:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441206854644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441206854644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441206854644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1441206854644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1441206858386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441206858386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 01:14:16 2015 " "Processing started: Thu Sep 03 01:14:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441206858386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1441206858386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LOGGER -c LOGGER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LOGGER -c LOGGER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1441206858386 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1441206861069 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1441206861193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441206862127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 01:14:22 2015 " "Processing ended: Thu Sep 03 01:14:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441206862127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441206862127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441206862127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1441206862127 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1441206862737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1441206865139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 01:14:22 2015 " "Processing started: Thu Sep 03 01:14:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441206865140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441206865140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LOGGER -c LOGGER " "Command: quartus_sta LOGGER -c LOGGER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441206865140 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1441206865275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1441206865397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1441206865440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1441206865440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LOGGER.sdc " "Synopsys Design Constraints File file not found: 'LOGGER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1441206865578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1441206865578 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50 iCLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50 iCLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865581 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLKPLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 7 -duty_cycle 50.00 -name \{CLKPLL_inst\|altpll_component\|pll\|clk\[0\]\} \{CLKPLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{CLKPLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 7 -duty_cycle 50.00 -name \{CLKPLL_inst\|altpll_component\|pll\|clk\[0\]\} \{CLKPLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865581 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLKPLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 17 -multiply_by 14 -duty_cycle 50.00 -name \{CLKPLL_inst\|altpll_component\|pll\|clk\[1\]\} \{CLKPLL_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{CLKPLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 17 -multiply_by 14 -duty_cycle 50.00 -name \{CLKPLL_inst\|altpll_component\|pll\|clk\[1\]\} \{CLKPLL_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865581 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1441206865582 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " "create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865582 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " "create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865582 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name usonic\[9\] usonic\[9\] " "create_clock -period 1.000 -name usonic\[9\] usonic\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865582 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865582 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1441206865588 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1441206865601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1441206865617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.271 " "Worst-case setup slack is -5.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.271        -5.774 CLKPLL_inst\|altpll_component\|pll\|clk\[1\]  " "   -5.271        -5.774 CLKPLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.368       -67.820 CLKPLL_inst\|altpll_component\|pll\|clk\[0\]  " "   -3.368       -67.820 CLKPLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085       -40.279 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "   -2.085       -40.279 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034       -68.941 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "   -2.034       -68.941 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378       -13.780 usonic\[9\]  " "   -1.378       -13.780 usonic\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441206865618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.604 " "Worst-case hold slack is -1.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604       -16.040 usonic\[9\]  " "   -1.604       -16.040 usonic\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220        -1.220 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "   -1.220        -1.220 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213        -1.213 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "   -1.213        -1.213 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049        -0.098 CLKPLL_inst\|altpll_component\|pll\|clk\[0\]  " "   -0.049        -0.098 CLKPLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\]  " "    0.278         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441206865623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441206865625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441206865627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "   -0.500       -56.000 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -25.000 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "   -0.500       -25.000 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 usonic\[9\]  " "   -0.500       -10.000 usonic\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.015         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[0\]  " "    5.015         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50  " "   10.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.142         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\]  " "   11.142         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441206865628 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1441206865827 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1441206865833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1441206865862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.881 " "Worst-case setup slack is -2.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.881        -3.081 CLKPLL_inst\|altpll_component\|pll\|clk\[1\]  " "   -2.881        -3.081 CLKPLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.932       -39.333 CLKPLL_inst\|altpll_component\|pll\|clk\[0\]  " "   -1.932       -39.333 CLKPLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131       -17.614 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "   -1.131       -17.614 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501        -8.753 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "   -0.501        -8.753 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140        -1.400 usonic\[9\]  " "   -0.140        -1.400 usonic\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441206865866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.143 " "Worst-case hold slack is -1.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143       -11.430 usonic\[9\]  " "   -1.143       -11.430 usonic\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968        -0.968 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "   -0.968        -0.968 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938        -0.938 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "   -0.938        -0.938 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.060 CLKPLL_inst\|altpll_component\|pll\|clk\[0\]  " "   -0.030        -0.060 CLKPLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\]  " "    0.085         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441206865873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441206865879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441206865884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\]  " "   -0.500       -56.000 SPI_MASTER_ADC:ADC0_instant\|CLK_16\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -25.000 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\]  " "   -0.500       -25.000 SPI_MASTER_UC:mbed_instant\|SPI_CLK_8\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 usonic\[9\]  " "   -0.500       -10.000 usonic\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.015         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[0\]  " "    5.015         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50  " "   10.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.142         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\]  " "   11.142         0.000 CLKPLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441206865888 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1441206866072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1441206866114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1441206866115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441206866215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 01:14:26 2015 " "Processing ended: Thu Sep 03 01:14:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441206866215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441206866215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441206866215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441206866215 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 929 s " "Quartus II Full Compilation was successful. 0 errors, 929 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441206866917 ""}
