Protel Design System Design Rule Check
PCB File : C:\Data\Projects\LEDCUBE-8x8x8-STM32F103C8T6\PCB + schematic\ledcube8x8x8.PcbDoc
Date     : 8/24/2022
Time     : 6:53:15 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: NONET_L02_P000 In net GND On Bottom Layer
   Polygon named: NONET_L01_P001 In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L01_P001) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P000) on Bottom Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.016mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(74.865mm,-69.641mm) on Bottom Layer And Text "R78" (74.169mm,-69.205mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad D1-2(125.019mm,-74mm) on Top Layer And Text "D1" (124.104mm,-72.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D3-2(127.108mm,-60.604mm) on Top Layer And Track (126.257mm,-60.223mm)(126.511mm,-59.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D3-2(127.108mm,-60.604mm) on Top Layer And Track (126.257mm,-60.985mm)(126.511mm,-61.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D3-2(127.108mm,-60.604mm) on Top Layer And Track (126.511mm,-59.969mm)(127.527mm,-59.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D3-2(127.108mm,-60.604mm) on Top Layer And Track (126.511mm,-61.239mm)(127.527mm,-61.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-1(132.861mm,-77.675mm) on Top Layer And Track (129.411mm,-76.17mm)(132.111mm,-76.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-1(132.861mm,-77.675mm) on Top Layer And Track (129.411mm,-79.18mm)(132.111mm,-79.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-2(128.661mm,-77.675mm) on Top Layer And Track (129.411mm,-76.17mm)(132.111mm,-76.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-2(128.661mm,-77.675mm) on Top Layer And Track (129.411mm,-79.18mm)(132.111mm,-79.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1-3(137.686mm,-65.746mm) on Multi-Layer And Track (135.273mm,-66.254mm)(149.116mm,-66.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-1(113.275mm,12.035mm) on Multi-Layer And Text "R39" (110.531mm,11.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-6(100.575mm,12.035mm) on Multi-Layer And Text "R21" (98.487mm,11.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P7-2(89.367mm,12.03mm) on Multi-Layer And Text "R57" (86.626mm,10.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P7-4(84.287mm,12.03mm) on Multi-Layer And Text "R51" (82.651mm,10.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P7-5(81.747mm,12.03mm) on Multi-Layer And Text "R45" (78.608mm,10.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad P7-5(81.747mm,12.03mm) on Multi-Layer And Text "R51" (82.651mm,10.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-2(137.012mm,-61.581mm) on Top Layer And Text "R65" (136.777mm,-61.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-2(137.012mm,-34.404mm) on Top Layer And Text "Q4" (136.068mm,-34.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-2(137.012mm,-57.695mm) on Top Layer And Text "Q1" (136.068mm,-58.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-2(137.012mm,-38.291mm) on Top Layer And Text "Q6" (136.068mm,-38.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-2(137.012mm,-53.809mm) on Top Layer And Text "Q3" (136.068mm,-54.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-2(137.012mm,-42.177mm) on Top Layer And Text "Q8" (136.068mm,-42.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q8-1(137.012mm,-44.163mm) on Top Layer And Text "R70" (137.597mm,-43.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-1(69.139mm,-5.138mm) on Top Layer And Track (68.518mm,-4.376mm)(71.185mm,-4.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R10-1(69.139mm,-5.138mm) on Top Layer And Track (68.518mm,-5.9mm)(68.518mm,-4.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-1(69.139mm,-5.138mm) on Top Layer And Track (68.518mm,-5.9mm)(71.185mm,-5.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-1(69.139mm,-5.138mm) on Top Layer And Track (69.661mm,-4.757mm)(70.042mm,-4.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-1(69.139mm,-5.138mm) on Top Layer And Track (69.661mm,-5.519mm)(70.042mm,-5.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R10-2(70.539mm,-5.138mm) on Top Layer And Text "R10" (72.201mm,-5.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-2(70.539mm,-5.138mm) on Top Layer And Track (68.518mm,-4.376mm)(71.185mm,-4.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-2(70.539mm,-5.138mm) on Top Layer And Track (68.518mm,-5.9mm)(71.185mm,-5.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R10-2(70.539mm,-5.138mm) on Top Layer And Track (69.661mm,-4.757mm)(70.042mm,-4.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R10-2(70.539mm,-5.138mm) on Top Layer And Track (69.661mm,-5.519mm)(70.042mm,-5.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R10-2(70.539mm,-5.138mm) on Top Layer And Track (71.185mm,-5.9mm)(71.185mm,-4.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-1(127.691mm,7.281mm) on Top Layer And Track (126.929mm,5.235mm)(126.929mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R11-1(127.691mm,7.281mm) on Top Layer And Track (126.929mm,7.902mm)(128.453mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-1(127.691mm,7.281mm) on Top Layer And Track (127.31mm,6.378mm)(127.31mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-1(127.691mm,7.281mm) on Top Layer And Track (128.072mm,6.378mm)(128.072mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-1(127.691mm,7.281mm) on Top Layer And Track (128.453mm,5.235mm)(128.453mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-2(127.691mm,5.881mm) on Top Layer And Track (126.929mm,5.235mm)(126.929mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R11-2(127.691mm,5.881mm) on Top Layer And Track (126.929mm,5.235mm)(128.453mm,5.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R11-2(127.691mm,5.881mm) on Top Layer And Track (127.31mm,6.378mm)(127.31mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R11-2(127.691mm,5.881mm) on Top Layer And Track (128.072mm,6.378mm)(128.072mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-2(127.691mm,5.881mm) on Top Layer And Track (128.453mm,5.235mm)(128.453mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-2(70.539mm,-3.124mm) on Top Layer And Text "R10" (72.201mm,-5.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R12-2(70.539mm,-3.124mm) on Top Layer And Track (68.518mm,-2.362mm)(71.185mm,-2.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R12-2(70.539mm,-3.124mm) on Top Layer And Track (68.518mm,-3.886mm)(71.185mm,-3.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R12-2(70.539mm,-3.124mm) on Top Layer And Track (69.661mm,-2.743mm)(70.042mm,-2.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R12-2(70.539mm,-3.124mm) on Top Layer And Track (69.661mm,-3.505mm)(70.042mm,-3.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R12-2(70.539mm,-3.124mm) on Top Layer And Track (71.185mm,-3.886mm)(71.185mm,-2.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R13-2(129.763mm,5.881mm) on Top Layer And Track (129.001mm,5.235mm)(129.001mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R13-2(129.763mm,5.881mm) on Top Layer And Track (129.001mm,5.235mm)(130.525mm,5.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R13-2(129.763mm,5.881mm) on Top Layer And Track (129.382mm,6.378mm)(129.382mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R13-2(129.763mm,5.881mm) on Top Layer And Track (130.144mm,6.378mm)(130.144mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R13-2(129.763mm,5.881mm) on Top Layer And Track (130.525mm,5.235mm)(130.525mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R14-2(70.539mm,-1.11mm) on Top Layer And Track (68.518mm,-1.872mm)(71.185mm,-1.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R15-1(131.835mm,7.281mm) on Top Layer And Track (131.073mm,5.235mm)(131.073mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R15-1(131.835mm,7.281mm) on Top Layer And Track (131.073mm,7.902mm)(132.597mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R15-1(131.835mm,7.281mm) on Top Layer And Track (131.454mm,6.378mm)(131.454mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R15-1(131.835mm,7.281mm) on Top Layer And Track (132.216mm,6.378mm)(132.216mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R15-1(131.835mm,7.281mm) on Top Layer And Track (132.597mm,5.235mm)(132.597mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R16-1(69.139mm,0.864mm) on Top Layer And Track (68.518mm,0.102mm)(68.518mm,1.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R16-1(69.139mm,0.864mm) on Top Layer And Track (68.518mm,0.102mm)(71.185mm,0.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R16-1(69.139mm,0.864mm) on Top Layer And Track (68.518mm,1.626mm)(71.185mm,1.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R16-1(69.139mm,0.864mm) on Top Layer And Track (69.661mm,0.483mm)(70.042mm,0.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R16-1(69.139mm,0.864mm) on Top Layer And Track (69.661mm,1.245mm)(70.042mm,1.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R16-2(70.539mm,0.864mm) on Top Layer And Track (68.518mm,0.102mm)(71.185mm,0.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R16-2(70.539mm,0.864mm) on Top Layer And Track (68.518mm,1.626mm)(71.185mm,1.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R16-2(70.539mm,0.864mm) on Top Layer And Track (69.661mm,0.483mm)(70.042mm,0.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R16-2(70.539mm,0.864mm) on Top Layer And Track (69.661mm,1.245mm)(70.042mm,1.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R16-2(70.539mm,0.864mm) on Top Layer And Track (71.185mm,0.102mm)(71.185mm,1.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R17-1(139.112mm,-14.619mm) on Top Layer And Track (137.066mm,-13.857mm)(139.733mm,-13.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R17-1(139.112mm,-14.619mm) on Top Layer And Track (137.066mm,-15.381mm)(139.733mm,-15.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R17-1(139.112mm,-14.619mm) on Top Layer And Track (138.209mm,-14.238mm)(138.59mm,-14.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R17-1(139.112mm,-14.619mm) on Top Layer And Track (138.209mm,-15mm)(138.59mm,-15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R17-1(139.112mm,-14.619mm) on Top Layer And Track (139.733mm,-15.381mm)(139.733mm,-13.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R17-2(137.712mm,-14.619mm) on Top Layer And Track (137.066mm,-13.857mm)(139.733mm,-13.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R17-2(137.712mm,-14.619mm) on Top Layer And Track (137.066mm,-15.381mm)(137.066mm,-13.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R17-2(137.712mm,-14.619mm) on Top Layer And Track (137.066mm,-15.381mm)(139.733mm,-15.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R17-2(137.712mm,-14.619mm) on Top Layer And Track (138.209mm,-14.238mm)(138.59mm,-14.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R17-2(137.712mm,-14.619mm) on Top Layer And Track (138.209mm,-15mm)(138.59mm,-15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R18-2(96.992mm,5.831mm) on Top Layer And Track (96.23mm,5.185mm)(96.23mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R18-2(96.992mm,5.831mm) on Top Layer And Track (96.23mm,5.185mm)(97.754mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R18-2(96.992mm,5.831mm) on Top Layer And Track (96.611mm,6.328mm)(96.611mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R18-2(96.992mm,5.831mm) on Top Layer And Track (97.373mm,6.328mm)(97.373mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R18-2(96.992mm,5.831mm) on Top Layer And Track (97.754mm,5.185mm)(97.754mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R19-1(69.139mm,-32.151mm) on Top Layer And Track (68.518mm,-31.389mm)(71.185mm,-31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R19-1(69.139mm,-32.151mm) on Top Layer And Track (68.518mm,-32.913mm)(68.518mm,-31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R19-1(69.139mm,-32.151mm) on Top Layer And Track (68.518mm,-32.913mm)(71.185mm,-32.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R19-1(69.139mm,-32.151mm) on Top Layer And Track (69.661mm,-31.77mm)(70.042mm,-31.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R19-1(69.139mm,-32.151mm) on Top Layer And Track (69.661mm,-32.532mm)(70.042mm,-32.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R20-1(139.112mm,-16.678mm) on Top Layer And Track (137.066mm,-15.916mm)(139.733mm,-15.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R20-1(139.112mm,-16.678mm) on Top Layer And Track (137.066mm,-17.44mm)(139.733mm,-17.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R20-1(139.112mm,-16.678mm) on Top Layer And Track (138.209mm,-16.297mm)(138.59mm,-16.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R20-1(139.112mm,-16.678mm) on Top Layer And Track (138.209mm,-17.059mm)(138.59mm,-17.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R20-1(139.112mm,-16.678mm) on Top Layer And Track (139.733mm,-17.44mm)(139.733mm,-15.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R20-2(137.712mm,-16.678mm) on Top Layer And Track (137.066mm,-15.916mm)(139.733mm,-15.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R20-2(137.712mm,-16.678mm) on Top Layer And Track (137.066mm,-17.44mm)(137.066mm,-15.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R20-2(137.712mm,-16.678mm) on Top Layer And Track (137.066mm,-17.44mm)(139.733mm,-17.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R20-2(137.712mm,-16.678mm) on Top Layer And Track (138.209mm,-16.297mm)(138.59mm,-16.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R20-2(137.712mm,-16.678mm) on Top Layer And Track (138.209mm,-17.059mm)(138.59mm,-17.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-1(69.139mm,-13.193mm) on Top Layer And Track (68.518mm,-12.431mm)(71.185mm,-12.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R2-1(69.139mm,-13.193mm) on Top Layer And Track (68.518mm,-13.955mm)(68.518mm,-12.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-1(69.139mm,-13.193mm) on Top Layer And Track (68.518mm,-13.955mm)(71.185mm,-13.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-1(69.139mm,-13.193mm) on Top Layer And Track (69.661mm,-12.812mm)(70.042mm,-12.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-1(69.139mm,-13.193mm) on Top Layer And Track (69.661mm,-13.574mm)(70.042mm,-13.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R21-1(99.011mm,7.231mm) on Top Layer And Track (98.249mm,5.185mm)(98.249mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R21-1(99.011mm,7.231mm) on Top Layer And Track (98.249mm,7.852mm)(99.773mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R21-1(99.011mm,7.231mm) on Top Layer And Track (98.63mm,6.328mm)(98.63mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R21-1(99.011mm,7.231mm) on Top Layer And Track (99.392mm,6.328mm)(99.392mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R21-1(99.011mm,7.231mm) on Top Layer And Track (99.773mm,5.185mm)(99.773mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R21-2(99.011mm,5.831mm) on Top Layer And Track (98.249mm,5.185mm)(98.249mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R21-2(99.011mm,5.831mm) on Top Layer And Track (98.249mm,5.185mm)(99.773mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R21-2(99.011mm,5.831mm) on Top Layer And Track (98.63mm,6.328mm)(98.63mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R21-2(99.011mm,5.831mm) on Top Layer And Track (99.392mm,6.328mm)(99.392mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R21-2(99.011mm,5.831mm) on Top Layer And Track (99.773mm,5.185mm)(99.773mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-2(70.539mm,-13.193mm) on Top Layer And Track (68.518mm,-12.431mm)(71.185mm,-12.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-2(70.539mm,-13.193mm) on Top Layer And Track (68.518mm,-13.955mm)(71.185mm,-13.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R2-2(70.539mm,-13.193mm) on Top Layer And Track (69.661mm,-12.812mm)(70.042mm,-12.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R2-2(70.539mm,-13.193mm) on Top Layer And Track (69.661mm,-13.574mm)(70.042mm,-13.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R2-2(70.539mm,-13.193mm) on Top Layer And Track (71.185mm,-13.955mm)(71.185mm,-12.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad R22-2(70.539mm,-30.224mm) on Top Layer And Text "R22" (71.185mm,-30.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R22-2(70.539mm,-30.224mm) on Top Layer And Track (68.518mm,-29.462mm)(71.185mm,-29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R22-2(70.539mm,-30.224mm) on Top Layer And Track (68.518mm,-30.986mm)(71.185mm,-30.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R22-2(70.539mm,-30.224mm) on Top Layer And Track (69.661mm,-29.843mm)(70.042mm,-29.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R22-2(70.539mm,-30.224mm) on Top Layer And Track (69.661mm,-30.605mm)(70.042mm,-30.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R22-2(70.539mm,-30.224mm) on Top Layer And Track (71.185mm,-30.986mm)(71.185mm,-29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R23-2(137.712mm,-18.736mm) on Top Layer And Track (137.066mm,-17.974mm)(139.733mm,-17.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R23-2(137.712mm,-18.736mm) on Top Layer And Track (137.066mm,-19.498mm)(137.066mm,-17.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R23-2(137.712mm,-18.736mm) on Top Layer And Track (137.066mm,-19.498mm)(139.733mm,-19.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R23-2(137.712mm,-18.736mm) on Top Layer And Track (138.209mm,-18.355mm)(138.59mm,-18.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R23-2(137.712mm,-18.736mm) on Top Layer And Track (138.209mm,-19.117mm)(138.59mm,-19.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R24-1(101.03mm,7.231mm) on Top Layer And Track (100.268mm,5.185mm)(100.268mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R24-1(101.03mm,7.231mm) on Top Layer And Track (100.268mm,7.852mm)(101.792mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R24-1(101.03mm,7.231mm) on Top Layer And Track (100.649mm,6.328mm)(100.649mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R24-1(101.03mm,7.231mm) on Top Layer And Track (101.411mm,6.328mm)(101.411mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R24-1(101.03mm,7.231mm) on Top Layer And Track (101.792mm,5.185mm)(101.792mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad R25-2(70.539mm,-28.297mm) on Top Layer And Text "R25" (71.185mm,-28.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R25-2(70.539mm,-28.297mm) on Top Layer And Track (68.518mm,-27.535mm)(71.185mm,-27.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R25-2(70.539mm,-28.297mm) on Top Layer And Track (68.518mm,-29.059mm)(71.185mm,-29.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R25-2(70.539mm,-28.297mm) on Top Layer And Track (69.661mm,-27.916mm)(70.042mm,-27.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R25-2(70.539mm,-28.297mm) on Top Layer And Track (69.661mm,-28.678mm)(70.042mm,-28.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R25-2(70.539mm,-28.297mm) on Top Layer And Track (71.185mm,-29.059mm)(71.185mm,-27.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R26-1(139.112mm,-20.795mm) on Top Layer And Track (137.066mm,-20.033mm)(139.733mm,-20.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R26-1(139.112mm,-20.795mm) on Top Layer And Track (137.066mm,-21.557mm)(139.733mm,-21.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R26-1(139.112mm,-20.795mm) on Top Layer And Track (138.209mm,-20.414mm)(138.59mm,-20.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R26-1(139.112mm,-20.795mm) on Top Layer And Track (138.209mm,-21.176mm)(138.59mm,-21.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R26-1(139.112mm,-20.795mm) on Top Layer And Track (139.733mm,-21.557mm)(139.733mm,-20.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R27-1(103.05mm,7.231mm) on Top Layer And Track (102.288mm,5.185mm)(102.288mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R27-1(103.05mm,7.231mm) on Top Layer And Track (102.288mm,7.852mm)(103.812mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R27-1(103.05mm,7.231mm) on Top Layer And Track (102.669mm,6.328mm)(102.669mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R27-1(103.05mm,7.231mm) on Top Layer And Track (103.431mm,6.328mm)(103.431mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R27-1(103.05mm,7.231mm) on Top Layer And Track (103.812mm,5.185mm)(103.812mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R27-2(103.05mm,5.831mm) on Top Layer And Track (102.288mm,5.185mm)(102.288mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R27-2(103.05mm,5.831mm) on Top Layer And Track (102.288mm,5.185mm)(103.812mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R27-2(103.05mm,5.831mm) on Top Layer And Track (102.669mm,6.328mm)(102.669mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R27-2(103.05mm,5.831mm) on Top Layer And Track (103.431mm,6.328mm)(103.431mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R27-2(103.05mm,5.831mm) on Top Layer And Track (103.812mm,5.185mm)(103.812mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R28-1(69.139mm,-26.37mm) on Top Layer And Track (68.518mm,-25.608mm)(71.185mm,-25.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R28-1(69.139mm,-26.37mm) on Top Layer And Track (68.518mm,-27.132mm)(68.518mm,-25.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R28-1(69.139mm,-26.37mm) on Top Layer And Track (68.518mm,-27.132mm)(71.185mm,-27.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R28-1(69.139mm,-26.37mm) on Top Layer And Track (69.661mm,-25.989mm)(70.042mm,-25.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R28-1(69.139mm,-26.37mm) on Top Layer And Track (69.661mm,-26.751mm)(70.042mm,-26.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad R28-2(70.539mm,-26.37mm) on Top Layer And Text "R28" (71.185mm,-26.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R28-2(70.539mm,-26.37mm) on Top Layer And Track (68.518mm,-25.608mm)(71.185mm,-25.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R28-2(70.539mm,-26.37mm) on Top Layer And Track (68.518mm,-27.132mm)(71.185mm,-27.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R28-2(70.539mm,-26.37mm) on Top Layer And Track (69.661mm,-25.989mm)(70.042mm,-25.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R28-2(70.539mm,-26.37mm) on Top Layer And Track (69.661mm,-26.751mm)(70.042mm,-26.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R28-2(70.539mm,-26.37mm) on Top Layer And Track (71.185mm,-27.132mm)(71.185mm,-25.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R29-1(139.112mm,-22.854mm) on Top Layer And Track (137.066mm,-22.092mm)(139.733mm,-22.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R29-1(139.112mm,-22.854mm) on Top Layer And Track (137.066mm,-23.616mm)(139.733mm,-23.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R29-1(139.112mm,-22.854mm) on Top Layer And Track (138.209mm,-22.473mm)(138.59mm,-22.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R29-1(139.112mm,-22.854mm) on Top Layer And Track (138.209mm,-23.235mm)(138.59mm,-23.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R29-1(139.112mm,-22.854mm) on Top Layer And Track (139.733mm,-23.616mm)(139.733mm,-22.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R29-2(137.712mm,-22.854mm) on Top Layer And Track (137.066mm,-22.092mm)(139.733mm,-22.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R29-2(137.712mm,-22.854mm) on Top Layer And Track (137.066mm,-23.616mm)(137.066mm,-22.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R29-2(137.712mm,-22.854mm) on Top Layer And Track (137.066mm,-23.616mm)(139.733mm,-23.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R29-2(137.712mm,-22.854mm) on Top Layer And Track (138.209mm,-22.473mm)(138.59mm,-22.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R29-2(137.712mm,-22.854mm) on Top Layer And Track (138.209mm,-23.235mm)(138.59mm,-23.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R30-2(105.069mm,5.831mm) on Top Layer And Text "R30" (104.408mm,4.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R30-2(105.069mm,5.831mm) on Top Layer And Track (104.307mm,5.185mm)(104.307mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R30-2(105.069mm,5.831mm) on Top Layer And Track (104.307mm,5.185mm)(105.831mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R30-2(105.069mm,5.831mm) on Top Layer And Track (104.688mm,6.328mm)(104.688mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R30-2(105.069mm,5.831mm) on Top Layer And Track (105.45mm,6.328mm)(105.45mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R30-2(105.069mm,5.831mm) on Top Layer And Track (105.831mm,5.185mm)(105.831mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad R31-2(70.539mm,-24.443mm) on Top Layer And Text "R31" (71.185mm,-24.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R31-2(70.539mm,-24.443mm) on Top Layer And Track (68.518mm,-23.681mm)(71.185mm,-23.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R31-2(70.539mm,-24.443mm) on Top Layer And Track (68.518mm,-25.205mm)(71.185mm,-25.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R31-2(70.539mm,-24.443mm) on Top Layer And Track (69.661mm,-24.062mm)(70.042mm,-24.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R31-2(70.539mm,-24.443mm) on Top Layer And Track (69.661mm,-24.824mm)(70.042mm,-24.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R31-2(70.539mm,-24.443mm) on Top Layer And Track (71.185mm,-25.205mm)(71.185mm,-23.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R32-2(137.712mm,-24.912mm) on Top Layer And Track (137.066mm,-24.15mm)(139.733mm,-24.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R32-2(137.712mm,-24.912mm) on Top Layer And Track (137.066mm,-25.674mm)(137.066mm,-24.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R32-2(137.712mm,-24.912mm) on Top Layer And Track (137.066mm,-25.674mm)(139.733mm,-25.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R32-2(137.712mm,-24.912mm) on Top Layer And Track (138.209mm,-25.293mm)(138.59mm,-25.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R33-1(107.089mm,7.231mm) on Top Layer And Track (106.327mm,5.185mm)(106.327mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R33-1(107.089mm,7.231mm) on Top Layer And Track (106.327mm,7.852mm)(107.851mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R33-1(107.089mm,7.231mm) on Top Layer And Track (106.708mm,6.328mm)(106.708mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R33-1(107.089mm,7.231mm) on Top Layer And Track (107.47mm,6.328mm)(107.47mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R33-1(107.089mm,7.231mm) on Top Layer And Track (107.851mm,5.185mm)(107.851mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R33-2(107.089mm,5.831mm) on Top Layer And Text "R30" (104.408mm,4.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R33-2(107.089mm,5.831mm) on Top Layer And Track (106.327mm,5.185mm)(106.327mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R33-2(107.089mm,5.831mm) on Top Layer And Track (106.327mm,5.185mm)(107.851mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R33-2(107.089mm,5.831mm) on Top Layer And Track (106.708mm,6.328mm)(106.708mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R33-2(107.089mm,5.831mm) on Top Layer And Track (107.47mm,6.328mm)(107.47mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R33-2(107.089mm,5.831mm) on Top Layer And Track (107.851mm,5.185mm)(107.851mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R34-1(69.139mm,-22.517mm) on Top Layer And Track (68.518mm,-21.755mm)(71.185mm,-21.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R34-1(69.139mm,-22.517mm) on Top Layer And Track (68.518mm,-23.279mm)(68.518mm,-21.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R34-1(69.139mm,-22.517mm) on Top Layer And Track (68.518mm,-23.279mm)(71.185mm,-23.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R34-1(69.139mm,-22.517mm) on Top Layer And Track (69.661mm,-22.136mm)(70.042mm,-22.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R34-1(69.139mm,-22.517mm) on Top Layer And Track (69.661mm,-22.898mm)(70.042mm,-22.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad R34-2(70.539mm,-22.517mm) on Top Layer And Text "R34" (71.185mm,-22.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R34-2(70.539mm,-22.517mm) on Top Layer And Track (68.518mm,-21.755mm)(71.185mm,-21.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R34-2(70.539mm,-22.517mm) on Top Layer And Track (68.518mm,-23.279mm)(71.185mm,-23.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R34-2(70.539mm,-22.517mm) on Top Layer And Track (69.661mm,-22.136mm)(70.042mm,-22.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R34-2(70.539mm,-22.517mm) on Top Layer And Track (69.661mm,-22.898mm)(70.042mm,-22.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R34-2(70.539mm,-22.517mm) on Top Layer And Track (71.185mm,-23.279mm)(71.185mm,-21.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R35-2(137.712mm,-26.971mm) on Top Layer And Track (137.066mm,-26.209mm)(139.733mm,-26.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R35-2(137.712mm,-26.971mm) on Top Layer And Track (137.066mm,-27.733mm)(137.066mm,-26.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R35-2(137.712mm,-26.971mm) on Top Layer And Track (137.066mm,-27.733mm)(139.733mm,-27.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R35-2(137.712mm,-26.971mm) on Top Layer And Track (138.209mm,-26.59mm)(138.59mm,-26.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R35-2(137.712mm,-26.971mm) on Top Layer And Track (138.209mm,-27.352mm)(138.59mm,-27.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R36-2(109.108mm,5.831mm) on Top Layer And Track (108.346mm,5.185mm)(108.346mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R36-2(109.108mm,5.831mm) on Top Layer And Track (108.346mm,5.185mm)(109.87mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R36-2(109.108mm,5.831mm) on Top Layer And Track (108.727mm,6.328mm)(108.727mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R37-1(69.139mm,-20.59mm) on Top Layer And Track (68.518mm,-19.828mm)(71.185mm,-19.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R37-1(69.139mm,-20.59mm) on Top Layer And Track (68.518mm,-21.352mm)(68.518mm,-19.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R37-1(69.139mm,-20.59mm) on Top Layer And Track (68.518mm,-21.352mm)(71.185mm,-21.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R37-1(69.139mm,-20.59mm) on Top Layer And Track (69.661mm,-20.209mm)(70.042mm,-20.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R37-1(69.139mm,-20.59mm) on Top Layer And Track (69.661mm,-20.971mm)(70.042mm,-20.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R38-2(137.712mm,-29.03mm) on Top Layer And Track (137.066mm,-28.268mm)(139.733mm,-28.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R38-2(137.712mm,-29.03mm) on Top Layer And Track (137.066mm,-29.792mm)(137.066mm,-28.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R38-2(137.712mm,-29.03mm) on Top Layer And Track (137.066mm,-29.792mm)(139.733mm,-29.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R38-2(137.712mm,-29.03mm) on Top Layer And Track (138.209mm,-28.649mm)(138.59mm,-28.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R38-2(137.712mm,-29.03mm) on Top Layer And Track (138.209mm,-29.411mm)(138.59mm,-29.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R39-1(111.127mm,7.231mm) on Top Layer And Track (110.365mm,5.185mm)(110.365mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R39-1(111.127mm,7.231mm) on Top Layer And Track (110.365mm,7.852mm)(111.889mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R39-1(111.127mm,7.231mm) on Top Layer And Track (110.746mm,6.328mm)(110.746mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R39-1(111.127mm,7.231mm) on Top Layer And Track (111.508mm,6.328mm)(111.508mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R39-1(111.127mm,7.231mm) on Top Layer And Track (111.889mm,5.185mm)(111.889mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R40-1(69.139mm,-18.663mm) on Top Layer And Track (68.518mm,-17.901mm)(71.185mm,-17.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R40-1(69.139mm,-18.663mm) on Top Layer And Track (68.518mm,-19.425mm)(68.518mm,-17.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R40-1(69.139mm,-18.663mm) on Top Layer And Track (68.518mm,-19.425mm)(71.185mm,-19.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R40-1(69.139mm,-18.663mm) on Top Layer And Track (69.661mm,-18.282mm)(70.042mm,-18.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R40-1(69.139mm,-18.663mm) on Top Layer And Track (69.661mm,-19.044mm)(70.042mm,-19.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-1(69.139mm,-11.18mm) on Top Layer And Track (68.518mm,-10.418mm)(71.185mm,-10.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R4-1(69.139mm,-11.18mm) on Top Layer And Track (68.518mm,-11.942mm)(68.518mm,-10.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-1(69.139mm,-11.18mm) on Top Layer And Track (68.518mm,-11.942mm)(71.185mm,-11.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-1(69.139mm,-11.18mm) on Top Layer And Track (69.661mm,-10.799mm)(70.042mm,-10.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-1(69.139mm,-11.18mm) on Top Layer And Track (69.661mm,-11.561mm)(70.042mm,-11.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-2(70.539mm,-11.18mm) on Top Layer And Track (68.518mm,-10.418mm)(71.185mm,-10.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-2(70.539mm,-11.18mm) on Top Layer And Track (68.518mm,-11.942mm)(71.185mm,-11.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R4-2(70.539mm,-11.18mm) on Top Layer And Track (69.661mm,-10.799mm)(70.042mm,-10.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R4-2(70.539mm,-11.18mm) on Top Layer And Track (69.661mm,-11.561mm)(70.042mm,-11.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R4-2(70.539mm,-11.18mm) on Top Layer And Track (71.185mm,-11.942mm)(71.185mm,-10.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R42-1(77.272mm,7.231mm) on Top Layer And Track (76.51mm,5.185mm)(76.51mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R42-1(77.272mm,7.231mm) on Top Layer And Track (76.51mm,7.852mm)(78.034mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R42-1(77.272mm,7.231mm) on Top Layer And Track (76.891mm,6.328mm)(76.891mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R42-1(77.272mm,7.231mm) on Top Layer And Track (77.653mm,6.328mm)(77.653mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R42-1(77.272mm,7.231mm) on Top Layer And Track (78.034mm,5.185mm)(78.034mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R42-2(77.272mm,5.831mm) on Top Layer And Text "R42" (76.51mm,4.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R42-2(77.272mm,5.831mm) on Top Layer And Track (76.51mm,5.185mm)(76.51mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R42-2(77.272mm,5.831mm) on Top Layer And Track (76.51mm,5.185mm)(78.034mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R42-2(77.272mm,5.831mm) on Top Layer And Track (76.891mm,6.328mm)(76.891mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R42-2(77.272mm,5.831mm) on Top Layer And Track (77.653mm,6.328mm)(77.653mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R42-2(77.272mm,5.831mm) on Top Layer And Track (78.034mm,5.185mm)(78.034mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R43-1(69.139mm,-53.289mm) on Top Layer And Track (68.518mm,-52.527mm)(71.185mm,-52.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R43-1(69.139mm,-53.289mm) on Top Layer And Track (68.518mm,-54.051mm)(68.518mm,-52.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R43-1(69.139mm,-53.289mm) on Top Layer And Track (68.518mm,-54.051mm)(71.185mm,-54.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R43-1(69.139mm,-53.289mm) on Top Layer And Track (69.661mm,-52.908mm)(70.042mm,-52.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R43-1(69.139mm,-53.289mm) on Top Layer And Track (69.661mm,-53.67mm)(70.042mm,-53.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R44-1(139.112mm,0.861mm) on Top Layer And Track (137.066mm,0.099mm)(139.733mm,0.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R44-1(139.112mm,0.861mm) on Top Layer And Track (137.066mm,1.623mm)(139.733mm,1.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R44-1(139.112mm,0.861mm) on Top Layer And Track (138.209mm,0.48mm)(138.59mm,0.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R44-1(139.112mm,0.861mm) on Top Layer And Track (138.209mm,1.242mm)(138.59mm,1.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R44-1(139.112mm,0.861mm) on Top Layer And Track (139.733mm,0.099mm)(139.733mm,1.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R45-1(79.288mm,7.231mm) on Top Layer And Track (78.526mm,5.185mm)(78.526mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R45-1(79.288mm,7.231mm) on Top Layer And Track (78.526mm,7.852mm)(80.05mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R45-1(79.288mm,7.231mm) on Top Layer And Track (78.907mm,6.328mm)(78.907mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R45-1(79.288mm,7.231mm) on Top Layer And Track (79.669mm,6.328mm)(79.669mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R45-1(79.288mm,7.231mm) on Top Layer And Track (80.05mm,5.185mm)(80.05mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R46-2(70.539mm,-51.419mm) on Top Layer And Track (68.518mm,-50.657mm)(71.185mm,-50.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R46-2(70.539mm,-51.419mm) on Top Layer And Track (68.518mm,-52.181mm)(71.185mm,-52.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R46-2(70.539mm,-51.419mm) on Top Layer And Track (69.661mm,-51.038mm)(70.042mm,-51.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R46-2(70.539mm,-51.419mm) on Top Layer And Track (69.661mm,-51.8mm)(70.042mm,-51.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R46-2(70.539mm,-51.419mm) on Top Layer And Track (71.185mm,-52.181mm)(71.185mm,-50.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R47-1(139.112mm,-1.252mm) on Top Layer And Track (137.066mm,-0.49mm)(139.733mm,-0.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R47-1(139.112mm,-1.252mm) on Top Layer And Track (137.066mm,-2.014mm)(139.733mm,-2.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R47-1(139.112mm,-1.252mm) on Top Layer And Track (138.209mm,-0.871mm)(138.59mm,-0.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R47-1(139.112mm,-1.252mm) on Top Layer And Track (138.209mm,-1.633mm)(138.59mm,-1.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R47-1(139.112mm,-1.252mm) on Top Layer And Track (139.733mm,-2.014mm)(139.733mm,-0.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R47-2(137.712mm,-1.252mm) on Top Layer And Track (137.066mm,-0.49mm)(139.733mm,-0.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R47-2(137.712mm,-1.252mm) on Top Layer And Track (137.066mm,-2.014mm)(137.066mm,-0.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R47-2(137.712mm,-1.252mm) on Top Layer And Track (137.066mm,-2.014mm)(139.733mm,-2.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R47-2(137.712mm,-1.252mm) on Top Layer And Track (138.209mm,-0.871mm)(138.59mm,-0.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R47-2(137.712mm,-1.252mm) on Top Layer And Track (138.209mm,-1.633mm)(138.59mm,-1.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R48-1(81.304mm,7.231mm) on Top Layer And Track (80.542mm,5.185mm)(80.542mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R49-1(69.139mm,-49.55mm) on Top Layer And Track (68.518mm,-48.788mm)(71.185mm,-48.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R49-1(69.139mm,-49.55mm) on Top Layer And Track (68.518mm,-50.312mm)(68.518mm,-48.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R49-1(69.139mm,-49.55mm) on Top Layer And Track (68.518mm,-50.312mm)(71.185mm,-50.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R49-1(69.139mm,-49.55mm) on Top Layer And Track (69.661mm,-49.169mm)(70.042mm,-49.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R49-1(69.139mm,-49.55mm) on Top Layer And Track (69.661mm,-49.931mm)(70.042mm,-49.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R49-2(70.539mm,-49.55mm) on Top Layer And Track (68.518mm,-48.788mm)(71.185mm,-48.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R49-2(70.539mm,-49.55mm) on Top Layer And Track (68.518mm,-50.312mm)(71.185mm,-50.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R49-2(70.539mm,-49.55mm) on Top Layer And Track (69.661mm,-49.169mm)(70.042mm,-49.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R49-2(70.539mm,-49.55mm) on Top Layer And Track (69.661mm,-49.931mm)(70.042mm,-49.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R49-2(70.539mm,-49.55mm) on Top Layer And Track (71.185mm,-50.312mm)(71.185mm,-48.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R50-1(139.112mm,-3.364mm) on Top Layer And Track (138.209mm,-2.983mm)(138.59mm,-2.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R51-1(83.32mm,7.231mm) on Top Layer And Track (82.558mm,5.185mm)(82.558mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R51-1(83.32mm,7.231mm) on Top Layer And Track (82.558mm,7.852mm)(84.082mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R51-1(83.32mm,7.231mm) on Top Layer And Track (82.939mm,6.328mm)(82.939mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R51-1(83.32mm,7.231mm) on Top Layer And Track (83.701mm,6.328mm)(83.701mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R51-1(83.32mm,7.231mm) on Top Layer And Track (84.082mm,5.185mm)(84.082mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R51-2(83.32mm,5.831mm) on Top Layer And Track (82.558mm,5.185mm)(82.558mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R51-2(83.32mm,5.831mm) on Top Layer And Track (82.558mm,5.185mm)(84.082mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R51-2(83.32mm,5.831mm) on Top Layer And Track (82.939mm,6.328mm)(82.939mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R51-2(83.32mm,5.831mm) on Top Layer And Track (83.701mm,6.328mm)(83.701mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R51-2(83.32mm,5.831mm) on Top Layer And Track (84.082mm,5.185mm)(84.082mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R52-2(70.539mm,-47.681mm) on Top Layer And Track (68.518mm,-46.919mm)(71.185mm,-46.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R52-2(70.539mm,-47.681mm) on Top Layer And Track (68.518mm,-48.443mm)(71.185mm,-48.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R52-2(70.539mm,-47.681mm) on Top Layer And Track (69.661mm,-47.3mm)(70.042mm,-47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R52-2(70.539mm,-47.681mm) on Top Layer And Track (69.661mm,-48.062mm)(70.042mm,-48.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R52-2(70.539mm,-47.681mm) on Top Layer And Track (71.185mm,-48.443mm)(71.185mm,-46.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R53-2(137.712mm,-5.476mm) on Top Layer And Track (137.066mm,-4.714mm)(139.733mm,-4.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R53-2(137.712mm,-5.476mm) on Top Layer And Track (137.066mm,-6.238mm)(137.066mm,-4.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R53-2(137.712mm,-5.476mm) on Top Layer And Track (137.066mm,-6.238mm)(139.733mm,-6.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R53-2(137.712mm,-5.476mm) on Top Layer And Track (138.209mm,-5.095mm)(138.59mm,-5.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R53-2(137.712mm,-5.476mm) on Top Layer And Track (138.209mm,-5.857mm)(138.59mm,-5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R54-1(85.335mm,7.231mm) on Top Layer And Track (84.573mm,5.185mm)(84.573mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R54-1(85.335mm,7.231mm) on Top Layer And Track (84.573mm,7.852mm)(86.097mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R54-1(85.335mm,7.231mm) on Top Layer And Track (84.954mm,6.328mm)(84.954mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R54-1(85.335mm,7.231mm) on Top Layer And Track (85.716mm,6.328mm)(85.716mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R54-1(85.335mm,7.231mm) on Top Layer And Track (86.097mm,5.185mm)(86.097mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R54-2(85.335mm,5.831mm) on Top Layer And Text "R54" (84.573mm,4.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R54-2(85.335mm,5.831mm) on Top Layer And Track (84.573mm,5.185mm)(84.573mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R54-2(85.335mm,5.831mm) on Top Layer And Track (84.573mm,5.185mm)(86.097mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R54-2(85.335mm,5.831mm) on Top Layer And Track (84.954mm,6.328mm)(84.954mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R54-2(85.335mm,5.831mm) on Top Layer And Track (85.716mm,6.328mm)(85.716mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R54-2(85.335mm,5.831mm) on Top Layer And Track (86.097mm,5.185mm)(86.097mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R56-1(139.112mm,-7.588mm) on Top Layer And Track (137.066mm,-6.826mm)(139.733mm,-6.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R56-1(139.112mm,-7.588mm) on Top Layer And Track (137.066mm,-8.35mm)(139.733mm,-8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R56-1(139.112mm,-7.588mm) on Top Layer And Track (138.209mm,-7.207mm)(138.59mm,-7.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R56-1(139.112mm,-7.588mm) on Top Layer And Track (138.209mm,-7.969mm)(138.59mm,-7.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R56-1(139.112mm,-7.588mm) on Top Layer And Track (139.733mm,-8.35mm)(139.733mm,-6.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R57-1(87.351mm,7.231mm) on Top Layer And Track (86.589mm,5.185mm)(86.589mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R57-1(87.351mm,7.231mm) on Top Layer And Track (86.589mm,7.852mm)(88.113mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R57-1(87.351mm,7.231mm) on Top Layer And Track (86.97mm,6.328mm)(86.97mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R57-1(87.351mm,7.231mm) on Top Layer And Track (87.732mm,6.328mm)(87.732mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R57-1(87.351mm,7.231mm) on Top Layer And Track (88.113mm,5.185mm)(88.113mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R57-2(87.351mm,5.831mm) on Top Layer And Text "R54" (84.573mm,4.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R57-2(87.351mm,5.831mm) on Top Layer And Track (86.589mm,5.185mm)(86.589mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R57-2(87.351mm,5.831mm) on Top Layer And Track (86.589mm,5.185mm)(88.113mm,5.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R57-2(87.351mm,5.831mm) on Top Layer And Track (86.97mm,6.328mm)(86.97mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R57-2(87.351mm,5.831mm) on Top Layer And Track (87.732mm,6.328mm)(87.732mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R57-2(87.351mm,5.831mm) on Top Layer And Track (88.113mm,5.185mm)(88.113mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R58-2(70.539mm,-43.942mm) on Top Layer And Track (68.518mm,-43.18mm)(71.185mm,-43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R58-2(70.539mm,-43.942mm) on Top Layer And Track (68.518mm,-44.704mm)(71.185mm,-44.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R58-2(70.539mm,-43.942mm) on Top Layer And Track (69.661mm,-43.561mm)(70.042mm,-43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R58-2(70.539mm,-43.942mm) on Top Layer And Track (69.661mm,-44.323mm)(70.042mm,-44.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R58-2(70.539mm,-43.942mm) on Top Layer And Track (71.185mm,-44.704mm)(71.185mm,-43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R59-2(137.712mm,-9.701mm) on Top Layer And Track (137.066mm,-10.463mm)(137.066mm,-8.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R59-2(137.712mm,-9.701mm) on Top Layer And Track (137.066mm,-10.463mm)(139.733mm,-10.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R59-2(137.712mm,-9.701mm) on Top Layer And Track (137.066mm,-8.939mm)(139.733mm,-8.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R59-2(137.712mm,-9.701mm) on Top Layer And Track (138.209mm,-10.082mm)(138.59mm,-10.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R59-2(137.712mm,-9.701mm) on Top Layer And Track (138.209mm,-9.32mm)(138.59mm,-9.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R60-1(89.367mm,7.231mm) on Top Layer And Track (90.129mm,5.185mm)(90.129mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-1(69.139mm,-9.166mm) on Top Layer And Track (68.518mm,-8.404mm)(71.185mm,-8.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R6-1(69.139mm,-9.166mm) on Top Layer And Track (68.518mm,-9.928mm)(68.518mm,-8.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-1(69.139mm,-9.166mm) on Top Layer And Track (68.518mm,-9.928mm)(71.185mm,-9.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-1(69.139mm,-9.166mm) on Top Layer And Track (69.661mm,-8.785mm)(70.042mm,-8.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-1(69.139mm,-9.166mm) on Top Layer And Track (69.661mm,-9.547mm)(70.042mm,-9.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R61-1(69.139mm,-42.073mm) on Top Layer And Track (68.518mm,-41.311mm)(71.185mm,-41.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R61-1(69.139mm,-42.073mm) on Top Layer And Track (68.518mm,-42.835mm)(68.518mm,-41.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R61-1(69.139mm,-42.073mm) on Top Layer And Track (68.518mm,-42.835mm)(71.185mm,-42.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R61-1(69.139mm,-42.073mm) on Top Layer And Track (69.661mm,-41.692mm)(70.042mm,-41.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R61-1(69.139mm,-42.073mm) on Top Layer And Track (69.661mm,-42.454mm)(70.042mm,-42.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R6-2(70.539mm,-9.166mm) on Top Layer And Text "R6" (72.201mm,-9.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-2(70.539mm,-9.166mm) on Top Layer And Track (68.518mm,-8.404mm)(71.185mm,-8.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-2(70.539mm,-9.166mm) on Top Layer And Track (68.518mm,-9.928mm)(71.185mm,-9.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R6-2(70.539mm,-9.166mm) on Top Layer And Track (69.661mm,-8.785mm)(70.042mm,-8.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R6-2(70.539mm,-9.166mm) on Top Layer And Track (69.661mm,-9.547mm)(70.042mm,-9.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R6-2(70.539mm,-9.166mm) on Top Layer And Track (71.185mm,-9.928mm)(71.185mm,-8.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R62-2(137.712mm,-11.813mm) on Top Layer And Track (137.066mm,-11.051mm)(139.733mm,-11.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R62-2(137.712mm,-11.813mm) on Top Layer And Track (137.066mm,-12.575mm)(137.066mm,-11.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R62-2(137.712mm,-11.813mm) on Top Layer And Track (137.066mm,-12.575mm)(139.733mm,-12.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R62-2(137.712mm,-11.813mm) on Top Layer And Track (138.209mm,-11.432mm)(138.59mm,-11.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R62-2(137.712mm,-11.813mm) on Top Layer And Track (138.209mm,-12.194mm)(138.59mm,-12.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R63-1(91.383mm,7.231mm) on Top Layer And Track (90.621mm,5.185mm)(90.621mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R63-1(91.383mm,7.231mm) on Top Layer And Track (90.621mm,7.852mm)(92.145mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R63-1(91.383mm,7.231mm) on Top Layer And Track (91.002mm,6.328mm)(91.002mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R63-1(91.383mm,7.231mm) on Top Layer And Track (91.764mm,6.328mm)(91.764mm,6.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R63-1(91.383mm,7.231mm) on Top Layer And Track (92.145mm,5.185mm)(92.145mm,7.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R64-1(69.139mm,-40.204mm) on Top Layer And Track (68.518mm,-39.442mm)(71.185mm,-39.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R64-1(69.139mm,-40.204mm) on Top Layer And Track (68.518mm,-40.966mm)(68.518mm,-39.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R64-1(69.139mm,-40.204mm) on Top Layer And Track (68.518mm,-40.966mm)(71.185mm,-40.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R64-1(69.139mm,-40.204mm) on Top Layer And Track (69.661mm,-39.823mm)(70.042mm,-39.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R64-1(69.139mm,-40.204mm) on Top Layer And Track (69.661mm,-40.585mm)(70.042mm,-40.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R65-2(134.877mm,-59.248mm) on Top Layer And Text "R67" (135.906mm,-58.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R65-2(134.877mm,-59.248mm) on Top Layer And Track (134.115mm,-58.602mm)(135.639mm,-58.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R65-2(134.877mm,-59.248mm) on Top Layer And Track (134.115mm,-61.269mm)(134.115mm,-58.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R65-2(134.877mm,-59.248mm) on Top Layer And Track (134.496mm,-60.126mm)(134.496mm,-59.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R65-2(134.877mm,-59.248mm) on Top Layer And Track (135.258mm,-60.126mm)(135.258mm,-59.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R65-2(134.877mm,-59.248mm) on Top Layer And Track (135.639mm,-61.269mm)(135.639mm,-58.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R66-2(134.899mm,-33.694mm) on Top Layer And Track (134.137mm,-33.048mm)(135.661mm,-33.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R66-2(134.899mm,-33.694mm) on Top Layer And Track (134.137mm,-35.715mm)(134.137mm,-33.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R66-2(134.899mm,-33.694mm) on Top Layer And Track (134.518mm,-34.572mm)(134.518mm,-34.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R66-2(134.899mm,-33.694mm) on Top Layer And Track (135.28mm,-34.572mm)(135.28mm,-34.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R66-2(134.899mm,-33.694mm) on Top Layer And Track (135.661mm,-35.715mm)(135.661mm,-33.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R67-2(134.876mm,-55.613mm) on Top Layer And Text "R69" (136.052mm,-54.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R67-2(134.876mm,-55.613mm) on Top Layer And Track (134.114mm,-54.967mm)(135.638mm,-54.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R67-2(134.876mm,-55.613mm) on Top Layer And Track (134.114mm,-57.634mm)(134.114mm,-54.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R67-2(134.876mm,-55.613mm) on Top Layer And Track (134.495mm,-56.491mm)(134.495mm,-56.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R67-2(134.876mm,-55.613mm) on Top Layer And Track (135.257mm,-56.491mm)(135.257mm,-56.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R67-2(134.876mm,-55.613mm) on Top Layer And Track (135.638mm,-57.634mm)(135.638mm,-54.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R68-1(134.877mm,-38.752mm) on Top Layer And Track (134.115mm,-39.373mm)(134.115mm,-36.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R68-1(134.877mm,-38.752mm) on Top Layer And Track (134.115mm,-39.373mm)(135.639mm,-39.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R68-1(134.877mm,-38.752mm) on Top Layer And Track (134.496mm,-38.23mm)(134.496mm,-37.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R68-1(134.877mm,-38.752mm) on Top Layer And Track (135.258mm,-38.23mm)(135.258mm,-37.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R68-1(134.877mm,-38.752mm) on Top Layer And Track (135.639mm,-39.373mm)(135.639mm,-36.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R68-2(134.877mm,-37.352mm) on Top Layer And Text "R66" (137.369mm,-36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R68-2(134.877mm,-37.352mm) on Top Layer And Track (134.115mm,-36.706mm)(135.639mm,-36.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R68-2(134.877mm,-37.352mm) on Top Layer And Track (134.115mm,-39.373mm)(134.115mm,-36.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R68-2(134.877mm,-37.352mm) on Top Layer And Track (134.496mm,-38.23mm)(134.496mm,-37.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R68-2(134.877mm,-37.352mm) on Top Layer And Track (135.258mm,-38.23mm)(135.258mm,-37.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R68-2(134.877mm,-37.352mm) on Top Layer And Track (135.639mm,-39.373mm)(135.639mm,-36.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R69-1(134.876mm,-53.356mm) on Top Layer And Track (134.114mm,-53.977mm)(134.114mm,-51.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R69-1(134.876mm,-53.356mm) on Top Layer And Track (134.114mm,-53.977mm)(135.638mm,-53.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R69-1(134.876mm,-53.356mm) on Top Layer And Track (134.495mm,-52.834mm)(134.495mm,-52.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R69-1(134.876mm,-53.356mm) on Top Layer And Track (135.257mm,-52.834mm)(135.257mm,-52.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R69-1(134.876mm,-53.356mm) on Top Layer And Track (135.638mm,-53.977mm)(135.638mm,-51.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R69-2(134.876mm,-51.956mm) on Top Layer And Text "R71" (135.574mm,-50.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R69-2(134.876mm,-51.956mm) on Top Layer And Track (134.114mm,-51.31mm)(135.638mm,-51.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R69-2(134.876mm,-51.956mm) on Top Layer And Track (134.114mm,-53.977mm)(134.114mm,-51.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R69-2(134.876mm,-51.956mm) on Top Layer And Track (134.495mm,-52.834mm)(134.495mm,-52.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R69-2(134.876mm,-51.956mm) on Top Layer And Track (135.257mm,-52.834mm)(135.257mm,-52.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R69-2(134.876mm,-51.956mm) on Top Layer And Track (135.638mm,-53.977mm)(135.638mm,-51.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R70-1(134.877mm,-42.41mm) on Top Layer And Track (134.115mm,-43.03mm)(134.115mm,-40.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R70-1(134.877mm,-42.41mm) on Top Layer And Track (134.115mm,-43.03mm)(135.639mm,-43.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R70-1(134.877mm,-42.41mm) on Top Layer And Track (134.496mm,-41.887mm)(134.496mm,-41.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R70-1(134.877mm,-42.41mm) on Top Layer And Track (135.258mm,-41.887mm)(135.258mm,-41.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R70-1(134.877mm,-42.41mm) on Top Layer And Track (135.639mm,-43.03mm)(135.639mm,-40.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-1(123.547mm,7.281mm) on Top Layer And Track (122.785mm,5.235mm)(122.785mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R7-1(123.547mm,7.281mm) on Top Layer And Track (122.785mm,7.902mm)(124.309mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-1(123.547mm,7.281mm) on Top Layer And Track (123.166mm,6.378mm)(123.166mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-1(123.547mm,7.281mm) on Top Layer And Track (123.928mm,6.378mm)(123.928mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-1(123.547mm,7.281mm) on Top Layer And Track (124.309mm,5.235mm)(124.309mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R71-1(134.876mm,-49.698mm) on Top Layer And Track (134.114mm,-50.319mm)(134.114mm,-47.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R71-1(134.876mm,-49.698mm) on Top Layer And Track (134.114mm,-50.319mm)(135.638mm,-50.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R71-1(134.876mm,-49.698mm) on Top Layer And Track (134.495mm,-49.176mm)(134.495mm,-48.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R71-1(134.876mm,-49.698mm) on Top Layer And Track (135.257mm,-49.176mm)(135.257mm,-48.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R71-1(134.876mm,-49.698mm) on Top Layer And Track (135.638mm,-50.319mm)(135.638mm,-47.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-2(123.547mm,5.881mm) on Top Layer And Track (122.785mm,5.235mm)(122.785mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R7-2(123.547mm,5.881mm) on Top Layer And Track (122.785mm,5.235mm)(124.309mm,5.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R7-2(123.547mm,5.881mm) on Top Layer And Track (123.166mm,6.378mm)(123.166mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R7-2(123.547mm,5.881mm) on Top Layer And Track (123.928mm,6.378mm)(123.928mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-2(123.547mm,5.881mm) on Top Layer And Track (124.309mm,5.235mm)(124.309mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R72-1(134.877mm,-46.067mm) on Top Layer And Track (134.115mm,-46.688mm)(134.115mm,-44.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R72-1(134.877mm,-46.067mm) on Top Layer And Track (134.115mm,-46.688mm)(135.639mm,-46.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R72-1(134.877mm,-46.067mm) on Top Layer And Track (134.496mm,-45.545mm)(134.496mm,-45.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R72-1(134.877mm,-46.067mm) on Top Layer And Track (135.258mm,-45.545mm)(135.258mm,-45.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R72-1(134.877mm,-46.067mm) on Top Layer And Track (135.639mm,-46.688mm)(135.639mm,-44.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R72-2(134.877mm,-44.667mm) on Top Layer And Text "R70" (137.597mm,-43.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R72-2(134.877mm,-44.667mm) on Top Layer And Track (134.115mm,-44.021mm)(135.639mm,-44.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R72-2(134.877mm,-44.667mm) on Top Layer And Track (134.115mm,-46.688mm)(134.115mm,-44.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R72-2(134.877mm,-44.667mm) on Top Layer And Track (134.496mm,-45.545mm)(134.496mm,-45.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R72-2(134.877mm,-44.667mm) on Top Layer And Track (135.258mm,-45.545mm)(135.258mm,-45.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R72-2(134.877mm,-44.667mm) on Top Layer And Track (135.639mm,-46.688mm)(135.639mm,-44.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R75-1(66.748mm,-65.474mm) on Bottom Layer And Track (65.986mm,-64.853mm)(67.51mm,-64.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R75-1(66.748mm,-65.474mm) on Bottom Layer And Track (65.986mm,-67.52mm)(65.986mm,-64.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R75-1(66.748mm,-65.474mm) on Bottom Layer And Track (66.367mm,-66.377mm)(66.367mm,-65.996mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R75-1(66.748mm,-65.474mm) on Bottom Layer And Track (67.129mm,-66.377mm)(67.129mm,-65.996mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R79-1(127.308mm,-59.122mm) on Top Layer And Track (126.688mm,-58.36mm)(129.355mm,-58.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R79-1(127.308mm,-59.122mm) on Top Layer And Track (126.688mm,-59.884mm)(126.688mm,-58.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R79-1(127.308mm,-59.122mm) on Top Layer And Track (126.688mm,-59.884mm)(129.355mm,-59.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R79-1(127.308mm,-59.122mm) on Top Layer And Track (127.831mm,-58.741mm)(128.212mm,-58.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R79-1(127.308mm,-59.122mm) on Top Layer And Track (127.831mm,-59.503mm)(128.212mm,-59.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R79-2(128.708mm,-59.122mm) on Top Layer And Track (126.688mm,-58.36mm)(129.355mm,-58.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R79-2(128.708mm,-59.122mm) on Top Layer And Track (126.688mm,-59.884mm)(129.355mm,-59.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R79-2(128.708mm,-59.122mm) on Top Layer And Track (127.831mm,-58.741mm)(128.212mm,-58.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R79-2(128.708mm,-59.122mm) on Top Layer And Track (127.831mm,-59.503mm)(128.212mm,-59.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R79-2(128.708mm,-59.122mm) on Top Layer And Track (129.355mm,-59.884mm)(129.355mm,-58.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R8-2(70.539mm,-7.152mm) on Top Layer And Text "R8" (72.201mm,-7.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R8-2(70.539mm,-7.152mm) on Top Layer And Track (68.518mm,-6.39mm)(71.185mm,-6.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R8-2(70.539mm,-7.152mm) on Top Layer And Track (68.518mm,-7.914mm)(71.185mm,-7.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R8-2(70.539mm,-7.152mm) on Top Layer And Track (69.661mm,-6.771mm)(70.042mm,-6.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R8-2(70.539mm,-7.152mm) on Top Layer And Track (69.661mm,-7.533mm)(70.042mm,-7.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R8-2(70.539mm,-7.152mm) on Top Layer And Track (71.185mm,-7.914mm)(71.185mm,-6.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-1(125.619mm,7.281mm) on Top Layer And Track (124.857mm,5.235mm)(124.857mm,7.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-1(125.619mm,7.281mm) on Top Layer And Track (125.238mm,6.378mm)(125.238mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-1(125.619mm,7.281mm) on Top Layer And Track (126mm,6.378mm)(126mm,6.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-2(78.415mm,-77.876mm) on Top Layer And Track (78.065mm,-76.826mm)(78.065mm,-76.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-2(78.415mm,-77.876mm) on Top Layer And Track (78.065mm,-79.626mm)(78.065mm,-78.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U11-5(70.748mm,-74.023mm) on Top Layer And Text "SW1" (70.587mm,-75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U12-6(116.993mm,-74.97mm) on Top Layer And Track (111.663mm,-77.56mm)(113.193mm,-77.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U12-6(116.993mm,-74.97mm) on Top Layer And Track (120.793mm,-77.56mm)(122.323mm,-77.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
Rule Violations :496

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "R68" (137.427mm,-39.789mm) on Top Overlay And Track (134.115mm,-39.373mm)(135.639mm,-39.373mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R68" (137.427mm,-39.789mm) on Top Overlay And Track (134.115mm,-40.363mm)(135.639mm,-40.363mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01