#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  8 11:03:38 2020
# Process ID: 1652
# Current directory: E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10960 E:\University\4course\SystemOnTheChip\Labs\3\SoC_Lab3\integration\lab_1.xpr
# Log file: E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/vivado.log
# Journal file: E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/accelerator/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 878.715 ; gain = 268.684
update_compile_order -fileset sources_1
open_bd_design {E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:hls:log2:1.0 - log2_0
Successfully read diagram <design_1> from BD file <E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.438 ; gain = 18.379
set_property location {1 197 64} [get_bd_cells mdm_1]
set_property location {1 202 214} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {1 182 536} [get_bd_cells clk_wiz_1]
set_property location {1 190 686} [get_bd_cells clk_wiz_1]
set_property location {1 219 463} [get_bd_cells axi_interconnect_0]
set_property location {1 207 497} [get_bd_cells axi_interconnect_0]
set_property location {1 204 519} [get_bd_cells axi_interconnect_0]
set_property location {2 734 257} [get_bd_cells axi_gpio_0]
set_property location {2 687 381} [get_bd_cells axi_gpio_0]
set_property location {2 687 501} [get_bd_cells axi_uartlite_0]
set_property location {2 679 521} [get_bd_cells axi_uartlite_0]
set_property location {2 716 658} [get_bd_cells log2_0]
set_property location {2 679 261} [get_bd_cells microblaze_0_local_memory]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  8 13:32:21 2020...
