Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to /home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: captura_datos_downsampler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" into library work
Parsing module <captura_datos_downsampler>.
WARNING:HDLCompiler:1335 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 33: Port DP_RAM_data_in must not be declared to be an array
ERROR:HDLCompiler:698 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 45: Part-select of memory color is not allowed
ERROR:HDLCompiler:1373 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 45: Unpacked value/target cannot be used in assignment
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 48: Procedural assignment to a non-register DP_RAM_data_in is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:255 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 48: Cannot assign to memory DP_RAM_data_in directly
ERROR:HDLCompiler:698 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 48: Part-select of memory color is not allowed
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 48: Procedural assignment to a non-register DP_RAM_data_in is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1373 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 48: Unpacked value/target cannot be used in assignment
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 49: Procedural assignment to a non-register DP_RAM_regW is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 49: Procedural assignment to a non-register DP_RAM_regW is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 53: Procedural assignment to a non-register DP_RAM_data_in is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:255 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 53: Cannot assign to memory DP_RAM_data_in directly
ERROR:HDLCompiler:698 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 53: Part-select of memory DP_RAM_data_in is not allowed
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 53: Procedural assignment to a non-register DP_RAM_data_in is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1373 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 53: Unpacked value/target cannot be used in assignment
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 54: Procedural assignment to a non-register DP_RAM_regW is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 54: Procedural assignment to a non-register DP_RAM_regW is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:598 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 21: Module <captura_datos_downsampler> ignored due to previous errors.
Verilog file /home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v ignored due to errors
--> 


Total memory usage is 342420 kilobytes

Number of errors   :   17 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

