{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550380282673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550380282673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 00:11:22 2019 " "Processing started: Sun Feb 17 00:11:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550380282673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550380282673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arena_Lab1Part1 -c Arena_Lab1Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arena_Lab1Part1 -c Arena_Lab1Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550380282673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550380283523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_lab1part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_lab1part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Lab1Part1-Arena_Arch_Lab1Part1 " "Found design unit 1: Arena_Lab1Part1-Arena_Arch_Lab1Part1" {  } { { "Arena_Lab1Part1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1Part1/Arena_Lab1Part1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550380284343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Lab1Part1 " "Found entity 1: Arena_Lab1Part1" {  } { { "Arena_Lab1Part1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1Part1/Arena_Lab1Part1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550380284343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550380284343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_simplecircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_simplecircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_simpleCircuit " "Found entity 1: Arena_simpleCircuit" {  } { { "Arena_simpleCircuit.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1Part1/Arena_simpleCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550380284353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550380284353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_lab1part1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_lab1part1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Lab1Part1_tb-Arena_Arch_Lab1Part1_tb " "Found design unit 1: Arena_Lab1Part1_tb-Arena_Arch_Lab1Part1_tb" {  } { { "Arena_Lab1Part1_tb.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1Part1/Arena_Lab1Part1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550380284353 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Lab1Part1_tb " "Found entity 1: Arena_Lab1Part1_tb" {  } { { "Arena_Lab1Part1_tb.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1Part1/Arena_Lab1Part1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550380284353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550380284353 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Arena_Sum Arena_Lab1Part1_tb.vhd(29) " "VHDL error at Arena_Lab1Part1_tb.vhd(29): object \"Arena_Sum\" is used but not declared" {  } { { "Arena_Lab1Part1_tb.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1Part1/Arena_Lab1Part1_tb.vhd" 29 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1550380284363 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550380284693 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 17 00:11:24 2019 " "Processing ended: Sun Feb 17 00:11:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550380284693 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550380284693 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550380284693 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550380284693 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550380285353 ""}
