 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:53:34 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40

Information: Percent of Arnoldi-based delays = 95.98% on scenario func1_bst

  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_14_/CK (DFFHQX8MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (906.21,635.90)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_14_/Q (DFFHQX8MTR)      0.0383                         0.0683 @   0.8183 r    (914.58,635.96)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[14] (net)     5   0.0174                                   0.0000     0.8183 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U700/A (NAND2X1MTR)   0.0000    0.0383    0.0000               0.0003 @   0.8186 r    (906.52,660.07)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/U700/Y (NAND2X1MTR)             0.0527                         0.0406 @   0.8592 f    (906.44,659.96)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/n818 (net)     2   0.0036                                      0.0000     0.8592 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U685/A (NAND2X1MTR)   0.0000    0.0527    0.0000               0.0000 @   0.8593 f    (902.10,663.27)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/U685/Y (NAND2X1MTR)             0.0710                         0.0530 @   0.9122 r    (902.18,663.16)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1249 (net)     1   0.0073                                     0.0000     0.9122 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_1)     0.0000     0.9122 r    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/EN (net)   0.0073                             0.0000     0.9122 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.0710   0.0000   0.0002 @   0.9124 r (852.11,655.03)   d u            1.32
  data arrival time                                                                                                   0.9124                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch/CK (TLATNTSCAX2MTR)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9124                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0150                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_m_reg_23_/CK (DFFHQNX4MTR)   0.0000   0.7000   0.0000     0.0000     0.7500 r    (496.92,685.57)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_m_reg_23_/QN (DFFHQNX4MTR)   0.0501                       0.1137 @   0.8637 f    (492.76,685.64)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1190 (net)     3   0.0235                                  0.0000     0.8637 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_cpts159/A (INVX20MTR)   0.0000   0.0501   0.0000        0.0009 @   0.8646 f    (490.45,682.48)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_cpts159/Y (INVX20MTR)    0.0622                         0.0403 @   0.9049 r    (489.28,682.46)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n216 (net)    27   0.0733                                   0.0000     0.9049 r    [0.04,0.07]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U493/A0 (OAI21X1MTR)   0.0000   0.0622   0.0000             0.0001 @   0.9050 r    (494.06,679.26)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U493/Y (OAI21X1MTR)          0.0523                         0.0482 @   0.9532 f    (493.67,679.19)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n652 (net)     3   0.0036                                   0.0000     0.9532 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5)   0.0000   0.9532 f (netlink)                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/EN (net)   0.0036                          0.0000     0.9532 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0523   0.0000   0.0000 @   0.9532 f (491.71,680.63) d u           1.32
  data arrival time                                                                                                   0.9532                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/latch/CK (TLATNTSCAX2MTR)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0311     0.9561                                            
  data required time                                                                                                  0.9561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9561                                            
  data arrival time                                                                                                  -0.9532                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0028                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_14_/CK (DFFHQX8MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (767.81,292.12)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_14_/Q (DFFHQX8MTR)      0.0301                         0.0635 @   0.8135 r    (759.45,292.06)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m[14] (net)     5   0.0125                                   0.0000     0.8135 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U702/A (NAND2X1MTR)   0.0000    0.0301    0.0000               0.0002 @   0.8137 r    (701.32,290.35)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/U702/Y (NAND2X1MTR)             0.0949                         0.0621 @   0.8758 f    (701.24,290.46)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/n822 (net)     2   0.0073                                      0.0000     0.8758 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U676/A (NAND2X1MTR)   0.0000    0.0949   -0.0111              -0.0110 @   0.8648 f    (668.11,287.15)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/U676/Y (NAND2X1MTR)             0.0670                         0.0626 @   0.9274 r    (668.04,287.26)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1251 (net)     1   0.0068                                     0.0000     0.9274 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_1)     0.0000     0.9274 r    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/EN (net)   0.0068                             0.0000     0.9274 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.0670   0.0000   0.0002 @   0.9276 r (662.71,335.03)   d u            1.32
  data arrival time                                                                                                   0.9276                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch/CK (TLATNTSCAX2MTR)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9276                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0002                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000       0.0000     0.7500 r    (1210.48,346.48)       d i            1.32
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/Q (DFFRQX1MTR)    0.1253                         0.1749 @   0.9249 r    (1214.49,346.41)       d              1.32
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[2] (net)     9   0.0138                                 0.0000     0.9249 r    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U111/B (NAND2X1MTR)      0.0000    0.1253   -0.0004               0.0004 @   0.9253 r    (1205.56,360.68)                      1.32
  khu_sensor_top/uart_controller/uart_tx/U111/Y (NAND2X1MTR)                0.0276                         0.0379 @   0.9632 f    (1205.24,360.86)                      1.32
  khu_sensor_top/uart_controller/uart_tx/n135 (net)     1   0.0014                                         0.0000     0.9632 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_1)      0.0000     0.9632 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (net)   0.0014                        0.0000     0.9632 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0276   0.0000   0.0000 @   0.9632 f (1201.11,360.63) d u        1.32
  data arrival time                                                                                                   0.9632                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0343     0.9593                                            
  data required time                                                                                                  0.9593                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9593                                            
  data arrival time                                                                                                  -0.9632                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0039                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_m_reg_23_/CK (DFFSX1MTR)   0.0000   0.7000   0.0000     0.0000     0.7500 r    (474.89,840.73)                       1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_m_reg_23_/QN (DFFSX1MTR)   0.0528                       0.1371 @   0.8871 r    (472.42,840.77)                       1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n707 (net)     3   0.0046                                 0.0000     0.8871 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U336/A0 (AO21X1MTR)   0.0000   0.0528  -0.0005           -0.0004 @   0.8867 r    (472.71,837.58)                       1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U336/Y (AO21X1MTR)         0.0344                         0.0508 @   0.9375 r    (471.73,837.65)                       1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1494 (net)     1   0.0029                                0.0000     0.9375 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4)   0.0000   0.9375 r (netlink)                          
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/EN (net)   0.0029                        0.0000     0.9375 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0344   0.0000   0.0000 @   0.9376 r (460.91,829.79) d u         1.32
  data arrival time                                                                                                   0.9376                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9376                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0102                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_m_reg_23_/CK (DFFSX1MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (438.29,471.29)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_m_reg_23_/QN (DFFSX1MTR)     0.0496                         0.1352 @   0.8852 r    (435.82,471.25)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n695 (net)     3   0.0042                                     0.0000     0.8852 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U289/A0 (AO21X1MTR)   0.0000   0.0496    0.0000               0.0000 @   0.8852 r    (440.11,469.58)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U289/Y (AO21X1MTR)             0.0423                         0.0546 @   0.9399 r    (441.08,469.65)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1450 (net)     1   0.0039                                    0.0000     0.9399 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4)   0.0000   0.9399 r  (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/EN (net)   0.0039                            0.0000     0.9399 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0423   0.0000   0.0001 @   0.9399 r (442.91,442.59)  d u            1.32
  data arrival time                                                                                                   0.9399                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/latch/CK (TLATNTSCAX2MTR)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9399                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0125                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000       0.0000     0.7500 r    (1168.88,517.54)       d i            1.32
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_/Q (DFFRQX1MTR)    0.0948                         0.1589 @   0.9089 r    (1172.89,517.61)       d              1.32
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[1] (net)     7   0.0102                                 0.0000     0.9089 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/U88/A0 (OAI2B1X1MTR)     0.0000    0.0948    0.0000               0.0004 @   0.9093 r    (1181.24,517.63)                      1.32
  khu_sensor_top/uart_controller/uart_rx/U88/Y (OAI2B1X1MTR)                0.0634                         0.0590 @   0.9684 f    (1180.86,517.69)                      1.32
  khu_sensor_top/uart_controller/uart_rx/n88 (net)     1   0.0044                                          0.0000     0.9684 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_rx_0)      0.0000     0.9684 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (net)   0.0044                        0.0000     0.9684 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0634   0.0000   0.0001 @   0.9685 f (1147.91,516.19) d u        1.32
  data arrival time                                                                                                   0.9685                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0296     0.9546                                            
  data required time                                                                                                  0.9546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9546                                            
  data arrival time                                                                                                  -0.9685                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0139                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/CK (DFFHQX2MTR)   0.0000   0.7000   0.0000     0.0000     0.7500 r    (1148.10,807.18)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/Q (DFFHQX2MTR)   0.0329                        0.0828 @   0.8328 r    (1152.69,807.22)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_2/sum[26] (net)     2   0.0030                               0.0000     0.8328 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U118/A0 (AO22X1MTR)   0.0000   0.0329   0.0000             0.0000 @   0.8328 r    (1153.44,797.71)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U118/Y (AO22X1MTR)          0.0380                         0.0470 @   0.8799 r    (1154.30,797.61)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n939 (net)     2   0.0034                                  0.0000     0.8799 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U357/C (OR3X1MTR)   0.0000   0.0380   0.0000               0.0000 @   0.8799 r    (1161.80,797.60)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U357/Y (OR3X1MTR)           0.0645                         0.0641 @   0.9440 r    (1162.29,797.71)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1158 (net)     1   0.0069                                 0.0000     0.9440 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_6)   0.0000   0.9440 r  (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/EN (net)   0.0069                       0.0000     0.9440 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0645  -0.0003  -0.0001 @   0.9439 r (1191.31,768.99) d u       1.32
  data arrival time                                                                                                   0.9439                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/latch/CK (TLATNTSCAX2MTR)               0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9439                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0165                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000       0.0000     0.7500 r    (1180.88,349.68)                      1.32
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/Q (DFFRQX1MTR)    0.0468                         0.1522 @   0.9022 f    (1184.89,349.61)                      1.32
  khu_sensor_top/uart_controller/r_uart_data_tx_valid (net)     3   0.0050                                 0.0000     0.9022 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_DV (uart_tx)                                                 0.0000     0.9022 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_DV (net)   0.0050                                            0.0000     0.9022 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U30/B (AND2X1MTR)        0.0000    0.0468    0.0000               0.0000 @   0.9023 f    (1191.47,346.41)                      1.32
  khu_sensor_top/uart_controller/uart_tx/U30/Y (AND2X1MTR)                  0.0472                         0.0711 @   0.9734 f    (1190.94,346.51)                      1.32
  khu_sensor_top/uart_controller/uart_tx/n81 (net)     1   0.0055                                          0.0000     0.9734 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_0)      0.0000     0.9734 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/EN (net)   0.0055                        0.0000     0.9734 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.0472   0.0000   0.0002 @   0.9736 f (1147.71,344.63) d u        1.32
  data arrival time                                                                                                   0.9736                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0317     0.9567                                            
  data required time                                                                                                  0.9567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9567                                            
  data arrival time                                                                                                  -0.9736                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0168                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (DFFSQX2MTR)   0.0000   0.7000    0.0000               0.0000     0.7500 r    (1075.89,565.52)       d i            1.32
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/Q (DFFSQX2MTR)             0.1122                         0.1860 @   0.9360 r    (1073.32,565.57)       d              1.32
  khu_sensor_top/sensor_core/r_mpr_pstate[4] (net)     8   0.0146                                          0.0000     0.9360 r    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U156/A (NAND2X1MTR)                  0.0000    0.1122    0.0000               0.0012 @   0.9372 r    (1097.91,535.27)                      1.32
  khu_sensor_top/sensor_core/U156/Y (NAND2X1MTR)                            0.0381                         0.0390 @   0.9762 f    (1097.98,535.16)                      1.32
  khu_sensor_top/sensor_core/n461 (net)         1       0.0018                                             0.0000     0.9762 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_22)     0.0000     0.9762 f    (netlink)                             
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/EN (net)   0.0018                            0.0000     0.9762 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0381   0.0000   0.0000 @   0.9762 f (1102.51,532.19) d u            1.32
  data arrival time                                                                                                   0.9762                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/latch/CK (TLATNTSCAX2MTR)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0329     0.9579                                            
  data required time                                                                                                  0.9579                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9579                                            
  data arrival time                                                                                                  -0.9762                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0183                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_23_/CK (DFFSX1MTR)   0.0000   0.7000   0.0000       0.0000     0.7500 r    (493.09,695.29)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_23_/QN (DFFSX1MTR)   0.0530                         0.1373 @   0.8873 r    (490.61,695.25)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n701 (net)     3   0.0047                                   0.0000     0.8873 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U300/A0 (AO21X1MTR)   0.0000   0.0530   0.0000              0.0000 @   0.8873 r    (492.91,706.38)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U300/Y (AO21X1MTR)           0.0631                         0.0666 @   0.9540 r    (493.89,706.45)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1473 (net)     1   0.0065                                  0.0000     0.9540 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4)   0.0000   0.9540 r (netlink)                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/EN (net)   0.0065                          0.0000     0.9540 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0631   0.0000   0.0003 @   0.9543 r (528.11,728.63) d u           1.32
  data arrival time                                                                                                   0.9543                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/latch/CK (TLATNTSCAX2MTR)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9543                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0269                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.0000   0.7500 r (956.88,187.94)                       1.32
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (DFFRQX1MTR)   0.0645                 0.1428 @   0.8928 r    (960.89,188.01)                       1.32
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0066                        0.0000     0.8928 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U49/AN (NAND2BX1MTR)   0.0000   0.0645   0.0000             0.0001 @   0.8929 r    (985.30,207.26)                       1.32
  khu_sensor_top/ads1292_controller/spi_master/U49/Y (NAND2BX1MTR)          0.0736                         0.0618 @   0.9548 r    (985.96,207.26)                       1.32
  khu_sensor_top/ads1292_controller/spi_master/n130 (net)     1   0.0075                                   0.0000     0.9548 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.0000   0.9548 r  (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0075                    0.0000     0.9548 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0736   0.0000   0.0003 @   0.9551 r (1005.51,250.59) d u    1.32
  data arrival time                                                                                                   0.9551                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (TLATNTSCAX2MTR)            0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0025     0.9275                                            
  data required time                                                                                                  0.9275                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9275                                            
  data arrival time                                                                                                  -0.9551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0276                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_48_/CK (DFFHQX2MTR)   0.0000   0.7000   0.0000   0.0000    0.7500 r    (489.70,264.84)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_48_/Q (DFFHQX2MTR)   0.0367                     0.0851 @   0.8351 r    (494.29,264.80)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product[48] (net)     1   0.0036                            0.0000     0.8351 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U466/B0 (AOI22X1MTR)   0.0000   0.0367   0.0000             0.0001 @   0.8351 r    (515.51,268.01)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U466/Y (AOI22X1MTR)          0.0411                         0.0400 @   0.8752 f    (515.94,268.02)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n933 (net)     2   0.0026                                   0.0000     0.8752 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U462/A (NAND2X1MTR)   0.0000   0.0411   0.0000              0.0000 @   0.8752 f    (519.11,267.95)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U462/Y (NAND2X1MTR)          0.0331                         0.0298 @   0.9050 r    (519.04,268.06)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1020 (net)     2   0.0027                                  0.0000     0.9050 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U431/A (INVX1MTR)   0.0000   0.0331    0.0000               0.0000 @   0.9050 r    (522.07,267.89)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U431/Y (INVX1MTR)            0.0189                         0.0176 @   0.9226 f    (522.28,267.92)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n931 (net)     1   0.0013                                   0.0000     0.9226 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U430/C0 (OAI211X1MTR)   0.0000   0.0189   0.0000            0.0000 @   0.9226 f    (521.58,266.42)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U430/Y (OAI211X1MTR)         0.0549                         0.0351 @   0.9577 r    (521.90,266.27)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1019 (net)     1   0.0049                                  0.0000     0.9577 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6)   0.0000   0.9577 r (netlink)                         
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/EN (net)   0.0049                       0.0000     0.9577 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0549   0.0000   0.0001 @   0.9579 r (530.11,235.83) d u        1.32
  data arrival time                                                                                                   0.9579                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/latch/CK (TLATNTSCAX2MTR)               0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0025     0.9275                                            
  data required time                                                                                                  0.9275                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9275                                            
  data arrival time                                                                                                  -0.9579                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0303                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_counter_reg_3_/CK (DFFRQX1MTR)   0.0000   0.7000   -0.0106               0.0000     0.7500 r    (841.68,431.14)                       1.32
  khu_sensor_top/ads1292_filter/r_counter_reg_3_/Q (DFFRQX1MTR)             0.0413                         0.1298 @   0.8798 r    (845.69,431.21)                       1.32
  khu_sensor_top/ads1292_filter/r_counter[3] (net)     2   0.0037                                          0.0000     0.8798 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/U261/B (OR4X1MTR)                 0.0000    0.0413    0.0000               0.0000 @   0.8798 r    (852.10,434.41)                       1.32
  khu_sensor_top/ads1292_filter/U261/Y (OR4X1MTR)                           0.0449                         0.0499 @   0.9297 r    (853.09,434.39)                       1.32
  khu_sensor_top/ads1292_filter/n67 (net)       2       0.0044                                             0.0000     0.9297 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/U38/A0 (OAI21X1MTR)               0.0000    0.0449    0.0000               0.0000 @   0.9298 r    (855.06,447.16)                       1.32
  khu_sensor_top/ads1292_filter/U38/Y (OAI21X1MTR)                          0.0709                         0.0557 @   0.9854 f    (854.67,447.23)                       1.32
  khu_sensor_top/ads1292_filter/n83 (net)       1       0.0053                                             0.0000     0.9854 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.0000   0.9854 f (netlink)                             
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0053                       0.0000     0.9854 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0709   0.0000   0.0002 @   0.9856 f (811.71,447.03) d u        1.32
  data arrival time                                                                                                   0.9856                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (TLATNTSCAX2MTR)               0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0287     0.9537                                            
  data required time                                                                                                  0.9537                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9537                                            
  data arrival time                                                                                                  -0.9856                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0319                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_23_/CK (DFFSX1MTR)   0.0000   0.7000   0.0000     0.0000     0.7500 r    (740.13,1154.33)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_23_/QN (DFFSX1MTR)   0.0533                       0.1375 @   0.8875 r    (742.60,1154.37)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n702 (net)     3   0.0047                                 0.0000     0.8875 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U302/A0 (AO21X1MTR)   0.0000   0.0533   0.0000            0.0000 @   0.8875 r    (741.51,1140.04)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U302/Y (AO21X1MTR)         0.0746                         0.0729 @   0.9604 r    (740.53,1139.97)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1477 (net)     1   0.0079                                0.0000     0.9604 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4)   0.0000   0.9604 r (netlink)                          
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/EN (net)   0.0079                        0.0000     0.9604 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0746   0.0000   0.0004 @   0.9608 r (707.71,1104.99) d u        1.32
  data arrival time                                                                                                   0.9608                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9608                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0333                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m_reg_23_/CK (DFFSX1MTR)   0.0000   0.7000   0.0000     0.0000     0.7500 r    (516.69,1172.09)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m_reg_23_/QN (DFFSX1MTR)   0.0576                       0.1400 @   0.8900 r    (514.22,1172.05)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n705 (net)     3   0.0052                                 0.0000     0.8900 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U339/A0 (AO21X1MTR)   0.0000   0.0576  -0.0006           -0.0006 @   0.8895 r    (520.71,1157.58)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U339/Y (AO21X1MTR)         0.1037                         0.0889 @   0.9784 r    (519.73,1157.65)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1491 (net)     1   0.0113                                0.0000     0.9784 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4)   0.0000   0.9784 r (netlink)                          
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/EN (net)   0.0113                        0.0000     0.9784 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1037  -0.0101  -0.0094 @   0.9690 r (520.11,1064.63) d u        1.32
  data arrival time                                                                                                   0.9690                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0025     0.9275                                            
  data required time                                                                                                  0.9275                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9275                                            
  data arrival time                                                                                                  -0.9690                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0415                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_hpf_x_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_hpf_x_valid_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000           0.0000     0.7500 r    (822.54,469.54)                       1.32
  khu_sensor_top/ads1292_filter/r_iir_hpf_x_valid_reg/Q (DFFRQX1MTR)        0.0360                         0.1449 @   0.8949 f    (818.53,469.61)                       1.32
  khu_sensor_top/ads1292_filter/r_iir_hpf_x_valid (net)     2   0.0033                                     0.0000     0.8949 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/i_X_DATA_VALID (iir_hpf)                                           0.0000     0.8949 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/i_X_DATA_VALID (net)   0.0033                                      0.0000     0.8949 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U428/A (NAND2X1MTR)       0.0000    0.0360    0.0000               0.0000 @   0.8949 f    (813.32,471.27)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/U428/Y (NAND2X1MTR)                 0.0680                         0.0466 @   0.9415 r    (813.24,471.16)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/n2 (net)     2   0.0069                                            0.0000     0.9415 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U427/A (INVX1MTR)         0.0000    0.0680    0.0000               0.0002 @   0.9417 r    (765.15,471.33)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/U427/Y (INVX1MTR)                   0.0712                         0.0578 @   0.9995 f    (764.94,471.30)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/n1 (net)     3   0.0091                                            0.0000     0.9995 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_0)          0.0000     0.9995 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/EN (net)   0.0091                            0.0000     0.9995 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0712   0.0000   0.0002 @   0.9997 f (746.31,445.79)  d u            1.32
  data arrival time                                                                                                   0.9997                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch/CK (TLATNTSCAX2MTR)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0286     0.9536                                            
  data required time                                                                                                  0.9536                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9536                                            
  data arrival time                                                                                                  -0.9997                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0461                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_64_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000        0.0000     0.7500 r    (738.14,592.88)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_64_/Q (DFFRQX1MTR)     0.0706                         0.1462 @   0.8962 r    (734.13,592.81)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[64] (net)     2   0.0073                                  0.0000     0.8962 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U325/A1 (AO21X1MTR)       0.0000    0.0706    0.0000               0.0002 @   0.8964 r    (736.06,642.33)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/U325/Y (AO21X1MTR)                  0.0778                         0.0785 @   0.9749 r    (737.28,642.45)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/n1057 (net)     1   0.0083                                         0.0000     0.9749 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_3)           0.0000     0.9749 r    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/EN (net)   0.0083                             0.0000     0.9749 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0778   0.0000   0.0004 @   0.9753 r (798.51,650.59)   d u            1.32
  data arrival time                                                                                                   0.9753                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/CK (TLATNTSCAX2MTR)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0024     0.9274                                            
  data required time                                                                                                  0.9274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9274                                            
  data arrival time                                                                                                  -0.9753                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0478                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000        0.0000     0.7500 r    (932.79,685.71)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/QN (DFFTRX1MTR)    0.1718                         0.1893 @   0.9393 r    (930.07,685.66)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/n110 (net)    13   0.0192                                      0.0000     0.9393 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U207/A0 (OAI2B1X1MTR)   0.0000   0.1715   0.0000               0.0003 @   0.9396 r    (932.24,690.43)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/U207/Y (OAI2B1X1MTR)            0.0434                         0.0662 @   1.0057 f    (931.86,690.49)                       1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1116 (net)     1   0.0039                                     0.0000     1.0057 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_10)    0.0000     1.0057 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/EN (net)   0.0039                             0.0000     1.0057 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0434   0.0000   0.0001 @   1.0058 f (908.71,696.63)   d u            1.32
  data arrival time                                                                                                   1.0058                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/latch/CK (TLATNTSCAX2MTR)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0322     0.9572                                            
  data required time                                                                                                  0.9572                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9572                                            
  data arrival time                                                                                                  -1.0058                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0486                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_m_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_m_reg_14_/CK (DFFHQX4MTR)   0.0000   0.7000   0.0000     0.0000     0.7500 r    (975.71,1034.44)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_m_reg_14_/Q (DFFHQX4MTR)   0.0548                        0.1287 @   0.8787 f    (982.00,1034.35)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_m[14] (net)     5   0.0223                               0.0000     0.8787 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U698/A (NAND2X1MTR)   0.0000   0.0548   0.0000             0.0004 @   0.8791 f    (1070.51,1003.95)                     1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U698/Y (NAND2X1MTR)         0.0556                         0.0452 @   0.9243 r    (1070.58,1004.06)                     1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n818 (net)     2   0.0054                                  0.0000     0.9243 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U680/A (NAND2X1MTR)   0.0000   0.0556   0.0000             0.0001 @   0.9244 r    (1075.11,981.55)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U680/Y (NAND2X1MTR)         0.1069                         0.0750 @   0.9994 f    (1075.04,981.66)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1249 (net)     1   0.0084                                 0.0000     0.9994 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_1)   0.0000   0.9994 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/EN (net)   0.0084                         0.0000     0.9994 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.1069   0.0000   0.0002 @   0.9996 f (1040.71,949.43) d u         1.32
  data arrival time                                                                                                   0.9996                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch/CK (TLATNTSCAX2MTR)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0240     0.9490                                            
  data required time                                                                                                  0.9490                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9490                                            
  data arrival time                                                                                                  -0.9996                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0506                                            


  Startpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRHQX8MTR)    0.0000    0.7000    0.0000               0.0000     0.7500 r    (1109.61,589.58)       d              1.32
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q (DFFRHQX8MTR)               0.0000                         0.0803     0.8303 r    (1099.47,589.68)       d i            1.32
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (net)     2   0.0000                                             0.0000     0.8303 r    [0.00,0.00]            d i            
  khu_sensor_top/divider_by_2/CTS_funccts_wst_CLKINVX8MTR_G3IP1/A (INVX2MTR)   0.0000   0.0000   0.0000    0.0000     0.8303 r    (1101.05,591.14)       d i            1.32
  khu_sensor_top/divider_by_2/CTS_funccts_wst_CLKINVX8MTR_G3IP1/Y (INVX2MTR)   0.0000                      0.0000     0.8303 f    (1101.28,591.17)       d i            1.32
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP1 (net)     1   0.0000                                       0.0000     0.8303 f    [0.00,0.00]            d i            
  khu_sensor_top/divider_by_2/CTS_funccts_wst_CLKINVX8MTR_G3IP/A (INVX2MTR)   0.0000   0.0000   0.0000     0.0000     0.8303 f    (1102.05,591.14)       d i            1.32
  khu_sensor_top/divider_by_2/CTS_funccts_wst_CLKINVX8MTR_G3IP/Y (INVX2MTR)   0.0000                       0.0000     0.8303 r    (1102.28,591.17)       d i            1.32
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP (net)     1   0.0000                                        0.0000     0.8303 r    [0.00,0.00]            d i            
  khu_sensor_top/divider_by_2/U3/A (INVX1MTR)                     0.0000    0.0000    0.0000               0.0000     0.8303 r    (1105.67,587.89)       d i            1.32
  khu_sensor_top/divider_by_2/U3/Y (INVX1MTR)                               0.0000                         0.0000     0.8303 f    (1105.88,587.92)       d i            1.32
  khu_sensor_top/divider_by_2/N1 (net)          1       0.0000                                             0.0000     0.8303 f    [0.00,0.00]            d i            
  khu_sensor_top/divider_by_2/icc_cpts1/A (BUFX2MTR)              0.0000    0.0000    0.0000               0.0000     0.8303 f    (1109.44,591.31)       d i            1.32
  khu_sensor_top/divider_by_2/icc_cpts1/Y (BUFX2MTR)                        0.0000                         0.0000     0.8303 f    (1109.89,591.16)       d i            1.32
  khu_sensor_top/divider_by_2/n1 (net)          1       0.0000                                             0.0000     0.8303 f    [0.00,0.00]            d i            
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/D (DFFRHQX8MTR)     0.0000    0.0000    0.0000               0.0000     0.8303 f    (1107.80,589.71)       d i            1.32
  data arrival time                                                                                                   0.8303                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRHQX8MTR)                                             0.0000     0.8150 r                                          
  library hold time                                                                                        0.0785     0.8935                                            
  data required time                                                                                                  0.8935                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.8935                                            
  data arrival time                                                                                                  -0.8303                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0633                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_14_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (760.08,362.48)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_14_/Q (DFFRQX1MTR)      0.0259                         0.1367 @   0.8867 f    (764.09,362.41)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B[14] (net)     1   0.0017                                   0.0000     0.8867 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[14] (float_adder_0)                                        0.0000     0.8867 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[14] (net)   0.0017                                         0.0000     0.8867 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_14_/D (DFFQX1MTR)   0.0000   0.0259   0.0000             0.0000 @   0.8867 f    (764.13,354.28)                       1.32
  data arrival time                                                                                                   0.8867                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_14_/CK (DFFQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.1068     0.9218                                            
  data required time                                                                                                  0.9218                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9218                                            
  data arrival time                                                                                                  -0.8867                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0351                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (934.28,250.48)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_/Q (DFFRQX1MTR)   0.0268                         0.1375 @   0.8875 f    (938.29,250.41)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[21] (net)     1   0.0018                                0.0000     0.8875 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_21_/D (DFFQX1MTR)   0.0000   0.0268   0.0000    0.0000 @   0.8875 f    (938.13,260.14)                       1.32
  data arrival time                                                                                                   0.8875                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_21_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1067     0.9217                                            
  data required time                                                                                                  0.9217                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9217                                            
  data arrival time                                                                                                  -0.8875                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0342                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (951.94,239.14)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/Q (DFFRQX1MTR)   0.0271                         0.1377 @   0.8877 f    (947.93,239.21)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[17] (net)     1   0.0019                                0.0000     0.8877 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_/D (DFFQX1MTR)   0.0000   0.0271   0.0000    0.0000 @   0.8877 f    (949.13,231.34)                       1.32
  data arrival time                                                                                                   0.8877                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1067     0.9217                                            
  data required time                                                                                                  0.9217                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9217                                            
  data arrival time                                                                                                  -0.8877                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0340                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (933.74,218.48)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_/Q (DFFRQX1MTR)   0.0278                         0.1383 @   0.8883 f    (929.73,218.41)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[16] (net)     1   0.0020                                0.0000     0.8883 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_/D (DFFQX1MTR)   0.0000   0.0278   0.0000    0.0000 @   0.8884 f    (926.69,226.28)                       1.32
  data arrival time                                                                                                   0.8884                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1066     0.9216                                            
  data required time                                                                                                  0.9216                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9216                                            
  data arrival time                                                                                                  -0.8884                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0332                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (928.28,258.34)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_/Q (DFFRQX1MTR)   0.0281                         0.1386 @   0.8886 f    (932.29,258.41)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[18] (net)     1   0.0021                                0.0000     0.8886 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_18_/D (DFFQX1MTR)   0.0000   0.0281   0.0000    0.0000 @   0.8886 f    (934.53,266.54)                       1.32
  data arrival time                                                                                                   0.8886                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_18_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1066     0.9216                                            
  data required time                                                                                                  0.9216                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9216                                            
  data arrival time                                                                                                  -0.8886                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0330                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (984.54,260.08)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_/Q (DFFRQX1MTR)   0.0285                         0.1389 @   0.8889 f    (980.53,260.01)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[19] (net)     1   0.0021                                0.0000     0.8889 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_19_/D (DFFQX1MTR)   0.0000   0.0285   0.0000    0.0000 @   0.8889 f    (982.73,269.74)                       1.32
  data arrival time                                                                                                   0.8889                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_19_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1065     0.9215                                            
  data required time                                                                                                  0.9215                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9215                                            
  data arrival time                                                                                                  -0.8889                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0326                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (622.08,359.28)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_2_/Q (DFFRQX1MTR)       0.0307                         0.1407 @   0.8907 f    (626.09,359.21)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[2] (net)     1   0.0025                                    0.0000     0.8907 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[2] (float_adder_0)                                         0.0000     0.8907 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[2] (net)   0.0025                                          0.0000     0.8907 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_2_/D (DFFQX1MTR)   0.0000   0.0307   0.0000              0.0000 @   0.8908 f    (629.93,347.88)                       1.32
  data arrival time                                                                                                   0.8908                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_2_/CK (DFFQX1MTR)                                        0.0000     0.8150 r                                          
  library hold time                                                                                        0.1063     0.9213                                            
  data required time                                                                                                  0.9213                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9213                                            
  data arrival time                                                                                                  -0.8908                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0305                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (689.28,367.14)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_/Q (DFFRQX1MTR)      0.0315                         0.1414 @   0.8914 f    (693.29,367.21)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B[31] (net)     1   0.0026                                   0.0000     0.8914 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[31] (float_adder_0)                                        0.0000     0.8914 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[31] (net)   0.0026                                         0.0000     0.8914 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_31_/D (DFFQX1MTR)   0.0000   0.0315   0.0000             0.0000 @   0.8914 f    (699.93,357.48)                       1.32
  data arrival time                                                                                                   0.8914                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_31_/CK (DFFQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.1062     0.9212                                            
  data required time                                                                                                  0.9212                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9212                                            
  data arrival time                                                                                                  -0.8914                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0298                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (925.74,235.94)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_/Q (DFFRQX1MTR)   0.0322                         0.1419 @   0.8919 f    (921.73,236.01)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[23] (net)     1   0.0027                                0.0000     0.8919 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_23_/D (DFFQX1MTR)   0.0000   0.0322   0.0000    0.0000 @   0.8920 f    (912.29,244.14)                       1.32
  data arrival time                                                                                                   0.8920                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_23_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1061     0.9211                                            
  data required time                                                                                                  0.9211                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9211                                            
  data arrival time                                                                                                  -0.8920                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0291                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_20_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (669.14,372.08)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_20_/Q (DFFRQX1MTR)      0.0323                         0.1421 @   0.8921 f    (665.13,372.01)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B[20] (net)     1   0.0027                                   0.0000     0.8921 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[20] (float_adder_0)                                        0.0000     0.8921 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[20] (net)   0.0027                                         0.0000     0.8921 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_20_/D (DFFQX1MTR)   0.0000   0.0323   0.0000             0.0000 @   0.8921 f    (665.69,354.28)                       1.32
  data arrival time                                                                                                   0.8921                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_20_/CK (DFFQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.1061     0.9211                                            
  data required time                                                                                                  0.9211                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9211                                            
  data arrival time                                                                                                  -0.8921                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0290                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000    0.0000     0.7500 r    (661.28,1076.08)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/Q (DFFRQX1MTR)   0.0328                       0.1425 @   0.8925 f    (665.29,1076.01)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[24] (net)     1   0.0028                              0.0000     0.8925 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[24] (float_multiplier_2)                              0.0000     0.8925 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[24] (net)   0.0028                                    0.0000     0.8925 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_24_/D (DFFQX1MTR)   0.0000   0.0328   0.0000        0.0000 @   0.8925 f    (670.93,1087.08)                      1.32
  data arrival time                                                                                                   0.8925                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_24_/CK (DFFQX1MTR)                                  0.0000     0.8150 r                                          
  library hold time                                                                                        0.1060     0.9210                                            
  data required time                                                                                                  0.9210                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9210                                            
  data arrival time                                                                                                  -0.8925                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0285                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (977.74,250.48)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_/Q (DFFRQX1MTR)   0.0335                         0.1431 @   0.8931 f    (973.73,250.41)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[14] (net)     2   0.0029                                0.0000     0.8931 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_14_/D (DFFQX1MTR)   0.0000   0.0335  -0.0007   -0.0006 @   0.8924 f    (968.89,258.28)                       1.32
  data arrival time                                                                                                   0.8924                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_14_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1059     0.9209                                            
  data required time                                                                                                  0.9209                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9209                                            
  data arrival time                                                                                                  -0.8924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0285                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_6_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (783.08,357.54)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_6_/Q (DFFRQX1MTR)       0.0332                         0.1428 @   0.8928 f    (787.09,357.61)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B[6] (net)     1   0.0029                                    0.0000     0.8928 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[6] (float_adder_0)                                         0.0000     0.8928 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[6] (net)   0.0029                                          0.0000     0.8928 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_6_/D (DFFQX1MTR)   0.0000   0.0332   0.0000              0.0000 @   0.8928 f    (791.09,343.34)                       1.32
  data arrival time                                                                                                   0.8928                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_6_/CK (DFFQX1MTR)                                        0.0000     0.8150 r                                          
  library hold time                                                                                        0.1060     0.9210                                            
  data required time                                                                                                  0.9210                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9210                                            
  data arrival time                                                                                                  -0.8928                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0282                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_4_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (719.68,359.28)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_4_/Q (DFFRQX1MTR)       0.0333                         0.1429 @   0.8929 f    (723.69,359.21)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[4] (net)     1   0.0029                                    0.0000     0.8929 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[4] (float_adder_0)                                         0.0000     0.8929 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[4] (net)   0.0029                                          0.0000     0.8929 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_4_/D (DFFQX1MTR)   0.0000   0.0333   0.0000              0.0000 @   0.8929 f    (724.69,340.14)                       1.32
  data arrival time                                                                                                   0.8929                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_4_/CK (DFFQX1MTR)                                        0.0000     0.8150 r                                          
  library hold time                                                                                        0.1060     0.9210                                            
  data required time                                                                                                  0.9210                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9210                                            
  data arrival time                                                                                                  -0.8929                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0280                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_6_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000     0.0000     0.7500 r    (720.88,1039.14)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_6_/Q (DFFRQX1MTR)   0.0339                        0.1434 @   0.8934 f    (724.89,1039.21)                      1.32
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B[6] (net)     1   0.0030                               0.0000     0.8934 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_B[6] (float_multiplier_2)                               0.0000     0.8934 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_B[6] (net)   0.0030                                     0.0000     0.8934 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_6_/D (DFFQX1MTR)   0.0000   0.0339   0.0000         0.0000 @   0.8934 f    (725.93,1058.28)                      1.32
  data arrival time                                                                                                   0.8934                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_6_/CK (DFFQX1MTR)                                   0.0000     0.8150 r                                          
  library hold time                                                                                        0.1059     0.9209                                            
  data required time                                                                                                  0.9209                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9209                                            
  data arrival time                                                                                                  -0.8934                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0275                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_22_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (658.14,372.08)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_22_/Q (DFFRQX1MTR)      0.0341                         0.1436 @   0.8936 f    (654.13,372.01)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[22] (net)     1   0.0030                                   0.0000     0.8936 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[22] (float_adder_0)                                        0.0000     0.8936 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[22] (net)   0.0030                                         0.0000     0.8936 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_22_/D (DFFQX1MTR)   0.0000   0.0341   0.0000             0.0000 @   0.8936 f    (653.13,352.94)                       1.32
  data arrival time                                                                                                   0.8936                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_22_/CK (DFFQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.1059     0.9209                                            
  data required time                                                                                                  0.9209                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9209                                            
  data arrival time                                                                                                  -0.8936                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0273                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_19_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000         0.0000     0.7500 r    (675.08,373.54)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_19_/Q (DFFRQX1MTR)      0.0345                         0.1439 @   0.8939 f    (679.09,373.61)                       1.32
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[19] (net)     1   0.0031                                   0.0000     0.8939 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[19] (float_adder_0)                                        0.0000     0.8939 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[19] (net)   0.0031                                         0.0000     0.8939 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_/D (DFFQX1MTR)   0.0000   0.0345   0.0000             0.0000 @   0.8939 f    (684.13,357.48)                       1.32
  data arrival time                                                                                                   0.8939                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_/CK (DFFQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.1058     0.9208                                            
  data required time                                                                                                  0.9208                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9208                                            
  data arrival time                                                                                                  -0.8939                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0269                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_0_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000       0.0000     0.7500 r    (959.94,210.34)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_0_/Q (DFFRQX1MTR)    0.0345                         0.1439 @   0.8939 f    (955.93,210.41)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[0] (net)     2   0.0031                                 0.0000     0.8939 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_0_/D (DFFQX1MTR)   0.0000   0.0345   0.0000     0.0000 @   0.8939 f    (952.93,221.74)                       1.32
  data arrival time                                                                                                   0.8939                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_0_/CK (DFFQX1MTR)                               0.0000     0.8150 r                                          
  library hold time                                                                                        0.1058     0.9208                                            
  data required time                                                                                                  0.9208                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9208                                            
  data arrival time                                                                                                  -0.8939                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0269                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000      0.0000     0.7500 r    (942.94,212.08)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_/Q (DFFRQX1MTR)   0.0349                         0.1442 @   0.8942 f    (938.93,212.01)                       1.32
  khu_sensor_top/ads1292_controller/r_ads_data_out[20] (net)     1   0.0031                                0.0000     0.8942 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_20_/D (DFFQX1MTR)   0.0000   0.0349   0.0000    0.0001 @   0.8942 f    (940.93,231.34)                       1.32
  data arrival time                                                                                                   0.8942                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_20_/CK (DFFQX1MTR)                              0.0000     0.8150 r                                          
  library hold time                                                                                        0.1058     0.9208                                            
  data required time                                                                                                  0.9208                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9208                                            
  data arrival time                                                                                                  -0.8942                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0266                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1107.68,581.54)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/Q (DFFRQX1MTR)       0.0327                         0.1424 @   0.8924 f    (1111.69,581.61)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param[6] (net)     1   0.0028                                    0.0000     0.8924 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/D (DFFRQX1MTR)   0.0000   0.0327   0.0000             0.0000 @   0.8924 f    (1121.93,592.72)                      1.32
  data arrival time                                                                                                   0.8924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (DFFRQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.0931     0.9081                                            
  data required time                                                                                                  0.9081                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9081                                            
  data arrival time                                                                                                  -0.8924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0157                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1143.68,557.68)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/Q (DFFRQX1MTR)       0.0369                         0.1455 @   0.8955 f    (1147.69,557.61)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param[3] (net)     1   0.0035                                    0.0000     0.8955 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/D (DFFRQX1MTR)   0.0000   0.0369   0.0000             0.0001 @   0.8956 f    (1156.12,576.72)                      1.32
  data arrival time                                                                                                   0.8956                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (DFFRQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.0927     0.9077                                            
  data required time                                                                                                  0.9077                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9077                                            
  data arrival time                                                                                                  -0.8956                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0121                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1010.74,290.34)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/Q (DFFRQX1MTR)       0.0386                         0.1467 @   0.8967 f    (1006.73,290.41)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param[1] (net)     1   0.0037                                    0.0000     0.8967 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/D (DFFRQX1MTR)   0.0000   0.0386   0.0000            0.0001 @   0.8968 f    (1014.29,269.52)                      1.32
  data arrival time                                                                                                   0.8968                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/CK (DFFRQX1MTR)                                      0.0000     0.8150 r                                          
  library hold time                                                                                        0.0925     0.9075                                            
  data required time                                                                                                  0.9075                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9075                                            
  data arrival time                                                                                                  -0.8968                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0107                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1148.48,503.28)                      1.32
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/Q (DFFRQX1MTR)       0.0471                         0.1330 @   0.8830 r    (1152.49,503.21)                      1.32
  khu_sensor_top/sensor_core/r_uart_clk_counter[2] (net)     3   0.0044                                    0.0000     0.8830 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U513/A (XOR2X1MTR)                   0.0000    0.0471    0.0000               0.0000 @   0.8830 r    (1152.28,498.54)                      1.32
  khu_sensor_top/sensor_core/U513/Y (XOR2X1MTR)                             0.0294                         0.0222 @   0.9052 f    (1151.52,498.52)                      1.32
  khu_sensor_top/sensor_core/n633 (net)         1       0.0015                                             0.0000     0.9052 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/D (DFFRQX1MTR)   0.0000   0.0294   0.0000           0.0000 @   0.9052 f    (1147.53,503.12)                      1.32
  data arrival time                                                                                                   0.9052                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (DFFRQX1MTR)                                     0.0000     0.8150 r                                          
  library hold time                                                                                        0.0934     0.9084                                            
  data required time                                                                                                  0.9084                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9084                                            
  data arrival time                                                                                                  -0.9052                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0032                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTR)   0.0000   0.7000   0.0000        0.0000     0.7500 r    (1208.49,576.90)       d i            1.32
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (DFFSQX1MTR)     0.0229                         0.1384 @   0.8884 f    (1205.93,576.94)       d              1.32
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0016                                  0.0000     0.8884 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/icc_cpts1/A (BUFX2MTR)   0.0000    0.0229    0.0000               0.0000 @   0.8884 f    (1207.84,572.11)                      1.32
  khu_sensor_top/uart_controller/uart_rx/icc_cpts1/Y (BUFX2MTR)             0.0164                         0.0365 @   0.9249 f    (1208.29,571.96)                      1.32
  khu_sensor_top/uart_controller/uart_rx/n37 (net)     1   0.0015                                          0.0000     0.9249 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (DFFSQX1MTR)   0.0000   0.0164   0.0000           0.0000 @   0.9249 f    (1210.16,567.32)       d              1.32
  data arrival time                                                                                                   0.9249                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (DFFSQX1MTR)                                     0.0000     0.8150 r                                          
  library hold time                                                                                        0.1079     0.9229                                            
  data required time                                                                                                  0.9229                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9229                                            
  data arrival time                                                                                                  -0.9249                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0020                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000           0.0000     0.7500 r    (1128.14,496.88)                      1.32
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/Q (DFFRQX1MTR)        0.0486                         0.1339 @   0.8839 r    (1124.13,496.81)                      1.32
  khu_sensor_top/sensor_core/r_mpr_clk_counter[1] (net)     3   0.0046                                     0.0000     0.8839 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U458/A0 (AOI22X1MTR)                 0.0000    0.0486    0.0000               0.0000 @   0.8839 r    (1122.15,504.75)                      1.32
  khu_sensor_top/sensor_core/U458/Y (AOI22X1MTR)                            0.0375                         0.0327 @   0.9166 f    (1122.34,504.82)                      1.32
  khu_sensor_top/sensor_core/n611 (net)         1       0.0021                                             0.0000     0.9166 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/D (DFFRQX1MTR)   0.0000   0.0375   0.0000            0.0000 @   0.9166 f    (1129.09,496.72)                      1.32
  data arrival time                                                                                                   0.9166                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (DFFRQX1MTR)                                      0.0000     0.8150 r                                          
  library hold time                                                                                        0.0926     0.9076                                            
  data required time                                                                                                  0.9076                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9076                                            
  data arrival time                                                                                                  -0.9166                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0090                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1117.28,581.54)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (DFFRQX1MTR)       0.0224                         0.1338 @   0.8838 f    (1121.29,581.61)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     1   0.0011                                    0.0000     0.8838 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts5/A (BUFX2MTR)               0.0000    0.0224    0.0000               0.0000 @   0.8838 f    (1120.24,579.91)                      1.32
  khu_sensor_top/sensor_core/icc_cpts5/Y (BUFX2MTR)                         0.0160                         0.0360 @   0.9197 f    (1120.69,580.06)                      1.32
  khu_sensor_top/sensor_core/n81 (net)          1       0.0014                                             0.0000     0.9197 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/D (DFFRQX1MTR)   0.0000   0.0160   0.0000             0.0000 @   0.9198 f    (1125.12,583.12)                      1.32
  data arrival time                                                                                                   0.9198                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (DFFRQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9198                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0100                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000           0.0000     0.7500 r    (1114.68,295.28)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/Q (DFFRQX1MTR)        0.0236                         0.1348 @   0.8848 f    (1118.69,295.21)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param[5] (net)     1   0.0013                                     0.0000     0.8848 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts248/A (BUFX2MTR)             0.0000    0.0236    0.0000               0.0000 @   0.8848 f    (1117.98,291.91)                      1.32
  khu_sensor_top/sensor_core/icc_cpts248/Y (BUFX2MTR)                       0.0149                         0.0353 @   0.9202 f    (1117.53,292.06)                      1.32
  khu_sensor_top/sensor_core/n911 (net)         1       0.0010                                             0.0000     0.9202 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/D (DFFRQX1MTR)   0.0000   0.0149   0.0000           0.0000 @   0.9202 f    (1117.12,287.30)                      1.32
  data arrival time                                                                                                   0.9202                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/CK (DFFRQX1MTR)                                     0.0000     0.8150 r                                          
  library hold time                                                                                        0.0949     0.9099                                            
  data required time                                                                                                  0.9099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9099                                            
  data arrival time                                                                                                  -0.9202                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0103                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1105.08,591.14)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (DFFRQX1MTR)       0.0235                         0.1347 @   0.8847 f    (1109.09,591.21)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     1   0.0013                                    0.0000     0.8847 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts232/A (BUFX2MTR)             0.0000    0.0235    0.0000               0.0000 @   0.8848 f    (1110.44,588.11)                      1.32
  khu_sensor_top/sensor_core/icc_cpts232/Y (BUFX2MTR)                       0.0152                         0.0356 @   0.9204 f    (1110.89,587.96)                      1.32
  khu_sensor_top/sensor_core/n895 (net)         1       0.0011                                             0.0000     0.9204 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/D (DFFRQX1MTR)   0.0000   0.0152   0.0000             0.0000 @   0.9204 f    (1112.53,591.30)                      1.32
  data arrival time                                                                                                   0.9204                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (DFFRQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9204                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0105                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1173.08,341.54)                      1.32
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/Q (DFFRQX1MTR)       0.0244                         0.1354 @   0.8854 f    (1177.09,341.61)                      1.32
  khu_sensor_top/uart_controller/r_uart_data_tx[1] (net)     1   0.0014                                    0.0000     0.8854 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/icc_cpts7/A (BUFX2MTR)           0.0000    0.0244    0.0000               0.0000 @   0.8855 f    (1176.18,336.71)                      1.32
  khu_sensor_top/uart_controller/icc_cpts7/Y (BUFX2MTR)                     0.0145                         0.0351 @   0.9206 f    (1175.73,336.86)                      1.32
  khu_sensor_top/uart_controller/n37 (net)      1       0.0009                                             0.0000     0.9206 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (uart_tx)                                            0.0000     0.9206 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (net)   0.0009                                       0.0000     0.9206 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/D (DFFRQX1MTR)   0.0000   0.0145   0.0000        0.0000 @   0.9206 f    (1175.12,333.52)                      1.32
  data arrival time                                                                                                   0.9206                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/CK (DFFRQX1MTR)                                  0.0000     0.8150 r                                          
  library hold time                                                                                        0.0949     0.9099                                            
  data required time                                                                                                  0.9099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9099                                            
  data arrival time                                                                                                  -0.9206                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0107                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1017.08,287.14)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/Q (DFFRQX1MTR)       0.0240                         0.1352 @   0.8852 f    (1021.09,287.21)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param[2] (net)     1   0.0014                                    0.0000     0.8852 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts19/A (BUFX2MTR)              0.0000    0.0240    0.0000               0.0000 @   0.8852 f    (1021.44,282.31)                      1.32
  khu_sensor_top/sensor_core/icc_cpts19/Y (BUFX2MTR)                        0.0150                         0.0355 @   0.9207 f    (1021.89,282.46)                      1.32
  khu_sensor_top/sensor_core/n560 (net)         1       0.0010                                             0.0000     0.9207 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/D (DFFRQX1MTR)   0.0000   0.0150   0.0000            0.0000 @   0.9207 f    (1022.33,277.70)                      1.32
  data arrival time                                                                                                   0.9207                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (DFFRQX1MTR)                                      0.0000     0.8150 r                                          
  library hold time                                                                                        0.0949     0.9099                                            
  data required time                                                                                                  0.9099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9099                                            
  data arrival time                                                                                                  -0.9207                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0108                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1144.68,567.28)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/Q (DFFRQX1MTR)       0.0242                         0.1353 @   0.8853 f    (1148.69,567.21)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param[2] (net)     1   0.0014                                    0.0000     0.8853 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts7/A (BUFX2MTR)               0.0000    0.0242    0.0000               0.0000 @   0.8853 f    (1148.18,572.11)                      1.32
  khu_sensor_top/sensor_core/icc_cpts7/Y (BUFX2MTR)                         0.0149                         0.0355 @   0.9207 f    (1147.73,571.96)                      1.32
  khu_sensor_top/sensor_core/n121 (net)         1       0.0010                                             0.0000     0.9207 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/D (DFFRQX1MTR)   0.0000   0.0149   0.0000             0.0000 @   0.9207 f    (1147.32,576.72)                      1.32
  data arrival time                                                                                                   0.9207                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (DFFRQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.0949     0.9099                                            
  data required time                                                                                                  0.9099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9099                                            
  data arrival time                                                                                                  -0.9207                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0109                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000           0.0000     0.7500 r    (1108.28,287.14)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/Q (DFFRQX1MTR)        0.0245                         0.1356 @   0.8856 f    (1112.29,287.21)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param[6] (net)     1   0.0015                                     0.0000     0.8856 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts247/A (BUFX2MTR)             0.0000    0.0245   -0.0005              -0.0004 @   0.8852 f    (1113.24,282.31)                      1.32
  khu_sensor_top/sensor_core/icc_cpts247/Y (BUFX2MTR)                       0.0151                         0.0358 @   0.9209 f    (1113.69,282.46)                      1.32
  khu_sensor_top/sensor_core/n910 (net)         1       0.0011                                             0.0000     0.9209 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/D (DFFRQX1MTR)   0.0000   0.0151   0.0000           0.0000 @   0.9209 f    (1114.69,277.70)                      1.32
  data arrival time                                                                                                   0.9209                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/CK (DFFRQX1MTR)                                     0.0000     0.8150 r                                          
  library hold time                                                                                        0.0949     0.9099                                            
  data required time                                                                                                  0.9099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9099                                            
  data arrival time                                                                                                  -0.9209                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0111                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1066.08,285.68)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/Q (DFFRQX1MTR)       0.0245                         0.1355 @   0.8855 f    (1070.09,285.61)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param[4] (net)     1   0.0015                                    0.0000     0.8855 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts18/A (BUFX2MTR)              0.0000    0.0245    0.0000               0.0000 @   0.8855 f    (1071.84,282.31)                      1.32
  khu_sensor_top/sensor_core/icc_cpts18/Y (BUFX2MTR)                        0.0155                         0.0361 @   0.9217 f    (1072.29,282.46)                      1.32
  khu_sensor_top/sensor_core/n547 (net)         1       0.0012                                             0.0000     0.9217 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/D (DFFRQX1MTR)   0.0000   0.0155   0.0000            0.0000 @   0.9217 f    (1073.49,277.70)                      1.32
  data arrival time                                                                                                   0.9217                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (DFFRQX1MTR)                                      0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9217                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0119                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1008.54,282.48)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/Q (DFFRQX1MTR)       0.0246                         0.1356 @   0.8856 f    (1004.53,282.41)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param[7] (net)     1   0.0015                                    0.0000     0.8856 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts17/A (BUFX2MTR)              0.0000    0.0246    0.0000               0.0000 @   0.8856 f    (1008.64,280.91)                      1.32
  khu_sensor_top/sensor_core/icc_cpts17/Y (BUFX2MTR)                        0.0155                         0.0361 @   0.9217 f    (1009.09,280.76)                      1.32
  khu_sensor_top/sensor_core/n533 (net)         1       0.0012                                             0.0000     0.9217 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/D (DFFRQX1MTR)   0.0000   0.0155   0.0000            0.0000 @   0.9218 f    (1013.12,279.12)                      1.32
  data arrival time                                                                                                   0.9218                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (DFFRQX1MTR)                                      0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9218                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0119                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1138.68,576.88)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/Q (DFFRQX1MTR)       0.0249                         0.1359 @   0.8859 f    (1142.69,576.81)                      1.32
  khu_sensor_top/sensor_core/r_mpr_second_param[4] (net)     1   0.0015                                    0.0000     0.8859 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts6/A (BUFX2MTR)               0.0000    0.0249    0.0000               0.0000 @   0.8859 f    (1143.44,581.71)                      1.32
  khu_sensor_top/sensor_core/icc_cpts6/Y (BUFX2MTR)                         0.0154                         0.0361 @   0.9220 f    (1143.89,581.56)                      1.32
  khu_sensor_top/sensor_core/n95 (net)          1       0.0012                                             0.0000     0.9220 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/D (DFFRQX1MTR)   0.0000   0.0154   0.0000             0.0000 @   0.9220 f    (1144.72,586.32)                      1.32
  data arrival time                                                                                                   0.9220                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (DFFRQX1MTR)                                       0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9220                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0122                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000           0.0000     0.7500 r    (1098.88,285.68)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/Q (DFFRQX1MTR)        0.0247                         0.1357 @   0.8857 f    (1102.89,285.61)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param[7] (net)     1   0.0015                                     0.0000     0.8857 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts246/A (BUFX2MTR)             0.0000    0.0247    0.0000               0.0000 @   0.8857 f    (1101.78,280.91)                      1.32
  khu_sensor_top/sensor_core/icc_cpts246/Y (BUFX2MTR)                       0.0158                         0.0364 @   0.9222 f    (1101.33,280.76)                      1.32
  khu_sensor_top/sensor_core/n909 (net)         1       0.0013                                             0.0000     0.9222 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/D (DFFRQX1MTR)   0.0000   0.0158   0.0000           0.0000 @   0.9222 f    (1100.32,275.92)                      1.32
  data arrival time                                                                                                   0.9222                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/CK (DFFRQX1MTR)                                     0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9222                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0124                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1028.68,295.28)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/Q (DFFRQX1MTR)       0.0251                         0.1361 @   0.8861 f    (1032.69,295.21)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param[0] (net)     1   0.0016                                    0.0000     0.8861 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts4/A (BUFX2MTR)               0.0000    0.0251    0.0000               0.0000 @   0.8861 f    (1033.24,288.71)                      1.32
  khu_sensor_top/sensor_core/icc_cpts4/Y (BUFX2MTR)                         0.0155                         0.0363 @   0.9224 f    (1033.69,288.86)                      1.32
  khu_sensor_top/sensor_core/n34 (net)          1       0.0012                                             0.0000     0.9224 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/D (DFFRQX1MTR)   0.0000   0.0155   0.0000            0.0000 @   0.9224 f    (1034.12,282.32)                      1.32
  data arrival time                                                                                                   0.9224                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (DFFRQX1MTR)                                      0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9224                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0126                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000          0.0000     0.7500 r    (1026.08,285.68)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/Q (DFFRQX1MTR)       0.0248                         0.1358 @   0.8858 f    (1030.09,285.61)                      1.32
  khu_sensor_top/sensor_core/r_ads_second_param[3] (net)     1   0.0015                                    0.0000     0.8858 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts3/A (BUFX2MTR)               0.0000    0.0248    0.0000               0.0000 @   0.8858 f    (1030.04,279.11)                      1.32
  khu_sensor_top/sensor_core/icc_cpts3/Y (BUFX2MTR)                         0.0163                         0.0369 @   0.9227 f    (1030.49,279.26)                      1.32
  khu_sensor_top/sensor_core/n31 (net)          1       0.0014                                             0.0000     0.9227 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/D (DFFRQX1MTR)   0.0000   0.0163  -0.0002           -0.0001 @   0.9226 f    (1030.53,272.72)                      1.32
  data arrival time                                                                                                   0.9226                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (DFFRQX1MTR)                                      0.0000     0.8150 r                                          
  library hold time                                                                                        0.0947     0.9097                                            
  data required time                                                                                                  0.9097                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9097                                            
  data arrival time                                                                                                  -0.9226                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0128                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000           0.0000     0.7500 r    (1046.08,287.14)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/Q (DFFRQX1MTR)        0.0252                         0.1362 @   0.8862 f    (1050.09,287.21)                      1.32
  khu_sensor_top/sensor_core/r_ads_first_param[1] (net)     1   0.0016                                     0.0000     0.8862 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/icc_cpts251/A (BUFX2MTR)             0.0000    0.0252    0.0000               0.0000 @   0.8862 f    (1051.64,282.31)                      1.32
  khu_sensor_top/sensor_core/icc_cpts251/Y (BUFX2MTR)                       0.0157                         0.0365 @   0.9226 f    (1052.09,282.46)                      1.32
  khu_sensor_top/sensor_core/n914 (net)         1       0.0012                                             0.0000     0.9226 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/D (DFFRQX1MTR)   0.0000   0.0157   0.0000           0.0000 @   0.9226 f    (1053.69,277.70)                      1.32
  data arrival time                                                                                                   0.9226                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.0650     0.8150                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (DFFRQX1MTR)                                     0.0000     0.8150 r                                          
  library hold time                                                                                        0.0948     0.9098                                            
  data required time                                                                                                  0.9098                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9098                                            
  data arrival time                                                                                                  -0.9226                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0128                                            


1
