

================================================================
== Vivado HLS Report for 'cordic360_Sin_fixed'
================================================================
* Date:           Thu Oct  1 13:57:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       38| 0.320 us | 0.380 us |   32|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordicSin_fix_fu_53  |cordicSin_fix  |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 33 
5 --> 6 25 
6 --> 7 17 
7 --> 8 9 
8 --> 16 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 16 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 16 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x)" [Iris-recognition/sine.cpp:146]   --->   Operation 41 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (4.43ns)   --->   "%tmp = fpext float %x_read to double" [Iris-recognition/sine.cpp:148]   --->   Operation 42 'fpext' 'tmp' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 43 [1/2] (4.43ns)   --->   "%tmp = fpext float %x_read to double" [Iris-recognition/sine.cpp:148]   --->   Operation 43 'fpext' 'tmp' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 44 [2/2] (5.46ns)   --->   "%tmp_9 = fcmp oge double %tmp, 0x4012D97C7F3321D2" [Iris-recognition/sine.cpp:148]   --->   Operation 44 'dcmp' 'tmp_9' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.23>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln148 = bitcast double %tmp to i64" [Iris-recognition/sine.cpp:148]   --->   Operation 45 'bitcast' 'bitcast_ln148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln148, i32 52, i32 62)" [Iris-recognition/sine.cpp:148]   --->   Operation 46 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i64 %bitcast_ln148 to i52" [Iris-recognition/sine.cpp:148]   --->   Operation 47 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.88ns)   --->   "%icmp_ln148 = icmp ne i11 %tmp_6, -1" [Iris-recognition/sine.cpp:148]   --->   Operation 48 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (2.89ns)   --->   "%icmp_ln148_1 = icmp eq i52 %trunc_ln148, 0" [Iris-recognition/sine.cpp:148]   --->   Operation 49 'icmp' 'icmp_ln148_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.97ns)   --->   "%or_ln148 = or i1 %icmp_ln148_1, %icmp_ln148" [Iris-recognition/sine.cpp:148]   --->   Operation 50 'or' 'or_ln148' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/2] (5.46ns)   --->   "%tmp_9 = fcmp oge double %tmp, 0x4012D97C7F3321D2" [Iris-recognition/sine.cpp:148]   --->   Operation 51 'dcmp' 'tmp_9' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln148 = and i1 %or_ln148, %tmp_9" [Iris-recognition/sine.cpp:148]   --->   Operation 52 'and' 'and_ln148' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %and_ln148, label %1, label %2" [Iris-recognition/sine.cpp:148]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %tmp, 0x400921FB54442D11" [Iris-recognition/sine.cpp:151]   --->   Operation 54 'dcmp' 'tmp_10' <Predicate = (!and_ln148)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [5/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:149]   --->   Operation 55 'dadd' 'tmp_2' <Predicate = (and_ln148)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.23>
ST_5 : Operation 56 [1/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %tmp, 0x400921FB54442D11" [Iris-recognition/sine.cpp:151]   --->   Operation 56 'dcmp' 'tmp_10' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln151 = and i1 %or_ln148, %tmp_10" [Iris-recognition/sine.cpp:151]   --->   Operation 57 'and' 'and_ln151' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %and_ln151, label %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit, label %3" [Iris-recognition/sine.cpp:151]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (5.46ns)   --->   "%tmp_11 = fcmp ogt double %tmp, 0x3FF921FB54524550" [Iris-recognition/sine.cpp:154]   --->   Operation 59 'dcmp' 'tmp_11' <Predicate = (!and_ln151)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [5/5] (8.23ns)   --->   "%tmp_4 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:152]   --->   Operation 60 'dadd' 'tmp_4' <Predicate = (and_ln151)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 61 [1/2] (5.46ns)   --->   "%tmp_11 = fcmp ogt double %tmp, 0x3FF921FB54524550" [Iris-recognition/sine.cpp:154]   --->   Operation 61 'dcmp' 'tmp_11' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln154 = and i1 %or_ln148, %tmp_11" [Iris-recognition/sine.cpp:154]   --->   Operation 62 'and' 'and_ln154' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %and_ln154, label %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit35, label %4" [Iris-recognition/sine.cpp:154]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (5.46ns)   --->   "%tmp_12 = fcmp ogt double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:157]   --->   Operation 64 'dcmp' 'tmp_12' <Predicate = (!and_ln154)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [2/2] (5.46ns)   --->   "%tmp_13 = fcmp ole double %tmp, 0xBFF921FB54524550" [Iris-recognition/sine.cpp:157]   --->   Operation 65 'dcmp' 'tmp_13' <Predicate = (!and_ln154)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [5/5] (8.23ns)   --->   "%tmp_7 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:155]   --->   Operation 66 'dadd' 'tmp_7' <Predicate = (and_ln154)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 67 [1/2] (5.46ns)   --->   "%tmp_12 = fcmp ogt double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:157]   --->   Operation 67 'dcmp' 'tmp_12' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln157_1)   --->   "%and_ln157 = and i1 %or_ln148, %tmp_12" [Iris-recognition/sine.cpp:157]   --->   Operation 68 'and' 'and_ln157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (5.46ns)   --->   "%tmp_13 = fcmp ole double %tmp, 0xBFF921FB54524550" [Iris-recognition/sine.cpp:157]   --->   Operation 69 'dcmp' 'tmp_13' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln157_1 = and i1 %and_ln157, %tmp_13" [Iris-recognition/sine.cpp:157]   --->   Operation 70 'and' 'and_ln157_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %and_ln157_1, label %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26, label %5" [Iris-recognition/sine.cpp:157]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (7.48ns)   --->   "%agg_result_ret3 = call fastcc i8 @cordicSin_fix(float %x_read)" [Iris-recognition/sine.cpp:160]   --->   Operation 72 'call' 'agg_result_ret3' <Predicate = (!and_ln157_1)> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 73 [5/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 0x400921FB54442D11" [Iris-recognition/sine.cpp:158]   --->   Operation 73 'dadd' 'tmp_s' <Predicate = (and_ln157_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.90>
ST_8 : Operation 74 [1/2] (0.00ns)   --->   "%agg_result_ret3 = call fastcc i8 @cordicSin_fix(float %x_read)" [Iris-recognition/sine.cpp:160]   --->   Operation 74 'call' 'agg_result_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 75 [1/1] (1.90ns)   --->   "br label %6" [Iris-recognition/sine.cpp:160]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.90>

State 9 <SV = 7> <Delay = 8.23>
ST_9 : Operation 76 [4/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 0x400921FB54442D11" [Iris-recognition/sine.cpp:158]   --->   Operation 76 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.23>
ST_10 : Operation 77 [3/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 0x400921FB54442D11" [Iris-recognition/sine.cpp:158]   --->   Operation 77 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.23>
ST_11 : Operation 78 [2/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 0x400921FB54442D11" [Iris-recognition/sine.cpp:158]   --->   Operation 78 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 8.23>
ST_12 : Operation 79 [1/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 0x400921FB54442D11" [Iris-recognition/sine.cpp:158]   --->   Operation 79 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.20>
ST_13 : Operation 80 [2/2] (5.20ns)   --->   "%tmp_1 = fptrunc double %tmp_s to float" [Iris-recognition/sine.cpp:158]   --->   Operation 80 'fptrunc' 'tmp_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.20>
ST_14 : Operation 81 [1/2] (5.20ns)   --->   "%tmp_1 = fptrunc double %tmp_s to float" [Iris-recognition/sine.cpp:158]   --->   Operation 81 'fptrunc' 'tmp_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.48>
ST_15 : Operation 82 [2/2] (7.48ns)   --->   "%p_Val2_49 = call fastcc i8 @cordicSin_fix(float %tmp_1)" [Iris-recognition/sine.cpp:158]   --->   Operation 82 'call' 'p_Val2_49' <Predicate = true> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 3.82>
ST_16 : Operation 83 [1/2] (0.00ns)   --->   "%p_Val2_49 = call fastcc i8 @cordicSin_fix(float %tmp_1)" [Iris-recognition/sine.cpp:158]   --->   Operation 83 'call' 'p_Val2_49' <Predicate = (!and_ln148 & !and_ln151 & !and_ln154 & and_ln157_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 84 [1/1] (1.91ns)   --->   "%sub_ln703_2 = sub i8 0, %p_Val2_49" [Iris-recognition/sine.cpp:158]   --->   Operation 84 'sub' 'sub_ln703_2' <Predicate = (!and_ln148 & !and_ln151 & !and_ln154 & and_ln157_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (1.90ns)   --->   "br label %6" [Iris-recognition/sine.cpp:158]   --->   Operation 85 'br' <Predicate = (!and_ln148 & !and_ln151 & !and_ln154 & and_ln157_1)> <Delay = 1.90>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i8 [ %sub_ln703, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %sub_ln703_1, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit35 ], [ %agg_result_ret3, %5 ], [ %sub_ln703_2, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26 ], [ %agg_result_ret, %1 ]" [Iris-recognition/sine.cpp:152]   --->   Operation 86 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "ret i8 %agg_result_0" [Iris-recognition/sine.cpp:161]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 8.23>
ST_17 : Operation 88 [4/5] (8.23ns)   --->   "%tmp_7 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:155]   --->   Operation 88 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 8.23>
ST_18 : Operation 89 [3/5] (8.23ns)   --->   "%tmp_7 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:155]   --->   Operation 89 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 8.23>
ST_19 : Operation 90 [2/5] (8.23ns)   --->   "%tmp_7 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:155]   --->   Operation 90 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 8.23>
ST_20 : Operation 91 [1/5] (8.23ns)   --->   "%tmp_7 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:155]   --->   Operation 91 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 5.20>
ST_21 : Operation 92 [2/2] (5.20ns)   --->   "%tmp_8 = fptrunc double %tmp_7 to float" [Iris-recognition/sine.cpp:155]   --->   Operation 92 'fptrunc' 'tmp_8' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 11> <Delay = 5.20>
ST_22 : Operation 93 [1/2] (5.20ns)   --->   "%tmp_8 = fptrunc double %tmp_7 to float" [Iris-recognition/sine.cpp:155]   --->   Operation 93 'fptrunc' 'tmp_8' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 12> <Delay = 7.48>
ST_23 : Operation 94 [2/2] (7.48ns)   --->   "%p_Val2_48 = call fastcc i8 @cordicSin_fix(float %tmp_8)" [Iris-recognition/sine.cpp:155]   --->   Operation 94 'call' 'p_Val2_48' <Predicate = true> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 13> <Delay = 1.91>
ST_24 : Operation 95 [1/2] (0.00ns)   --->   "%p_Val2_48 = call fastcc i8 @cordicSin_fix(float %tmp_8)" [Iris-recognition/sine.cpp:155]   --->   Operation 95 'call' 'p_Val2_48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 96 [1/1] (1.91ns)   --->   "%sub_ln703_1 = sub i8 0, %p_Val2_48" [Iris-recognition/sine.cpp:155]   --->   Operation 96 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (1.90ns)   --->   "br label %6" [Iris-recognition/sine.cpp:155]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.90>

State 25 <SV = 5> <Delay = 8.23>
ST_25 : Operation 98 [4/5] (8.23ns)   --->   "%tmp_4 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:152]   --->   Operation 98 'dadd' 'tmp_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 6> <Delay = 8.23>
ST_26 : Operation 99 [3/5] (8.23ns)   --->   "%tmp_4 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:152]   --->   Operation 99 'dadd' 'tmp_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 7> <Delay = 8.23>
ST_27 : Operation 100 [2/5] (8.23ns)   --->   "%tmp_4 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:152]   --->   Operation 100 'dadd' 'tmp_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 8> <Delay = 8.23>
ST_28 : Operation 101 [1/5] (8.23ns)   --->   "%tmp_4 = fadd double %tmp, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:152]   --->   Operation 101 'dadd' 'tmp_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 5.20>
ST_29 : Operation 102 [2/2] (5.20ns)   --->   "%tmp_5 = fptrunc double %tmp_4 to float" [Iris-recognition/sine.cpp:152]   --->   Operation 102 'fptrunc' 'tmp_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 10> <Delay = 5.20>
ST_30 : Operation 103 [1/2] (5.20ns)   --->   "%tmp_5 = fptrunc double %tmp_4 to float" [Iris-recognition/sine.cpp:152]   --->   Operation 103 'fptrunc' 'tmp_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 11> <Delay = 7.48>
ST_31 : Operation 104 [2/2] (7.48ns)   --->   "%p_Val2_s = call fastcc i8 @cordicSin_fix(float %tmp_5)" [Iris-recognition/sine.cpp:152]   --->   Operation 104 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 12> <Delay = 1.91>
ST_32 : Operation 105 [1/2] (0.00ns)   --->   "%p_Val2_s = call fastcc i8 @cordicSin_fix(float %tmp_5)" [Iris-recognition/sine.cpp:152]   --->   Operation 105 'call' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 106 [1/1] (1.91ns)   --->   "%sub_ln703 = sub i8 0, %p_Val2_s" [Iris-recognition/sine.cpp:152]   --->   Operation 106 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 107 [1/1] (1.90ns)   --->   "br label %6" [Iris-recognition/sine.cpp:152]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.90>

State 33 <SV = 4> <Delay = 8.23>
ST_33 : Operation 108 [4/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:149]   --->   Operation 108 'dadd' 'tmp_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 5> <Delay = 8.23>
ST_34 : Operation 109 [3/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:149]   --->   Operation 109 'dadd' 'tmp_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 6> <Delay = 8.23>
ST_35 : Operation 110 [2/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:149]   --->   Operation 110 'dadd' 'tmp_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 7> <Delay = 8.23>
ST_36 : Operation 111 [1/5] (8.23ns)   --->   "%tmp_2 = fadd double %tmp, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:149]   --->   Operation 111 'dadd' 'tmp_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 5.20>
ST_37 : Operation 112 [2/2] (5.20ns)   --->   "%tmp_3 = fptrunc double %tmp_2 to float" [Iris-recognition/sine.cpp:149]   --->   Operation 112 'fptrunc' 'tmp_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 9> <Delay = 5.20>
ST_38 : Operation 113 [1/2] (5.20ns)   --->   "%tmp_3 = fptrunc double %tmp_2 to float" [Iris-recognition/sine.cpp:149]   --->   Operation 113 'fptrunc' 'tmp_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 10> <Delay = 7.48>
ST_39 : Operation 114 [2/2] (7.48ns)   --->   "%agg_result_ret = call fastcc i8 @cordicSin_fix(float %tmp_3)" [Iris-recognition/sine.cpp:149]   --->   Operation 114 'call' 'agg_result_ret' <Predicate = true> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 11> <Delay = 1.90>
ST_40 : Operation 115 [1/2] (0.00ns)   --->   "%agg_result_ret = call fastcc i8 @cordicSin_fix(float %tmp_3)" [Iris-recognition/sine.cpp:149]   --->   Operation 115 'call' 'agg_result_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 116 [1/1] (1.90ns)   --->   "br label %6" [Iris-recognition/sine.cpp:149]   --->   Operation 116 'br' <Predicate = true> <Delay = 1.90>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arctan_V268]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read          (read      ) [ 00111111100000000000000000000000000000000]
tmp             (fpext     ) [ 00011111011110000111100001111000011110000]
bitcast_ln148   (bitcast   ) [ 00000000000000000000000000000000000000000]
tmp_6           (partselect) [ 00000000000000000000000000000000000000000]
trunc_ln148     (trunc     ) [ 00000000000000000000000000000000000000000]
icmp_ln148      (icmp      ) [ 00000000000000000000000000000000000000000]
icmp_ln148_1    (icmp      ) [ 00000000000000000000000000000000000000000]
or_ln148        (or        ) [ 00000111000000000000000000000000000000000]
tmp_9           (dcmp      ) [ 00000000000000000000000000000000000000000]
and_ln148       (and       ) [ 00001111111111111111111111111111111111111]
br_ln148        (br        ) [ 00000000000000000000000000000000000000000]
tmp_10          (dcmp      ) [ 00000000000000000000000000000000000000000]
and_ln151       (and       ) [ 00000111111111111111111111111111100000000]
br_ln151        (br        ) [ 00000000000000000000000000000000000000000]
tmp_11          (dcmp      ) [ 00000000000000000000000000000000000000000]
and_ln154       (and       ) [ 00000011111111111111111110000000000000000]
br_ln154        (br        ) [ 00000000000000000000000000000000000000000]
tmp_12          (dcmp      ) [ 00000000000000000000000000000000000000000]
and_ln157       (and       ) [ 00000000000000000000000000000000000000000]
tmp_13          (dcmp      ) [ 00000000000000000000000000000000000000000]
and_ln157_1     (and       ) [ 00000001111111111000000000000000000000000]
br_ln157        (br        ) [ 00000000000000000000000000000000000000000]
agg_result_ret3 (call      ) [ 00000000100000001000000010000000100000001]
br_ln160        (br        ) [ 00000000100000001000000010000000100000001]
tmp_s           (dadd      ) [ 00000000000001100000000000000000000000000]
tmp_1           (fptrunc   ) [ 00000000000000011000000000000000000000000]
p_Val2_49       (call      ) [ 00000000000000000000000000000000000000000]
sub_ln703_2     (sub       ) [ 00000000000000000000000000000000000000000]
br_ln158        (br        ) [ 00000000000000000000000000000000000000000]
agg_result_0    (phi       ) [ 00000000000000001000000000000000000000000]
ret_ln161       (ret       ) [ 00000000000000000000000000000000000000000]
tmp_7           (dadd      ) [ 00000000000000000000011000000000000000000]
tmp_8           (fptrunc   ) [ 00000000000000000000000110000000000000000]
p_Val2_48       (call      ) [ 00000000000000000000000000000000000000000]
sub_ln703_1     (sub       ) [ 00000000100000001000000010000000100000001]
br_ln155        (br        ) [ 00000000100000001000000010000000100000001]
tmp_4           (dadd      ) [ 00000000000000000000000000000110000000000]
tmp_5           (fptrunc   ) [ 00000000000000000000000000000001100000000]
p_Val2_s        (call      ) [ 00000000000000000000000000000000000000000]
sub_ln703       (sub       ) [ 00000000100000001000000010000000100000001]
br_ln152        (br        ) [ 00000000100000001000000010000000100000001]
tmp_2           (dadd      ) [ 00000000000000000000000000000000000001100]
tmp_3           (fptrunc   ) [ 00000000000000000000000000000000000000011]
agg_result_ret  (call      ) [ 00000000100000001000000010000000100000001]
br_ln149        (br        ) [ 00000000100000001000000010000000100000001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arctan_V268">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arctan_V268"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordicSin_fix"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="x_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="38" class="1005" name="agg_result_0_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="40" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_0 (phireg) "/>
</bind>
</comp>

<comp id="41" class="1004" name="agg_result_0_phi_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="8" slack="2"/>
<pin id="43" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="8" slack="1"/>
<pin id="45" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="46" dir="0" index="4" bw="8" slack="7"/>
<pin id="47" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="48" dir="0" index="6" bw="8" slack="0"/>
<pin id="49" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="50" dir="0" index="8" bw="8" slack="3"/>
<pin id="51" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="10" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_0/16 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_cordicSin_fix_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="1"/>
<pin id="56" dir="0" index="2" bw="6" slack="0"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_ret3/7 p_Val2_49/15 p_Val2_48/23 p_Val2_s/31 agg_result_ret/39 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="1"/>
<pin id="62" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_1/13 tmp_8/21 tmp_5/29 tmp_3/37 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="2"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_2/4 tmp_4/5 tmp_7/6 tmp_s/7 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="1"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_9/3 tmp_10/4 tmp_11/5 tmp_12/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="4"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148/4 and_ln151/5 and_ln154/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/16 sub_ln703_1/24 sub_ln703/32 "/>
</bind>
</comp>

<comp id="99" class="1005" name="reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_7 tmp_4 tmp_2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_8 tmp_5 tmp_3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bitcast_ln148_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="2"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln148/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="0" index="3" bw="7" slack="0"/>
<pin id="117" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln148_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln148_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln148_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="52" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148_1/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="or_ln148_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="and_ln157_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="3"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="and_ln157_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157_1/7 "/>
</bind>
</comp>

<comp id="156" class="1005" name="x_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="170" class="1005" name="or_ln148_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln148 "/>
</bind>
</comp>

<comp id="176" class="1005" name="and_ln148_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="11"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln148 "/>
</bind>
</comp>

<comp id="180" class="1005" name="and_ln151_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="10"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln151 "/>
</bind>
</comp>

<comp id="184" class="1005" name="and_ln154_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="9"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln154 "/>
</bind>
</comp>

<comp id="188" class="1005" name="and_ln157_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="8"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln157_1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="agg_result_ret3_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="7"/>
<pin id="194" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="agg_result_ret3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="sub_ln703_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="sub_ln703_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="2"/>
<pin id="204" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

<comp id="207" class="1005" name="agg_result_ret_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="3"/>
<pin id="209" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="66"><net_src comp="32" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="74" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="53" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="92" pin="2"/><net_sink comp="41" pin=6"/></net>

<net id="102"><net_src comp="67" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="107"><net_src comp="60" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="109" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="112" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="122" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="126" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="149"><net_src comp="74" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="82" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="32" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="165"><net_src comp="63" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="173"><net_src comp="138" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="179"><net_src comp="87" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="87" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="87" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="150" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="53" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="41" pin=4"/></net>

<net id="200"><net_src comp="92" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="205"><net_src comp="92" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="210"><net_src comp="53" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="41" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cordic360_Sin_fixed : x | {1 }
	Port: cordic360_Sin_fixed : arctan_V268 | {7 8 15 16 23 24 31 32 39 40 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp_6 : 1
		trunc_ln148 : 1
		icmp_ln148 : 2
		icmp_ln148_1 : 2
		or_ln148 : 3
		and_ln148 : 3
		br_ln148 : 3
	State 5
		and_ln151 : 1
		br_ln151 : 1
	State 6
		and_ln154 : 1
		br_ln154 : 1
	State 7
		and_ln157 : 1
		and_ln157_1 : 1
		br_ln157 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		sub_ln703_2 : 1
		agg_result_0 : 2
		ret_ln161 : 3
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		sub_ln703_1 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		sub_ln703 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   dadd   |        grp_fu_67        |    3    |    0    |   445   |   1149  |
|----------|-------------------------|---------|---------|---------|---------|
|   call   | grp_cordicSin_fix_fu_53 |    0    |  7.076  |   306   |   911   |
|----------|-------------------------|---------|---------|---------|---------|
|   dcmp   |        grp_fu_74        |    0    |    0    |   130   |   469   |
|          |        grp_fu_82        |    0    |    0    |   130   |   469   |
|----------|-------------------------|---------|---------|---------|---------|
|  fptrunc |        grp_fu_60        |    0    |    0    |   128   |   277   |
|----------|-------------------------|---------|---------|---------|---------|
|   fpext  |        grp_fu_63        |    0    |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln148_fu_126    |    0    |    0    |    0    |    13   |
|          |   icmp_ln148_1_fu_132   |    0    |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|---------|
|    sub   |        grp_fu_92        |    0    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|---------|
|          |        grp_fu_87        |    0    |    0    |    0    |    2    |
|    and   |     and_ln157_fu_145    |    0    |    0    |    0    |    2    |
|          |    and_ln157_1_fu_150   |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|    or    |     or_ln148_fu_138     |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |    x_read_read_fu_32    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|partselect|       tmp_6_fu_112      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |    trunc_ln148_fu_122   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    3    |  7.076  |   1239  |   3478  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  agg_result_0_reg_38  |    8   |
|agg_result_ret3_reg_192|    8   |
| agg_result_ret_reg_207|    8   |
|   and_ln148_reg_176   |    1   |
|   and_ln151_reg_180   |    1   |
|   and_ln154_reg_184   |    1   |
|  and_ln157_1_reg_188  |    1   |
|    or_ln148_reg_170   |    1   |
|        reg_104        |   32   |
|         reg_99        |   64   |
|  sub_ln703_1_reg_197  |    8   |
|   sub_ln703_reg_202   |    8   |
|      tmp_reg_162      |   64   |
|     x_read_reg_156    |   32   |
+-----------------------+--------+
|         Total         |   237  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_cordicSin_fix_fu_53 |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_63        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_67        |  p1  |   3  |  64  |   192  |
|        grp_fu_74        |  p1  |   4  |  64  |   256  ||    9    |
|        grp_fu_87        |  p0  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   578  || 8.98225 ||    36   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    7   |  1239  |  3478  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   36   |
|  Register |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   16   |  1476  |  3514  |
+-----------+--------+--------+--------+--------+
