Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac3a70111e73463cb61bf4988dbaadc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fixed_posit_m1_tb_behav xil_defaultlib.fixed_posit_m1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.frac_mult
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.fixed_posit_m1
Compiling module xil_defaultlib.fixed_posit_m1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fixed_posit_m1_tb_behav
