updated test.py:


import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles

IDLE     = 0b00
WARN     = 0b01
FAULT    = 0b10
SHUTDOWN = 0b11

def pack_inputs(voltage=8, current=0, temp=0, safe_reset=0):
    return ((voltage & 0xF) |
            ((current & 0x3) << 4) |
            ((temp    & 0x1) << 6) |
            ((safe_reset & 0x1) << 7))

def get_state(dut):       return (int(dut.uo_out.value) >> 3) & 0x3
def get_soc(dut):         return (int(dut.uo_out.value) >> 5) & 0x3
def get_fault(dut):       return (int(dut.uo_out.value) >> 0) & 0x1
def get_shutdown(dut):    return (int(dut.uo_out.value) >> 1) & 0x1
def get_thermal(dut):     return (int(dut.uo_out.value) >> 2) & 0x1
def get_overcurrent(dut): return (int(dut.uo_out.value) >> 7) & 0x1

async def do_reset(dut):
    cocotb.start_soon(Clock(dut.clk, 100, unit="ns").start())
    dut.ena.value    = 1
    dut.ui_in.value  = 0
    dut.uio_in.value = 0
    dut.rst_n.value  = 0
    await ClockCycles(dut.clk, 5)
    dut.rst_n.value  = 1
    await ClockCycles(dut.clk, 3)

async def apply_and_settle(dut, val, cycles=3):
    dut.ui_in.value = val
    await ClockCycles(dut.clk, cycles)

# CRITICAL voltage values per RTL:
#   voltage=0  -> volt_valid=0, volt_crit=0  -> NO FAULT (invalid sensor)
#   voltage=1  -> volt_valid=1, volt_crit=1  -> FAULT (undervoltage critical)
#   voltage=14 -> volt_valid=1, volt_crit=1  -> FAULT (overvoltage critical)
#   voltage=15 -> volt_valid=1, volt_crit=1  -> FAULT (overvoltage critical)
#   voltage=2,3,12,13 -> volt_warn            -> WARN
#   voltage=4..11     -> volt_normal          -> IDLE

CRIT_LOW  = 1   # lowest valid critical voltage
CRIT_HIGH = 15  # highest critical voltage (overvoltage)
SAFE      = 8   # safe normal voltage

@cocotb.test()
async def test_01_reset(dut):
    await do_reset(dut)
    assert get_state(dut)       == IDLE, f"Expected IDLE after reset, got {get_state(dut)}"
    assert get_fault(dut)       == 0
    assert get_shutdown(dut)    == 0
    assert get_thermal(dut)     == 0
    assert get_overcurrent(dut) == 0

@cocotb.test()
async def test_02_idle_normal(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=SAFE), cycles=3)
    assert get_state(dut) == IDLE,  f"Expected IDLE, got {get_state(dut)}"
    assert get_fault(dut) == 0
    assert get_soc(dut)   == 0b10,  f"Expected SOC=2, got {get_soc(dut)}"

@cocotb.test()
async def test_03_idle_to_warn_voltage(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=2), cycles=3)
    assert get_state(dut)    == WARN, f"Expected WARN for volt=2, got {get_state(dut)}"
    assert get_fault(dut)    == 1
    assert get_shutdown(dut) == 0

@cocotb.test()
async def test_04_idle_to_warn_current(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=SAFE, current=1), cycles=3)
    assert get_state(dut)       == WARN, f"Expected WARN for current=1, got {get_state(dut)}"
    assert get_overcurrent(dut) == 0

@cocotb.test()
async def test_05_warn_hysteresis_recovery(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=2), cycles=3)
    assert get_state(dut) == WARN

    dut.ui_in.value = pack_inputs(voltage=SAFE)
    for i in range(7):
        await ClockCycles(dut.clk, 1)
        assert get_state(dut) == WARN, f"Should stay WARN during hysteresis (cycle {i+1})"

    await ClockCycles(dut.clk, 2)
    assert get_state(dut) == IDLE, f"Expected IDLE after hysteresis, got {get_state(dut)}"

@cocotb.test()
async def test_06_direct_idle_to_fault(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=CRIT_LOW), cycles=3)
    assert get_state(dut) == FAULT, f"Expected FAULT for volt={CRIT_LOW}, got {get_state(dut)}"
    assert get_fault(dut) == 1
    assert get_soc(dut)   == 0b00

@cocotb.test()
async def test_07_sticky_fault_latch(dut):
    await do_reset(dut)
    # Use voltage=1 (valid critical) to enter FAULT
    await apply_and_settle(dut, pack_inputs(voltage=CRIT_LOW), cycles=3)
    assert get_state(dut) == FAULT, f"Expected FAULT entry, got {get_state(dut)}"

    # Return to safe voltage WITHOUT safe_reset — fault must remain sticky
    dut.ui_in.value = pack_inputs(voltage=SAFE)
    for i in range(5):
        await ClockCycles(dut.clk, 1)
        assert get_state(dut) == FAULT, \
            f"Fault should be sticky at cycle {i+1}, got {get_state(dut)}"

@cocotb.test()
async def test_08_fault_cleared_by_safe_reset(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=CRIT_LOW), cycles=3)
    assert get_state(dut) == FAULT, f"Expected FAULT, got {get_state(dut)}"

    # safe_reset=1 with safe voltage should clear
    await apply_and_settle(dut, pack_inputs(voltage=SAFE, safe_reset=1), cycles=3)
    assert get_state(dut) == IDLE, f"Expected IDLE after safe_reset, got {get_state(dut)}"
    assert get_fault(dut) == 0

@cocotb.test()
async def test_09_overcurrent_fault(dut):
    for level in [2, 3]:
        await do_reset(dut)
        await apply_and_settle(dut, pack_inputs(voltage=SAFE, current=level), cycles=3)
        assert get_state(dut)       == FAULT, \
            f"current={level}: expected FAULT, got {get_state(dut)}"
        assert get_overcurrent(dut) == 1

@cocotb.test()
async def test_10_thermal_latch_sticky(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=SAFE, temp=1), cycles=3)

    # Remove temp flag — thermal latch must hold
    await apply_and_settle(dut, pack_inputs(voltage=SAFE, temp=0), cycles=2)
    assert get_thermal(dut) == 1, "Thermal latch should remain after temp goes low"

    # safe_reset clears it
    await apply_and_settle(dut, pack_inputs(voltage=SAFE, safe_reset=1), cycles=3)
    assert get_state(dut) == IDLE, f"Expected IDLE after thermal+safe_reset, got {get_state(dut)}"

@cocotb.test()
async def test_11_watchdog_escalation(dut):
    await do_reset(dut)
    # Use voltage=1 (valid critical) to enter FAULT
    await apply_and_settle(dut, pack_inputs(voltage=CRIT_LOW), cycles=3)
    assert get_state(dut) == FAULT, f"Expected FAULT, got {get_state(dut)}"

    # Watchdog counter fires at wdog_cnt==15.
    # Already spent 3 cycles in FAULT. Wait 11 more = 14 total — still FAULT.
    await ClockCycles(dut.clk, 11)
    assert get_state(dut)    == FAULT, f"Should still be FAULT before watchdog fires"
    assert get_shutdown(dut) == 0

    # Push past watchdog threshold (a few extra to cover GL timing)
    await ClockCycles(dut.clk, 5)
    assert get_state(dut)    == SHUTDOWN, \
        f"Expected SHUTDOWN after watchdog, got {get_state(dut)}"
    assert get_shutdown(dut) == 1

@cocotb.test()
async def test_12_soc_all_levels(dut):
    test_cases = [
        (1,  0b00),   # volt_crit low  -> SOC=0
        (2,  0b01),   # volt_warn low  -> SOC=1
        (4,  0b01),
        (5,  0b10),
        (10, 0b10),
        (11, 0b11),
        (15, 0b11),   # volt_crit high -> SOC=3
    ]
    for voltage, expected_soc in test_cases:
        await do_reset(dut)
        await apply_and_settle(dut, pack_inputs(voltage=voltage), cycles=3)
        assert get_soc(dut) == expected_soc, \
            f"voltage={voltage}: expected SOC={expected_soc:#04b}, got {get_soc(dut):#04b}"

@cocotb.test()
async def test_13_shutdown_recovery(dut):
    await do_reset(dut)
    # Enter FAULT with valid critical voltage
    await apply_and_settle(dut, pack_inputs(voltage=CRIT_LOW), cycles=3)
    assert get_state(dut) == FAULT, f"Expected FAULT, got {get_state(dut)}"

    # Wait for watchdog to fire (15+ cycles in FAULT state)
    await ClockCycles(dut.clk, 20)
    assert get_state(dut) == SHUTDOWN, f"Expected SHUTDOWN, got {get_state(dut)}"

    # Recover from SHUTDOWN with safe_reset
    await apply_and_settle(dut, pack_inputs(voltage=SAFE, safe_reset=1), cycles=3)
    assert get_state(dut)    == IDLE, \
        f"Expected IDLE after shutdown recovery, got {get_state(dut)}"
    assert get_shutdown(dut) == 0

@cocotb.test()
async def test_14_warn_to_fault_mid_recovery(dut):
    await do_reset(dut)
    # Enter WARN via warn-range voltage
    await apply_and_settle(dut, pack_inputs(voltage=2), cycles=3)
    assert get_state(dut) == WARN, f"Expected WARN initially, got {get_state(dut)}"

    # Start recovering — 3 cycles of safe voltage (partial hysteresis, not done yet)
    dut.ui_in.value = pack_inputs(voltage=SAFE)
    await ClockCycles(dut.clk, 3)
    assert get_state(dut) == WARN, f"Should still be WARN mid-recovery, got {get_state(dut)}"

    # Inject CRITICAL fault mid-recovery — FSM must jump to FAULT immediately
    # Use overcurrent (current=2) which is an unambiguous crit path via curr_crit
    # and doesn't rely on volt_valid, avoiding the voltage=0 trap
    await apply_and_settle(dut, pack_inputs(voltage=SAFE, current=2), cycles=3)
    assert get_state(dut) == FAULT, \
        f"Expected FAULT after critical inject mid-recovery, got {get_state(dut)}"

@cocotb.test()
async def test_15_overvoltage(dut):
    await do_reset(dut)
    await apply_and_settle(dut, pack_inputs(voltage=CRIT_HIGH), cycles=3)
    assert get_state(dut) == FAULT, \
        f"Expected FAULT on overvoltage (volt={CRIT_HIGH}), got {get_state(dut)}"
    assert get_soc(dut)   == 0b11, f"Expected SOC=3 at max voltage, got {get_soc(dut)}"
