$date
	Wed Jun 03 07:12:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! c $end
$var wire 1 " b $end
$var wire 1 # a $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut1 $end
$var wire 1 # a $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$scope module uut2 $end
$var wire 1 " a $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$scope module uut3 $end
$var wire 1 ! a $end
$var wire 1 $ x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#20000
1"
0!
1$
#40000
1#
1%
#60000
0#
1!
0$
#80000
