/**---------------------------------------------------
 * Serial to Parallel
 *----------------------------------------------------*/
module I2S_SCP (
    BCLK, LRCLK, DIN, LATCH, DATA_32
);

inout BCLK, LRCLK, DIN;
output reg LATCH;
output [31:0] DATA_32;

reg previous_clk_lr;
reg [8:0] cnt;
reg [31:0] data_lr_32;
reg [64:0] tmp_data64;  // シフトレジスタ、64bit分のデータ保存

always @(posedge BCLK) begin
    tmp_data64 = tmp_data64 << 1;
    tmp_data64[0] = DIN;
    if (previous_clk_lr == 1 && LRCLK == 0) begin
        DATA_32[31:16] <= tmp_data64[63:48];
        DATA_32[15:0]  <= tmp_data64[31:16];
        LATCH <= 1'b1;
        cnt <= 9'b0;
    end

    if (CNT == 9'b1) begin
        LATCH <= 1'b0;
    end

    cnt <= cnt + 9'b1;
    previous_clk_lr <= LRCLK;
end

endmodule