CR1:
  ARPE:
    Disabled: [0, "TIMx_APRR register is not buffered"]
    Enabled: [1, "TIMx_APRR register is buffered"]
  URS:
    AnyEvent: [0, "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request"]
    CounterOnly: [1, "Only counter overflow/underflow generates an update interrupt or DMA request"]
  UDIS:
    Enabled: [0, "Update event enabled"]
    Disabled: [1, "Update event disabled"]
  CEN:
    Disabled: [0, "Counter disabled"]
    Enabled: [1, "Counter enabled"]
DIER:
  UIE:
    Disabled: [0, "Update interrupt disabled"]
    Enabled: [1, "Update interrupt enabled"]
SR:
  UIF:
    Clear: [0, "No update occurred"]
    UpdatePending: [1, "Update interrupt pending."]
EGR:
  UG:
    Update: [1, "Re-initializes the timer counter and generates an update of the registers."]
PSC:
  PSC: [0, 65535]
