 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : newMAC_v2
Version: T-2022.03-SP5
Date   : Fri Jan 16 19:12:24 2026
****************************************

Operating Conditions: WCCOM   Library: tcbn65lphvtwc_ccs
Wire Load Model Mode: segmented

  Startpoint: MUL_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MUL_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER         ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MUL_CNT_reg[0]/CP (DFCNQD1HVT)           0.00       0.00 r
  MUL_CNT_reg[0]/Q (DFCNQD1HVT)            0.49       0.49 r
  U169/ZN (NR2D0HVT)                       0.11       0.60 f
  MUL_CNT_reg[0]/D (DFCNQD1HVT)            0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  MUL_CNT_reg[0]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: MUL_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER         ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MUL_CNT_reg[2]/CP (DFCNQD1HVT)           0.00       0.00 r
  MUL_CNT_reg[2]/Q (DFCNQD1HVT)            0.51       0.51 f
  U173/ZN (INVD0HVT)                       0.10       0.61 r
  U175/ZN (NR2D0HVT)                       0.10       0.71 f
  output_valid_reg/D (DFCNQD1HVT)          0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  output_valid_reg/CP (DFCNQD1HVT)         0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: MUL_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MUL_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER         ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MUL_CNT_reg[2]/CP (DFCNQD1HVT)           0.00       0.00 r
  MUL_CNT_reg[2]/Q (DFCNQD1HVT)            0.51       0.51 f
  U173/ZN (INVD0HVT)                       0.10       0.61 r
  U176/ZN (AOI21D0HVT)                     0.14       0.75 f
  MUL_CNT_reg[2]/D (DFCNQD1HVT)            0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  MUL_CNT_reg[2]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: MUL_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MUL_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER         ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MUL_CNT_reg[0]/CP (DFCNQD1HVT)           0.00       0.00 r
  MUL_CNT_reg[0]/Q (DFCNQD1HVT)            0.52       0.52 f
  U177/Z (OA21D0HVT)                       0.27       0.80 f
  MUL_CNT_reg[1]/D (DFCNQD1HVT)            0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  MUL_CNT_reg[1]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.13       0.33
  data required time                                  0.33
  -----------------------------------------------------------
  data required time                                  0.33
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: output_result_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[0]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[0]/Q (DFCNQD1HVT)                     0.66       0.66 f
  U141/Z (OA211D0HVT)                                     0.39       1.05 f
  output_result_reg[0]/D (DFCNQD1HVT)                     0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[0]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: output_result_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[16]/CP (DFCNQD1HVT)                   0.00       0.00 r
  output_result_reg[16]/Q (DFCNQD1HVT)                    0.66       0.66 f
  U151/ZN (OAI211D0HVT)                                   0.26       0.92 r
  U152/ZN (XNR2D0HVT)                                     0.32       1.24 f
  output_result_reg[16]/D (DFCNQD1HVT)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[16]/CP (DFCNQD1HVT)                   0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: output_result_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[1]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[1]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U153/ZN (INR2D0HVT)                                     0.26       0.92 f
  intadd_0/U16/S (FA1D0HVT)                               0.38       1.30 f
  output_result_reg[1]/D (DFCNQD1HVT)                     0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[1]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: output_result_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[15]/CP (DFCNQD1HVT)                   0.00       0.00 r
  output_result_reg[15]/Q (DFCNQD1HVT)                    0.65       0.65 f
  U168/ZN (INR2D0HVT)                                     0.26       0.92 f
  intadd_0/U2/S (FA1D0HVT)                                0.38       1.30 f
  output_result_reg[15]/D (DFCNQD1HVT)                    0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[15]/CP (DFCNQD1HVT)                   0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: output_result_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[14]/CP (DFCNQD1HVT)                   0.00       0.00 r
  output_result_reg[14]/Q (DFCNQD1HVT)                    0.65       0.65 f
  U167/ZN (INR2D0HVT)                                     0.26       0.92 f
  intadd_0/U3/S (FA1D0HVT)                                0.38       1.30 f
  output_result_reg[14]/D (DFCNQD1HVT)                    0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[14]/CP (DFCNQD1HVT)                   0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: output_result_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[13]/CP (DFCNQD1HVT)                   0.00       0.00 r
  output_result_reg[13]/Q (DFCNQD1HVT)                    0.65       0.65 f
  U166/ZN (INR2D0HVT)                                     0.26       0.92 f
  intadd_0/U4/S (FA1D0HVT)                                0.38       1.30 f
  output_result_reg[13]/D (DFCNQD1HVT)                    0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[13]/CP (DFCNQD1HVT)                   0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: output_result_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[11]/CP (DFCNQD1HVT)                   0.00       0.00 r
  output_result_reg[11]/Q (DFCNQD1HVT)                    0.65       0.65 f
  U164/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U6/S (FA1D0HVT)                                0.42       1.33 f
  output_result_reg[11]/D (DFCNQD1HVT)                    0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[11]/CP (DFCNQD1HVT)                   0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[10]/CP (DFCNQD1HVT)                   0.00       0.00 r
  output_result_reg[10]/Q (DFCNQD1HVT)                    0.65       0.65 f
  U163/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U7/S (FA1D0HVT)                                0.42       1.33 f
  output_result_reg[10]/D (DFCNQD1HVT)                    0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[10]/CP (DFCNQD1HVT)                   0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[9]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[9]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U162/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U8/S (FA1D0HVT)                                0.42       1.33 f
  output_result_reg[9]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[9]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[8]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[8]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U161/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U9/S (FA1D0HVT)                                0.42       1.33 f
  output_result_reg[8]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[8]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[7]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[7]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U160/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U10/S (FA1D0HVT)                               0.42       1.33 f
  output_result_reg[7]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[7]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[6]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[6]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U159/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U11/S (FA1D0HVT)                               0.42       1.33 f
  output_result_reg[6]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[6]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[5]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[5]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U158/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U12/S (FA1D0HVT)                               0.42       1.33 f
  output_result_reg[5]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[5]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[4]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[4]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U157/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U13/S (FA1D0HVT)                               0.42       1.33 f
  output_result_reg[4]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[4]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[3]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[3]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U156/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U14/S (FA1D0HVT)                               0.42       1.33 f
  output_result_reg[3]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[3]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: output_result_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v2_8
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v2          ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[2]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[2]/Q (DFCNQD1HVT)                     0.65       0.65 f
  U155/ZN (INR2D0HVT)                                     0.25       0.90 f
  intadd_0/U15/S (FA1D0HVT)                               0.42       1.33 f
  output_result_reg[2]/D (DFCNQD1HVT)                     0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[2]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.13       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


1
