{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480803515295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480803515301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 17:18:35 2016 " "Processing started: Sat Dec 03 17:18:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480803515301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803515301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minesweeper -c Minesweeper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minesweeper -c Minesweeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803515301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480803515839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480803515839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Main.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803535214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803535214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object1 minesweeper.v(123) " "Verilog HDL Implicit Net warning at minesweeper.v(123): created implicit net for \"Object1\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object2 minesweeper.v(131) " "Verilog HDL Implicit Net warning at minesweeper.v(131): created implicit net for \"Object2\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object3 minesweeper.v(139) " "Verilog HDL Implicit Net warning at minesweeper.v(139): created implicit net for \"Object3\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object4 minesweeper.v(146) " "Verilog HDL Implicit Net warning at minesweeper.v(146): created implicit net for \"Object4\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object5 minesweeper.v(153) " "Verilog HDL Implicit Net warning at minesweeper.v(153): created implicit net for \"Object5\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object6 minesweeper.v(160) " "Verilog HDL Implicit Net warning at minesweeper.v(160): created implicit net for \"Object6\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object7 minesweeper.v(167) " "Verilog HDL Implicit Net warning at minesweeper.v(167): created implicit net for \"Object7\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object8 minesweeper.v(174) " "Verilog HDL Implicit Net warning at minesweeper.v(174): created implicit net for \"Object8\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object9 minesweeper.v(181) " "Verilog HDL Implicit Net warning at minesweeper.v(181): created implicit net for \"Object9\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object10 minesweeper.v(188) " "Verilog HDL Implicit Net warning at minesweeper.v(188): created implicit net for \"Object10\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object11 minesweeper.v(195) " "Verilog HDL Implicit Net warning at minesweeper.v(195): created implicit net for \"Object11\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object12 minesweeper.v(202) " "Verilog HDL Implicit Net warning at minesweeper.v(202): created implicit net for \"Object12\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object13 minesweeper.v(209) " "Verilog HDL Implicit Net warning at minesweeper.v(209): created implicit net for \"Object13\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object14 minesweeper.v(216) " "Verilog HDL Implicit Net warning at minesweeper.v(216): created implicit net for \"Object14\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object15 minesweeper.v(223) " "Verilog HDL Implicit Net warning at minesweeper.v(223): created implicit net for \"Object15\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object16 minesweeper.v(230) " "Verilog HDL Implicit Net warning at minesweeper.v(230): created implicit net for \"Object16\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object17 minesweeper.v(237) " "Verilog HDL Implicit Net warning at minesweeper.v(237): created implicit net for \"Object17\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object18 minesweeper.v(244) " "Verilog HDL Implicit Net warning at minesweeper.v(244): created implicit net for \"Object18\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object19 minesweeper.v(251) " "Verilog HDL Implicit Net warning at minesweeper.v(251): created implicit net for \"Object19\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object20 minesweeper.v(258) " "Verilog HDL Implicit Net warning at minesweeper.v(258): created implicit net for \"Object20\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object21 minesweeper.v(265) " "Verilog HDL Implicit Net warning at minesweeper.v(265): created implicit net for \"Object21\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object22 minesweeper.v(272) " "Verilog HDL Implicit Net warning at minesweeper.v(272): created implicit net for \"Object22\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object23 minesweeper.v(279) " "Verilog HDL Implicit Net warning at minesweeper.v(279): created implicit net for \"Object23\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object24 minesweeper.v(286) " "Verilog HDL Implicit Net warning at minesweeper.v(286): created implicit net for \"Object24\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object25 minesweeper.v(293) " "Verilog HDL Implicit Net warning at minesweeper.v(293): created implicit net for \"Object25\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object26 minesweeper.v(300) " "Verilog HDL Implicit Net warning at minesweeper.v(300): created implicit net for \"Object26\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object27 minesweeper.v(307) " "Verilog HDL Implicit Net warning at minesweeper.v(307): created implicit net for \"Object27\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 307 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object28 minesweeper.v(314) " "Verilog HDL Implicit Net warning at minesweeper.v(314): created implicit net for \"Object28\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object29 minesweeper.v(321) " "Verilog HDL Implicit Net warning at minesweeper.v(321): created implicit net for \"Object29\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 321 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object30 minesweeper.v(328) " "Verilog HDL Implicit Net warning at minesweeper.v(328): created implicit net for \"Object30\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object31 minesweeper.v(335) " "Verilog HDL Implicit Net warning at minesweeper.v(335): created implicit net for \"Object31\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 335 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object32 minesweeper.v(342) " "Verilog HDL Implicit Net warning at minesweeper.v(342): created implicit net for \"Object32\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 342 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object33 minesweeper.v(349) " "Verilog HDL Implicit Net warning at minesweeper.v(349): created implicit net for \"Object33\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object34 minesweeper.v(356) " "Verilog HDL Implicit Net warning at minesweeper.v(356): created implicit net for \"Object34\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object35 minesweeper.v(363) " "Verilog HDL Implicit Net warning at minesweeper.v(363): created implicit net for \"Object35\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 363 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object36 minesweeper.v(370) " "Verilog HDL Implicit Net warning at minesweeper.v(370): created implicit net for \"Object36\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 370 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object37 minesweeper.v(377) " "Verilog HDL Implicit Net warning at minesweeper.v(377): created implicit net for \"Object37\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object38 minesweeper.v(387) " "Verilog HDL Implicit Net warning at minesweeper.v(387): created implicit net for \"Object38\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_108 minesweeper.v(394) " "Verilog HDL Implicit Net warning at minesweeper.v(394): created implicit net for \"CLK_108\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked minesweeper.v(394) " "Verilog HDL Implicit Net warning at minesweeper.v(394): created implicit net for \"locked\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803535265 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(393) " "Verilog HDL Instantiation warning at minesweeper.v(393): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 393 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803535269 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(394) " "Verilog HDL Instantiation warning at minesweeper.v(394): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 394 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803535269 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(399) " "Verilog HDL Instantiation warning at minesweeper.v(399): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 399 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803535269 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(400) " "Verilog HDL Instantiation warning at minesweeper.v(400): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 400 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803535270 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(1942) " "Verilog HDL Instantiation warning at minesweeper.v(1942): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1942 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803535291 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Minesweeper " "Top-level design entity \"Minesweeper\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1480803535292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 46 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480803535424 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 03 17:18:55 2016 " "Processing ended: Sat Dec 03 17:18:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480803535424 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480803535424 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480803535424 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803535424 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 46 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 46 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803536036 ""}
