0.6
2017.4
Dec 15 2017
21:07:18
D:/workspace-verilog/cs202-cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1684083577,verilog,,,,glbl,,,,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sim_1/new/sim.v,1684153271,verilog,,,,sim,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/sim/IMem.v,1684151587,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,IMem,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/sim/RAM.v,1684151584,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/sim/IMem.v,,RAM,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v,1684085165,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/ALU.v,,cpuclk,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1684085165,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/ALU.v,1684151156,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/Controller.v,,ALU,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/Controller.v,1684139661,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v,,Controller,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v,1684152056,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v,,DMemory,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v,1684151156,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v,,IDecoder,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v,1684152006,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/PC.v,,IFetch,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/PC.v,1684089319,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v,,PC,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v,1684151156,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/Top.v,,Sign_Extend,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/new/Top.v,1684153183,verilog,,D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sim_1/new/sim.v,,Top,,,../../../../cpu.srcs/sources_1/ip/cpuclk,,,,,
