 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w axi4stream_vip_v1_1_6 -b axi4stream_vip_v1_1_6  -b axi4stream_vip_v1_1_6 -b xilinx_vip -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi4stream_vip_v1_1_6" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi4stream_vip_v1_1_6" -tmp "C:\Users\lucas\AppData\Local\Temp\36812_1816604421" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4stream_vip_v1_1/hdl/axi4stream_vip_v1_1_vl_rfs.sv"   -sv2k12  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 