------------------------------------------------------------------
-- alt2gxb_reconfig parameterized megafunction include file
-- Generated with 'clearbox' loader - do not edit
------------------------------------------------------------------
FUNCTION alt2gxb_reconfig (
	aeq_fromgxb[aeq_fromgxb_width-1..0],
	ctrl_address[avmm_slave_addr_width-1..0],
	ctrl_read,
	ctrl_write,
	ctrl_writedata[avmm_slave_wdata_width-1..0],
	gxb_address[3-1..0],
	logical_channel_address[CHANNEL_ADDRESS_WIDTH-1..0],
	logical_tx_pll_sel[LOGICAL_PLL_SEL_WIDTH-1..0],
	logical_tx_pll_sel_en,
	offset_cancellation_reset,
	rate_switch_ctrl[2-1..0],
	read,
	reconfig_address[MIF_ADDRESS_WIDTH-1..0],
	reconfig_clk,
	reconfig_data[16-1..0],
	reconfig_data_mask[16-1..0],
	reconfig_fromgxb[RECONFIG_FROMGXB_WIDTH-1..0],
	reconfig_mode_sel[RECONFIG_MODE_SEL_WIDTH-1..0],
	reconfig_reset,
	reset_reconfig_address,
	rx_eqctrl[BASE_PORT_WIDTH*4-1..0],
	rx_eqdcgain[BASE_PORT_WIDTH*RX_EQDCGAIN_PORT_WIDTH-1..0],
	rx_tx_duplex_sel[2-1..0],
	start,
	transceiver_init,
	tx_preemp_0t[BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_1t[BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_1ta[BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_1tb[BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_2t[BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_vodctrl[BASE_PORT_WIDTH*3-1..0],
	tx_vodctrla[BASE_PORT_WIDTH*3-1..0],
	write_all
)
WITH (
	aeq_fromgxb_width = 6,
	AEQ_MODE,
	aeq_togxb_width = 4,
	AEQ_TRANSLATE_EQS,
	avmm_slave_addr_width = 16,
	avmm_slave_rdata_width = 16,
	avmm_slave_wdata_width = 16,
	BASE_PORT_WIDTH = 1,
	CHANNEL_ADDRESS_WIDTH = 1,
	DATA_LATENCY,
	ENABLE_AEQ,
	enable_arriaii_ext_eq,
	enable_arriaii_ext_preemp,
	ENABLE_BUF_CAL,
	ENABLE_BUF_CAL_FUNC_SIM,
	ENABLE_CHL_ADDR_FOR_ANALOG_CTRL,
	ENABLE_DFE,
	ENABLE_EYE_MONITOR,
	enable_full_write,
	ENABLE_ILLEGAL_MODE_CHECK,
	ENABLE_RX_TX_DUPLEX_SEL,
	ENABLE_SELF_RECOVERY,
	ENABLE_STRATIXIV_RX_EQUALIZATION,
	LOGICAL_PLL_SEL_WIDTH = 1,
	MIF_ADDRESS_WIDTH = 5,
	NUMBER_OF_CHANNELS,
	NUMBER_OF_RECONFIG_PORTS,
	READ_BASE_PORT_WIDTH = 1,
	RECONFIG_FROMGXB_WIDTH = 1,
	RECONFIG_MODE_SEL_WIDTH = 3,
	RECONFIG_TOGXB_WIDTH = 3,
	RX_EQDCGAIN_PORT_WIDTH = 2,
	TX_PREEMP_PORT_WIDTH = 4
)
RETURNS (
	adce_cal_busy,
	aeq_togxb[aeq_togxb_width-1..0],
	busy,
	channel_reconfig_done,
	conv_error[NUMBER_OF_CHANNELS-1..0],
	ctrl_readdata[avmm_slave_rdata_width-1..0],
	ctrl_waitrequest,
	data_valid,
	eqout[3..0],
	error,
	rate_switch_out[2-1..0],
	reconfig_address_en,
	reconfig_address_out[MIF_ADDRESS_WIDTH-1..0],
	reconfig_data_out[16-1..0],
	reconfig_togxb[RECONFIG_TOGXB_WIDTH-1..0],
	rx_eqctrl_out[READ_BASE_PORT_WIDTH*4-1..0],
	rx_eqdcgain_out[READ_BASE_PORT_WIDTH*RX_EQDCGAIN_PORT_WIDTH-1..0],
	timeout,
	tx_preemp_0t_out[READ_BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_1t_out[READ_BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_1ta_out[READ_BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_1tb_out[READ_BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_preemp_2t_out[READ_BASE_PORT_WIDTH*TX_PREEMP_PORT_WIDTH-1..0],
	tx_vodctrl_out[READ_BASE_PORT_WIDTH*3-1..0],
	tx_vodctrla_out[READ_BASE_PORT_WIDTH*3-1..0]
);
