[2021-09-09 09:59:24,599]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 09:59:24,599]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:59:24,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; ".

Peak memory: 14274560 bytes

[2021-09-09 09:59:24,926]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:59:25,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 09:59:25,052]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 09:59:25,052]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:59:25,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :74
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :74
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 7491584 bytes

[2021-09-09 09:59:25,080]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-09 11:57:04,611]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 11:57:04,612]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:57:04,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; ".

Peak memory: 14180352 bytes

[2021-09-09 11:57:04,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:57:05,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34508800 bytes

[2021-09-09 11:57:05,076]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 11:57:05,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:57:06,895]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :74
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :100
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14475264 bytes

[2021-09-09 11:57:06,896]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-09 13:27:08,188]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 13:27:08,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:27:08,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; ".

Peak memory: 14520320 bytes

[2021-09-09 13:27:08,477]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:27:08,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 13:27:08,650]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 13:27:08,650]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:27:10,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :74
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :99
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14581760 bytes

[2021-09-09 13:27:10,465]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-09 15:05:19,694]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 15:05:19,694]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:05:19,694]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:05:19,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34435072 bytes

[2021-09-09 15:05:19,830]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 15:05:19,830]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:05:21,847]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :106
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14602240 bytes

[2021-09-09 15:05:21,848]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-09 15:34:23,746]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 15:34:23,746]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:34:23,747]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:34:23,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34779136 bytes

[2021-09-09 15:34:23,883]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 15:34:23,883]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:34:25,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :106
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14487552 bytes

[2021-09-09 15:34:25,863]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-09 16:12:27,216]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 16:12:27,216]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:27,216]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:27,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34267136 bytes

[2021-09-09 16:12:27,382]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 16:12:27,382]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:29,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :106
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14532608 bytes

[2021-09-09 16:12:29,370]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-09 16:47:10,856]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 16:47:10,856]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:47:10,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:47:11,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 16:47:11,032]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 16:47:11,033]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:47:12,943]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :106
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14602240 bytes

[2021-09-09 16:47:12,944]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-09 17:23:30,970]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-09 17:23:30,970]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:30,970]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:31,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34570240 bytes

[2021-09-09 17:23:31,107]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-09 17:23:31,107]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:33,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :106
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14610432 bytes

[2021-09-09 17:23:33,120]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-13 23:28:48,696]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-13 23:28:48,696]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:48,697]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:48,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34320384 bytes

[2021-09-13 23:28:48,846]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-13 23:28:48,846]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:50,627]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :104
score:100
	Report mapping result:
		klut_size()     :150
		klut.num_gates():105
		max delay       :4
		max area        :104
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12582912 bytes

[2021-09-13 23:28:50,627]mapper_test.py:220:[INFO]: area: 105 level: 4
[2021-09-13 23:42:09,100]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-13 23:42:09,100]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:09,101]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:09,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34025472 bytes

[2021-09-13 23:42:09,224]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-13 23:42:09,224]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:09,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 7385088 bytes

[2021-09-13 23:42:09,265]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-14 08:58:34,047]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-14 08:58:34,047]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:34,048]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:34,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34467840 bytes

[2021-09-14 08:58:34,208]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-14 08:58:34,208]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:35,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :106
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14671872 bytes

[2021-09-14 08:58:35,947]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-14 09:21:07,594]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-14 09:21:07,595]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:07,595]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:07,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34054144 bytes

[2021-09-14 09:21:07,766]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-14 09:21:07,766]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:07,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 7802880 bytes

[2021-09-14 09:21:07,808]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-15 15:32:12,829]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-15 15:32:12,829]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:32:12,829]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:32:12,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34308096 bytes

[2021-09-15 15:32:12,943]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-15 15:32:12,943]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:32:14,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :106
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 14499840 bytes

[2021-09-15 15:32:14,572]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-15 15:54:31,576]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-15 15:54:31,576]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:31,576]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:31,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34177024 bytes

[2021-09-15 15:54:31,745]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-15 15:54:31,746]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:31,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6791168 bytes

[2021-09-15 15:54:31,773]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-18 14:02:45,134]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-18 14:02:45,135]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:45,135]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:45,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34332672 bytes

[2021-09-18 14:02:45,252]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-18 14:02:45,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:46,851]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12050432 bytes

[2021-09-18 14:02:46,852]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-18 16:27:18,552]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-18 16:27:18,552]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:27:18,552]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:18,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34054144 bytes

[2021-09-18 16:27:18,722]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-18 16:27:18,722]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:27:20,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11636736 bytes

[2021-09-18 16:27:20,326]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-22 08:58:15,258]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-22 08:58:15,259]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:15,259]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:15,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-09-22 08:58:15,372]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-22 08:58:15,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:16,182]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	Report mapping result:
		klut_size()     :141
		klut.num_gates():96
		max delay       :5
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11673600 bytes

[2021-09-22 08:58:16,182]mapper_test.py:220:[INFO]: area: 96 level: 5
[2021-09-22 11:26:00,078]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-22 11:26:00,079]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:00,079]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:00,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34275328 bytes

[2021-09-22 11:26:00,193]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-22 11:26:00,193]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:01,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12316672 bytes

[2021-09-22 11:26:01,855]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-23 16:44:55,805]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-23 16:44:55,806]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:55,806]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:55,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34131968 bytes

[2021-09-23 16:44:55,920]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-23 16:44:55,920]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:57,507]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
balancing!
	current map manager:
		current min nodes:146
		current min depth:10
rewriting!
	current map manager:
		current min nodes:146
		current min depth:10
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11952128 bytes

[2021-09-23 16:44:57,508]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-23 17:08:01,549]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-23 17:08:01,549]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:01,550]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:01,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34271232 bytes

[2021-09-23 17:08:01,666]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-23 17:08:01,666]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:03,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
balancing!
	current map manager:
		current min nodes:146
		current min depth:10
rewriting!
	current map manager:
		current min nodes:146
		current min depth:10
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12349440 bytes

[2021-09-23 17:08:03,386]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-23 18:09:33,065]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-23 18:09:33,065]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:33,065]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:33,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34299904 bytes

[2021-09-23 18:09:33,178]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-23 18:09:33,179]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:34,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
balancing!
	current map manager:
		current min nodes:146
		current min depth:10
rewriting!
	current map manager:
		current min nodes:146
		current min depth:10
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-09-23 18:09:34,781]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-27 16:36:42,058]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-27 16:36:42,059]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:42,059]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:42,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-09-27 16:36:42,220]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-27 16:36:42,221]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:43,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
balancing!
	current map manager:
		current min nodes:146
		current min depth:10
rewriting!
	current map manager:
		current min nodes:146
		current min depth:10
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12337152 bytes

[2021-09-27 16:36:43,912]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-27 17:43:26,003]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-27 17:43:26,003]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:26,004]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:26,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34324480 bytes

[2021-09-27 17:43:26,119]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-27 17:43:26,119]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:27,753]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
balancing!
	current map manager:
		current min nodes:146
		current min depth:10
rewriting!
	current map manager:
		current min nodes:146
		current min depth:10
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12337152 bytes

[2021-09-27 17:43:27,754]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-28 02:09:41,774]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-28 02:09:41,774]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:41,774]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:41,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34566144 bytes

[2021-09-28 02:09:41,888]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-28 02:09:41,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:43,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12374016 bytes

[2021-09-28 02:09:43,527]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-28 16:49:09,289]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-28 16:49:09,289]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:09,290]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:09,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34283520 bytes

[2021-09-28 16:49:09,407]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-28 16:49:09,407]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:11,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12394496 bytes

[2021-09-28 16:49:11,056]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-09-28 17:28:10,920]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-09-28 17:28:10,920]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:10,920]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:11,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34336768 bytes

[2021-09-28 17:28:11,094]mapper_test.py:156:[INFO]: area: 61 level: 5
[2021-09-28 17:28:11,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:12,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 12750848 bytes

[2021-09-28 17:28:12,708]mapper_test.py:220:[INFO]: area: 77 level: 5
[2021-10-09 10:42:04,557]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-09 10:42:04,558]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:04,558]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:04,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34164736 bytes

[2021-10-09 10:42:04,672]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-09 10:42:04,672]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:04,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :104
score:100
	Report mapping result:
		klut_size()     :150
		klut.num_gates():105
		max delay       :4
		max area        :104
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 7221248 bytes

[2021-10-09 10:42:04,719]mapper_test.py:224:[INFO]: area: 105 level: 4
[2021-10-09 11:24:38,285]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-09 11:24:38,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:38,286]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:38,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34185216 bytes

[2021-10-09 11:24:38,401]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-09 11:24:38,401]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:38,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :104
score:100
	Report mapping result:
		klut_size()     :150
		klut.num_gates():105
		max delay       :4
		max area        :104
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 7303168 bytes

[2021-10-09 11:24:38,477]mapper_test.py:224:[INFO]: area: 105 level: 4
[2021-10-09 16:32:22,153]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-09 16:32:22,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:22,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:22,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34246656 bytes

[2021-10-09 16:32:22,323]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-09 16:32:22,323]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:23,142]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-09 16:32:23,142]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-09 16:49:29,824]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-09 16:49:29,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:29,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:29,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34279424 bytes

[2021-10-09 16:49:29,936]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-09 16:49:29,936]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:30,782]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11165696 bytes

[2021-10-09 16:49:30,783]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-12 10:59:24,750]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-12 10:59:24,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:24,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:24,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34263040 bytes

[2021-10-12 10:59:24,910]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-12 10:59:24,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:26,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11022336 bytes

[2021-10-12 10:59:26,627]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-12 11:18:51,454]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-12 11:18:51,454]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:51,454]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:51,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34148352 bytes

[2021-10-12 11:18:51,574]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-12 11:18:51,574]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:51,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :104
score:100
	Report mapping result:
		klut_size()     :150
		klut.num_gates():105
		max delay       :4
		max area        :104
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :40
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6811648 bytes

[2021-10-12 11:18:51,627]mapper_test.py:224:[INFO]: area: 105 level: 4
[2021-10-12 13:34:52,926]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-12 13:34:52,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:52,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:53,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34480128 bytes

[2021-10-12 13:34:53,100]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-12 13:34:53,101]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:54,825]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11128832 bytes

[2021-10-12 13:34:54,825]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-12 15:05:33,147]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-12 15:05:33,148]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:33,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:33,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-10-12 15:05:33,266]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-12 15:05:33,266]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:34,937]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11177984 bytes

[2021-10-12 15:05:34,937]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-12 18:50:28,239]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-12 18:50:28,239]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:28,240]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:28,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34508800 bytes

[2021-10-12 18:50:28,401]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-12 18:50:28,402]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:30,090]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11669504 bytes

[2021-10-12 18:50:30,091]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-18 11:44:00,515]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-18 11:44:00,518]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:00,519]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:00,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34263040 bytes

[2021-10-18 11:44:00,640]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-18 11:44:00,640]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:02,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11464704 bytes

[2021-10-18 11:44:02,370]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-18 12:04:06,670]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-18 12:04:06,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:06,671]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:06,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34033664 bytes

[2021-10-18 12:04:06,795]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-18 12:04:06,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:06,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6234112 bytes

[2021-10-18 12:04:06,819]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-19 14:12:03,677]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-19 14:12:03,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:03,680]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:03,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34209792 bytes

[2021-10-19 14:12:03,798]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-19 14:12:03,798]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:03,821]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6356992 bytes

[2021-10-19 14:12:03,821]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-22 13:33:55,427]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-22 13:33:55,428]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:55,428]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:55,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34140160 bytes

[2021-10-22 13:33:55,594]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-22 13:33:55,594]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:55,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 9035776 bytes

[2021-10-22 13:33:55,661]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-22 13:54:48,194]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-22 13:54:48,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:48,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:48,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34426880 bytes

[2021-10-22 13:54:48,314]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-22 13:54:48,314]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:48,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 9306112 bytes

[2021-10-22 13:54:48,378]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-22 14:02:24,424]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-22 14:02:24,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:24,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:24,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34484224 bytes

[2021-10-22 14:02:24,542]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-22 14:02:24,542]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:24,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6221824 bytes

[2021-10-22 14:02:24,567]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-22 14:05:45,353]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-22 14:05:45,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:45,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:45,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34000896 bytes

[2021-10-22 14:05:45,479]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-22 14:05:45,479]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:45,509]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6324224 bytes

[2021-10-22 14:05:45,509]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-23 13:33:30,679]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-23 13:33:30,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:30,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:30,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34201600 bytes

[2021-10-23 13:33:30,799]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-23 13:33:30,799]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:32,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :96
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():98
		max delay       :5
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-10-23 13:33:32,512]mapper_test.py:224:[INFO]: area: 98 level: 5
[2021-10-24 17:45:07,993]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-24 17:45:07,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:45:07,994]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:45:08,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 33923072 bytes

[2021-10-24 17:45:08,154]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-24 17:45:08,154]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:45:09,864]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :96
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-10-24 17:45:09,865]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-24 18:05:34,434]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-24 18:05:34,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:34,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:34,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34304000 bytes

[2021-10-24 18:05:34,603]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-24 18:05:34,603]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:36,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:10
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :105
score:100
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11620352 bytes

[2021-10-24 18:05:36,266]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-26 10:25:36,947]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-26 10:25:36,947]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:36,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:37,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-10-26 10:25:37,072]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-26 10:25:37,072]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:37,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:12
	Report mapping result:
		klut_size()     :117
		klut.num_gates():72
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6189056 bytes

[2021-10-26 10:25:37,094]mapper_test.py:224:[INFO]: area: 72 level: 5
[2021-10-26 11:03:22,794]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-26 11:03:22,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:22,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:22,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34037760 bytes

[2021-10-26 11:03:22,914]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-26 11:03:22,915]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:24,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :117
		klut.num_gates():72
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11407360 bytes

[2021-10-26 11:03:24,587]mapper_test.py:224:[INFO]: area: 72 level: 5
[2021-10-26 11:24:09,860]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-26 11:24:09,861]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:24:09,861]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:24:09,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34271232 bytes

[2021-10-26 11:24:09,978]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-26 11:24:09,978]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:24:11,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :133
		klut.num_gates():88
		max delay       :5
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11362304 bytes

[2021-10-26 11:24:11,633]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-26 12:22:15,750]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-26 12:22:15,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:22:15,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:22:15,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34287616 bytes

[2021-10-26 12:22:15,867]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-26 12:22:15,868]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:22:17,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-10-26 12:22:17,581]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-26 14:13:06,609]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-26 14:13:06,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:06,610]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:06,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34123776 bytes

[2021-10-26 14:13:06,727]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-26 14:13:06,727]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:06,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :117
		klut.num_gates():72
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6127616 bytes

[2021-10-26 14:13:06,763]mapper_test.py:224:[INFO]: area: 72 level: 5
[2021-10-29 16:10:11,678]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-10-29 16:10:11,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:11,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:11,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34209792 bytes

[2021-10-29 16:10:11,800]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-10-29 16:10:11,800]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:11,823]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :130
		klut.num_gates():85
		max delay       :6
		max area        :82
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
Peak memory: 6025216 bytes

[2021-10-29 16:10:11,823]mapper_test.py:224:[INFO]: area: 85 level: 6
[2021-11-03 09:51:57,964]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-03 09:51:57,964]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:57,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:58,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34320384 bytes

[2021-11-03 09:51:58,085]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-03 09:51:58,085]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:58,112]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :130
		klut.num_gates():85
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig_output.v
	Peak memory: 6164480 bytes

[2021-11-03 09:51:58,112]mapper_test.py:226:[INFO]: area: 85 level: 5
[2021-11-03 10:04:08,025]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-03 10:04:08,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:08,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:08,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34152448 bytes

[2021-11-03 10:04:08,141]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-03 10:04:08,142]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:08,168]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :134
		klut.num_gates():89
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig_output.v
	Peak memory: 6131712 bytes

[2021-11-03 10:04:08,168]mapper_test.py:226:[INFO]: area: 89 level: 5
[2021-11-03 13:44:07,652]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-03 13:44:07,653]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:07,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:07,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34123776 bytes

[2021-11-03 13:44:07,814]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-03 13:44:07,814]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:07,845]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :134
		klut.num_gates():89
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig_output.v
	Peak memory: 6201344 bytes

[2021-11-03 13:44:07,845]mapper_test.py:226:[INFO]: area: 89 level: 5
[2021-11-03 13:50:23,239]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-03 13:50:23,239]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:23,240]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:23,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34140160 bytes

[2021-11-03 13:50:23,358]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-03 13:50:23,358]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:23,386]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :134
		klut.num_gates():89
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig_output.v
	Peak memory: 6127616 bytes

[2021-11-03 13:50:23,387]mapper_test.py:226:[INFO]: area: 89 level: 5
[2021-11-04 15:57:18,920]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-04 15:57:18,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:18,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:19,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34025472 bytes

[2021-11-04 15:57:19,081]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-04 15:57:19,081]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:19,123]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig_output.v
	Peak memory: 6074368 bytes

[2021-11-04 15:57:19,124]mapper_test.py:226:[INFO]: area: 73 level: 5
[2021-11-16 12:28:16,436]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-16 12:28:16,436]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:16,437]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:16,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34160640 bytes

[2021-11-16 12:28:16,556]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-16 12:28:16,556]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:16,578]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.002277 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6107136 bytes

[2021-11-16 12:28:16,579]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-16 14:17:13,413]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-16 14:17:13,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:13,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:13,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34254848 bytes

[2021-11-16 14:17:13,534]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-16 14:17:13,534]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:13,554]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.001768 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-16 14:17:13,555]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-16 14:23:33,982]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-16 14:23:33,983]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:33,983]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:34,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34152448 bytes

[2021-11-16 14:23:34,166]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-16 14:23:34,166]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:34,202]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.002777 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6184960 bytes

[2021-11-16 14:23:34,203]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-17 16:36:13,310]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-17 16:36:13,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:13,311]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:13,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 33894400 bytes

[2021-11-17 16:36:13,431]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-17 16:36:13,431]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:13,466]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.002923 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-17 16:36:13,466]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-18 10:18:47,835]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-18 10:18:47,835]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:47,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:48,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34615296 bytes

[2021-11-18 10:18:48,008]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-18 10:18:48,009]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:48,041]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.005014 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6389760 bytes

[2021-11-18 10:18:48,041]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-23 16:11:38,394]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-23 16:11:38,394]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:38,395]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:38,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34230272 bytes

[2021-11-23 16:11:38,514]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-23 16:11:38,515]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:38,552]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.007436 secs
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6402048 bytes

[2021-11-23 16:11:38,553]mapper_test.py:228:[INFO]: area: 77 level: 5
[2021-11-23 16:42:36,693]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-23 16:42:36,693]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:36,693]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:36,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34451456 bytes

[2021-11-23 16:42:36,866]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-23 16:42:36,867]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:36,902]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.007424 secs
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-23 16:42:36,903]mapper_test.py:228:[INFO]: area: 77 level: 5
[2021-11-24 11:38:55,197]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-24 11:38:55,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:55,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:55,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34238464 bytes

[2021-11-24 11:38:55,315]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-24 11:38:55,316]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:55,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.000236 secs
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-24 11:38:55,348]mapper_test.py:228:[INFO]: area: 77 level: 5
[2021-11-24 12:02:09,432]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-24 12:02:09,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:09,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:09,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34123776 bytes

[2021-11-24 12:02:09,554]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-24 12:02:09,554]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:09,580]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.000151 secs
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6033408 bytes

[2021-11-24 12:02:09,580]mapper_test.py:228:[INFO]: area: 77 level: 5
[2021-11-24 12:05:52,858]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-24 12:05:52,859]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:52,859]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:52,975]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34209792 bytes

[2021-11-24 12:05:52,976]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-24 12:05:52,977]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:52,999]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.001848 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-24 12:05:53,000]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-24 12:11:31,424]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-24 12:11:31,425]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:31,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:31,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34091008 bytes

[2021-11-24 12:11:31,545]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-24 12:11:31,546]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:31,565]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00094 secs
	Report mapping result:
		klut_size()     :103
		klut.num_gates():58
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 5935104 bytes

[2021-11-24 12:11:31,566]mapper_test.py:228:[INFO]: area: 58 level: 9
[2021-11-24 12:57:51,367]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-24 12:57:51,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:51,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:51,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34115584 bytes

[2021-11-24 12:57:51,490]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-24 12:57:51,491]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:51,518]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.002931 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 6209536 bytes

[2021-11-24 12:57:51,518]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-24 13:10:26,900]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-24 13:10:26,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:26,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:27,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34074624 bytes

[2021-11-24 13:10:27,064]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-24 13:10:27,064]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:28,752]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.001808 secs
Mapping time: 0.002815 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 10899456 bytes

[2021-11-24 13:10:28,753]mapper_test.py:228:[INFO]: area: 73 level: 5
[2021-11-24 13:33:25,988]mapper_test.py:79:[INFO]: run case "s641_comb"
[2021-11-24 13:33:25,989]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:25,989]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:26,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     102.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      77.0.  Edge =      228.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      65.0.  Edge =      223.  Cut =      422.  T =     0.00 sec
P:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
E:  Del =    5.00.  Ar =      63.0.  Edge =      208.  Cut =      422.  T =     0.00 sec
F:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
E:  Del =    5.00.  Ar =      64.0.  Edge =      213.  Cut =      299.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      312.  T =     0.00 sec
A:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
E:  Del =    5.00.  Ar =      61.0.  Edge =      179.  Cut =      305.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %
Peak memory: 34095104 bytes

[2021-11-24 13:33:26,106]mapper_test.py:160:[INFO]: area: 61 level: 5
[2021-11-24 13:33:26,106]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:27,777]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
Mapping time: 0.000152 secs
Mapping time: 0.000195 secs
	Report mapping result:
		klut_size()     :122
		klut.num_gates():77
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v
	Peak memory: 10850304 bytes

[2021-11-24 13:33:27,777]mapper_test.py:228:[INFO]: area: 77 level: 5
