

================================================================
== Synthesis Summary Report of 'TinyYOLOHW'
================================================================
+ General Information: 
    * Date:           Sat Feb  7 23:51:35 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        prj
    * Solution:       sol (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----+----------+---------+------+----------+------+----+-----------+------------+-----+
    |       Modules      | Issue|      |    Latency    | Iteration|         | Trip |          |      |    |           |            |     |
    |       & Loops      | Type | Slack| (cycles)| (ns)|  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +--------------------+------+------+---------+-----+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ TinyYOLOHW        |     -|  5.38|        -|    -|         -|        0|     -|    rewind|     -|   -|  285 (~0%)|  1096 (~0%)|    -|
    | o VITIS_LOOP_96_1  |     -|  7.30|        -|    -|         2|        1|     -|       yes|     -|   -|          -|           -|    -|
    +--------------------+------+------+---------+-----+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | img_width    | 0x10   | 32    | W      | Data signal of img_width         |                                                                      |
| s_axi_control | in_channels  | 0x18   | 32    | W      | Data signal of in_channels       |                                                                      |
| s_axi_control | out_channels | 0x20   | 32    | W      | Data signal of out_channels      |                                                                      |
| s_axi_control | quant_M      | 0x28   | 32    | W      | Data signal of quant_M           |                                                                      |
| s_axi_control | quant_n      | 0x30   | 32    | W      | Data signal of quant_n           |                                                                      |
| s_axi_control | isMaxpool    | 0x38   | 32    | W      | Data signal of isMaxpool         |                                                                      |
| s_axi_control | is_1x1       | 0x40   | 32    | W      | Data signal of is_1x1            |                                                                      |
| s_axi_control | stride       | 0x48   | 32    | W      | Data signal of stride            |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| axi_in    | in        | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| axi_out   | out       | both          | 512   | 64    | 1     | 1      | 64    | 1      |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------------------------------------------------------+
| Argument     | Direction | Datatype                                                 |
+--------------+-----------+----------------------------------------------------------+
| img_width    | in        | unsigned int                                             |
| in_channels  | in        | unsigned int                                             |
| out_channels | in        | unsigned int                                             |
| quant_M      | in        | unsigned int                                             |
| quant_n      | in        | unsigned int                                             |
| isMaxpool    | in        | bool                                                     |
| is_1x1       | in        | bool                                                     |
| stride       | in        | unsigned int                                             |
| axi_in       | in        | stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& |
| axi_out      | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& |
+--------------+-----------+----------------------------------------------------------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------------------------------------+
| Argument     | HW Interface  | HW Type   | HW Info                                |
+--------------+---------------+-----------+----------------------------------------+
| img_width    | s_axi_control | register  | name=img_width offset=0x10 range=32    |
| in_channels  | s_axi_control | register  | name=in_channels offset=0x18 range=32  |
| out_channels | s_axi_control | register  | name=out_channels offset=0x20 range=32 |
| quant_M      | s_axi_control | register  | name=quant_M offset=0x28 range=32      |
| quant_n      | s_axi_control | register  | name=quant_n offset=0x30 range=32      |
| isMaxpool    | s_axi_control | register  | name=isMaxpool offset=0x38 range=32    |
| is_1x1       | s_axi_control | register  | name=is_1x1 offset=0x40 range=32       |
| stride       | s_axi_control | register  | name=stride offset=0x48 range=32       |
| axi_in       | axi_in        | interface |                                        |
| axi_out      | axi_out       | interface |                                        |
+--------------+---------------+-----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------+-----+--------+-------------+-----+--------+---------+
| + TinyYOLOHW            | 0   |        |             |     |        |         |
|   add_ln82_fu_177_p2    |     |        | add_ln82    | add | fabric | 0       |
|   add_ln82_1_fu_191_p2  |     |        | add_ln82_1  | add | fabric | 0       |
|   add_ln82_2_fu_205_p2  |     |        | add_ln82_2  | add | fabric | 0       |
|   add_ln82_3_fu_219_p2  |     |        | add_ln82_3  | add | fabric | 0       |
|   add_ln82_4_fu_233_p2  |     |        | add_ln82_4  | add | fabric | 0       |
|   add_ln82_5_fu_247_p2  |     |        | add_ln82_5  | add | fabric | 0       |
|   add_ln82_6_fu_261_p2  |     |        | add_ln82_6  | add | fabric | 0       |
|   add_ln82_7_fu_275_p2  |     |        | add_ln82_7  | add | fabric | 0       |
|   add_ln82_8_fu_289_p2  |     |        | add_ln82_8  | add | fabric | 0       |
|   add_ln82_9_fu_303_p2  |     |        | add_ln82_9  | add | fabric | 0       |
|   add_ln82_10_fu_317_p2 |     |        | add_ln82_10 | add | fabric | 0       |
|   add_ln82_11_fu_331_p2 |     |        | add_ln82_11 | add | fabric | 0       |
|   add_ln82_12_fu_345_p2 |     |        | add_ln82_12 | add | fabric | 0       |
|   add_ln82_13_fu_359_p2 |     |        | add_ln82_13 | add | fabric | 0       |
|   add_ln82_14_fu_373_p2 |     |        | add_ln82_14 | add | fabric | 0       |
|   add_ln82_15_fu_387_p2 |     |        | add_ln82_15 | add | fabric | 0       |
+-------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + TinyYOLOHW      |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+----------------------------------------------------------+
| Type      | Options                                    | Location                                                 |
+-----------+--------------------------------------------+----------------------------------------------------------+
| INTERFACE | s_axilite port=img_width bundle=control    | ../TinyYOLOHW_cmodel.cpp:123 in tinyyolohw, img_width    |
| INTERFACE | s_axilite port=in_channels bundle=control  | ../TinyYOLOHW_cmodel.cpp:124 in tinyyolohw, in_channels  |
| INTERFACE | s_axilite port=out_channels bundle=control | ../TinyYOLOHW_cmodel.cpp:125 in tinyyolohw, out_channels |
| INTERFACE | s_axilite port=quant_M bundle=control      | ../TinyYOLOHW_cmodel.cpp:126 in tinyyolohw, quant_M      |
| INTERFACE | s_axilite port=quant_n bundle=control      | ../TinyYOLOHW_cmodel.cpp:127 in tinyyolohw, quant_n      |
| INTERFACE | s_axilite port=isMaxpool bundle=control    | ../TinyYOLOHW_cmodel.cpp:128 in tinyyolohw, isMaxpool    |
| INTERFACE | s_axilite port=is_1x1 bundle=control       | ../TinyYOLOHW_cmodel.cpp:129 in tinyyolohw, is_1x1       |
| INTERFACE | s_axilite port=stride bundle=control       | ../TinyYOLOHW_cmodel.cpp:130 in tinyyolohw, stride       |
| INTERFACE | s_axilite port=return bundle=control       | ../TinyYOLOHW_cmodel.cpp:131 in tinyyolohw, return       |
| INTERFACE | ap_ctrl_hs port=return                     | ../TinyYOLOHW_cmodel.cpp:132 in tinyyolohw, return       |
| INTERFACE | axis port=axi_in                           | ../TinyYOLOHW_cmodel.cpp:133 in tinyyolohw, axi_in       |
| INTERFACE | axis port=axi_out                          | ../TinyYOLOHW_cmodel.cpp:134 in tinyyolohw, axi_out      |
+-----------+--------------------------------------------+----------------------------------------------------------+


