Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  5 10:47:15 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.514    -6574.091                   1609                11773        0.053        0.000                      0                11773        0.067        0.000                       0                  5903  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_SP_OV_TIMER_CLK_0  {0.000 1.111}        2.222           450.000         
  clk_out1_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_TIMER_CLK_0  {0.000 20.000}       40.000          25.000          
  clkfbout_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          0.695        0.000                      0                 9741        0.054        0.000                      0                 9741        4.020        0.000                       0                  4916  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     2  
  clk_out1_SP_OV_TIMER_CLK_0       -4.879    -1464.610                    654                  937        0.053        0.000                      0                  937        0.067        0.000                       0                   709  
  clk_out1_SP_OV_clk_wiz_0_0        2.712        0.000                      0                  268        0.116        0.000                      0                  268        3.500        0.000                       0                   270  
  clkfbout_SP_OV_TIMER_CLK_0                                                                                                                                                   37.845        0.000                       0                     3  
  clkfbout_SP_OV_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_TIMER_CLK_0  clk_fpga_0                       -4.789       -4.789                      1                    1        1.455        0.000                      0                    1  
clk_fpga_0                  clk_out1_SP_OV_TIMER_CLK_0       -6.514    -4582.260                    822                  822        1.529        0.000                      0                  822  
clk_fpga_0                  clk_out1_SP_OV_clk_wiz_0_0       -5.015    -1711.506                    392                  392        1.621        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 1.782ns (19.509%)  route 7.352ns (80.491%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.634     2.928    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         1.773     5.157    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.152     5.309 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.226     6.535    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.326     6.861 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.596     7.458    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.582 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.388     8.970    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.094 f  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.730     9.824    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mhandshake_r_reg
    SLICE_X33Y100        LUT5 (Prop_lut5_I1_O)        0.150     9.974 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.164    11.138    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.326    11.464 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.474    11.938    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.062 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    12.062    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.474    12.653    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X40Y86         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.029    12.757    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 1.782ns (19.516%)  route 7.349ns (80.484%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.634     2.928    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         1.773     5.157    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.152     5.309 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.226     6.535    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.326     6.861 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.596     7.458    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.582 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.388     8.970    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.094 f  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.730     9.824    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mhandshake_r_reg
    SLICE_X33Y100        LUT5 (Prop_lut5_I1_O)        0.150     9.974 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.164    11.138    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.326    11.464 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.471    11.935    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X40Y86         LUT4 (Prop_lut4_I2_O)        0.124    12.059 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    12.059    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.474    12.653    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X40Y86         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.031    12.759    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 1.450ns (16.585%)  route 7.293ns (83.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=22, routed)          7.293    11.774    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[17]
    SLICE_X33Y56         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.479    12.658    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y56         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y56         FDSE (Setup_fdse_C_D)       -0.081    12.652    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[14]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 1.450ns (16.678%)  route 7.244ns (83.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=22, routed)          7.244    11.725    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[5]
    SLICE_X35Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.480    12.659    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.093    12.641    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.450ns (16.627%)  route 7.271ns (83.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=22, routed)          7.271    11.752    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[17]
    SLICE_X35Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.480    12.659    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.043    12.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 1.450ns (16.943%)  route 7.108ns (83.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=22, routed)          7.108    11.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[5]
    SLICE_X45Y56         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.478    12.657    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y56         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y56         FDSE (Setup_fdse_C_D)       -0.093    12.639    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 1.450ns (16.892%)  route 7.134ns (83.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=22, routed)          7.134    11.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[5]
    SLICE_X40Y52         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.480    12.659    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y52         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[26]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X40Y52         FDSE (Setup_fdse_C_D)       -0.058    12.676    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[26]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 1.450ns (17.115%)  route 7.022ns (82.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=22, routed)          7.022    11.503    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_wdata[19]
    SLICE_X66Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.541    12.720    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X66Y55         FDRE (Setup_fdre_C_D)       -0.031    12.664    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 1.450ns (17.326%)  route 6.919ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=22, routed)          6.919    11.400    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_wdata[19]
    SLICE_X60Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.537    12.716    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.093    12.598    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.450ns (17.344%)  route 6.910ns (82.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=22, routed)          6.910    11.391    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[8]
    SLICE_X35Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.480    12.659    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.093    12.641    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  1.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.059%)  route 0.250ns (63.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.629     0.965    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X53Y116        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.250     1.356    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[27]
    SLICE_X49Y113        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.905     1.271    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y113        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.070     1.302    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.618%)  route 0.230ns (58.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.547     0.883    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y66         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.230     1.277    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[20]
    SLICE_X44Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.818     1.184    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.071     1.220    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.539%)  route 0.245ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.554     0.890    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/s_axi_aclk
    SLICE_X48Y92         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.245     1.275    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[13]
    SLICE_X51Y90         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.819     1.185    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.066     1.216    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.768%)  route 0.238ns (53.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.562     0.898    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/Q
                         net (fo=1, routed)           0.238     1.299    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/gpio_Data_In[27]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.344 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.344    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.120     1.281    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.768%)  route 0.238ns (53.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[28]/Q
                         net (fo=1, routed)           0.238     1.300    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/gpio_Data_In[28]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.345 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.345    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1[28]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.824     1.190    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.120     1.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.366%)  route 0.339ns (70.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/s_axi_aclk
    SLICE_X44Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.339     1.373    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[25]
    SLICE_X32Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.912     1.278    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.063     1.306    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.678%)  route 0.254ns (64.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.549     0.885    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X49Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.254     1.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[16]
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.812     1.178    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.070     1.213    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.763%)  route 0.253ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.548     0.884    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.253     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[8]
    SLICE_X46Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.819     1.185    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.059     1.209    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.157%)  route 0.178ns (55.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.641     0.977    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/s_axi_aclk
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.178     1.296    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[21]
    SLICE_X33Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.826     1.192    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.066     1.223    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.023%)  route 0.196ns (56.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.556     0.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.196     1.236    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/gpio_io_i_d2[3]
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.819     1.185    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.012     1.162    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y108   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y104   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y109   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y104   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y108   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y108   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y113   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y113   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y99    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :          654  Failing Endpoints,  Worst Slack       -4.879ns,  Total Violation    -1464.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.879ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.832ns (43.537%)  route 3.673ns (56.463%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 0.533 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/Q
                         net (fo=4, routed)           1.450     1.020    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[13]
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.144    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.657 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.657    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.774 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.891 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.206 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.891     3.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp[28]
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.307     3.403 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.403    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.973 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1/CO[2]
                         net (fo=2, routed)           0.586     4.559    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.313     4.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1/O
                         net (fo=64, routed)          0.747     5.618    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.480     0.533    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X38Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[12]/C
                         clock pessimism              0.466     1.000    
                         clock uncertainty           -0.091     0.908    
    SLICE_X38Y99         FDRE (Setup_fdre_C_CE)      -0.169     0.739    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 -4.879    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.832ns (42.735%)  route 3.795ns (57.265%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/Q
                         net (fo=4, routed)           1.450     1.020    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[13]
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.144    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.657 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.657    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.774 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.891 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.206 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.891     3.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp[28]
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.307     3.403 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.403    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.973 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1/CO[2]
                         net (fo=2, routed)           0.586     4.559    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.313     4.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1/O
                         net (fo=64, routed)          0.869     5.741    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.654     0.708    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[20]/C
                         clock pessimism              0.484     1.192    
                         clock uncertainty           -0.091     1.100    
    SLICE_X39Y102        FDRE (Setup_fdre_C_CE)      -0.205     0.895    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.832ns (42.735%)  route 3.795ns (57.265%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/Q
                         net (fo=4, routed)           1.450     1.020    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[13]
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.144    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.657 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.657    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.774 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.891 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.206 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.891     3.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp[28]
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.307     3.403 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.403    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.973 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1/CO[2]
                         net (fo=2, routed)           0.586     4.559    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.313     4.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1/O
                         net (fo=64, routed)          0.869     5.741    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.654     0.708    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[21]/C
                         clock pessimism              0.484     1.192    
                         clock uncertainty           -0.091     1.100    
    SLICE_X39Y102        FDRE (Setup_fdre_C_CE)      -0.205     0.895    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.832ns (42.735%)  route 3.795ns (57.265%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/Q
                         net (fo=4, routed)           1.450     1.020    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[13]
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.144    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.657 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.657    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.774 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.891 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.206 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.891     3.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp[28]
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.307     3.403 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.403    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.973 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1/CO[2]
                         net (fo=2, routed)           0.586     4.559    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.313     4.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1/O
                         net (fo=64, routed)          0.869     5.741    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.654     0.708    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[22]/C
                         clock pessimism              0.484     1.192    
                         clock uncertainty           -0.091     1.100    
    SLICE_X39Y102        FDRE (Setup_fdre_C_CE)      -0.205     0.895    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[22]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.832ns (42.735%)  route 3.795ns (57.265%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[13]/Q
                         net (fo=4, routed)           1.450     1.020    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[13]
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.144    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_i_4_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.657 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.657    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.774 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.891 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.206 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.891     3.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp[28]
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.307     3.403 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.403    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.973 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1/CO[2]
                         net (fo=2, routed)           0.586     4.559    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.313     4.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1/O
                         net (fo=64, routed)          0.869     5.741    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.654     0.708    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X39Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[24]/C
                         clock pessimism              0.484     1.192    
                         clock uncertainty           -0.091     1.100    
    SLICE_X39Y102        FDRE (Setup_fdre_C_CE)      -0.205     0.895    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[24]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.819ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 3.203ns (47.660%)  route 3.518ns (52.340%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 0.694 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.017     0.587    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.711 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.711    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.261 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.261    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.375 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.489 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.603 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.603    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.717    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.831    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.962     3.106    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X46Y102        LUT6 (Prop_lut6_I4_O)        0.306     3.412 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.412    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.846     4.832    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.310     5.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.692     5.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.640     0.694    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[0]/C
                         clock pessimism              0.618     1.312    
                         clock uncertainty           -0.091     1.220    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.205     1.015    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 -4.819    

Slack (VIOLATED) :        -4.819ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 3.203ns (47.660%)  route 3.518ns (52.340%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 0.694 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.017     0.587    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.711 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.711    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.261 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.261    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.375 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.489 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.603 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.603    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.717    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.831    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.962     3.106    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X46Y102        LUT6 (Prop_lut6_I4_O)        0.306     3.412 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.412    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.846     4.832    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.310     5.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.692     5.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.640     0.694    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[10]/C
                         clock pessimism              0.618     1.312    
                         clock uncertainty           -0.091     1.220    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.205     1.015    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[10]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 -4.819    

Slack (VIOLATED) :        -4.819ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 3.203ns (47.660%)  route 3.518ns (52.340%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 0.694 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.017     0.587    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.711 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.711    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.261 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.261    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.375 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.489 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.603 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.603    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.717    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.831    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.962     3.106    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X46Y102        LUT6 (Prop_lut6_I4_O)        0.306     3.412 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.412    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.846     4.832    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.310     5.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.692     5.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.640     0.694    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]/C
                         clock pessimism              0.618     1.312    
                         clock uncertainty           -0.091     1.220    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.205     1.015    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 -4.819    

Slack (VIOLATED) :        -4.819ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 3.203ns (47.660%)  route 3.518ns (52.340%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 0.694 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.017     0.587    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.711 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.711    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.261 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.261    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.375 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.489 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.603 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.603    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.717    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.831    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.962     3.106    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X46Y102        LUT6 (Prop_lut6_I4_O)        0.306     3.412 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.412    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.846     4.832    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.310     5.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.692     5.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.640     0.694    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[12]/C
                         clock pessimism              0.618     1.312    
                         clock uncertainty           -0.091     1.220    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.205     1.015    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[12]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 -4.819    

Slack (VIOLATED) :        -4.819ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 3.203ns (47.660%)  route 3.518ns (52.340%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 0.694 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.830    -0.886    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.017     0.587    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.711 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.711    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.261 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.261    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.375 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.489 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.603 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.603    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.717    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.831    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.144 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.962     3.106    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X46Y102        LUT6 (Prop_lut6_I4_O)        0.306     3.412 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.412    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.846     4.832    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.310     5.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.692     5.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.640     0.694    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[13]/C
                         clock pessimism              0.618     1.312    
                         clock uncertainty           -0.091     1.220    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.205     1.015    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[13]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 -4.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.356ns (63.386%)  route 0.206ns (36.614%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.553    -0.678    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.537 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=6, routed)           0.206    -0.332    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/C_1[17]
    SLICE_X50Y100        LUT4 (Prop_lut4_I2_O)        0.048    -0.284 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_4__2/O
                         net (fo=1, routed)           0.000    -0.284    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_4__2_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.157 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.157    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__0/i__carry__1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.117 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.000    -0.117    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP113_in
    SLICE_X50Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.907    -0.833    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/C
                         clock pessimism              0.504    -0.329    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.159    -0.170    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.553    -0.678    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=6, routed)           0.117    -0.420    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.223 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.222    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.168 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.168    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[20]
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.907    -0.833    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.504    -0.329    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.557    -0.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=6, routed)           0.122    -0.412    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.252 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.252    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.213 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.212    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.158 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.158    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X37Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.553    -0.678    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=6, routed)           0.117    -0.420    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.223 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.222    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.157 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.157    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[22]
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.907    -0.833    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.504    -0.329    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.286ns (61.275%)  route 0.181ns (38.725%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.634    -0.597    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/Q
                         net (fo=2, routed)           0.181    -0.275    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg_n_0_[29]
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.051    -0.224 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    -0.224    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__2_i_2__4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.130 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           0.000    -0.130    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP119_in
    SLICE_X49Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.910    -0.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.130    -0.200    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.811%)  route 0.122ns (23.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.557    -0.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=6, routed)           0.122    -0.412    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.252 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.252    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.213 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.212    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.147 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.147    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[18]
    SLICE_X37Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.898%)  route 0.146ns (27.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.556    -0.675    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=6, routed)           0.146    -0.389    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.229 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.229    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.189    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.135 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.135    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.553    -0.678    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=6, routed)           0.117    -0.420    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.223 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.222    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.132 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.132    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.907    -0.833    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.504    -0.329    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.553    -0.678    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=6, routed)           0.117    -0.420    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.223 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.222    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.132 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.132    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[23]
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.907    -0.833    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.504    -0.329    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.553    -0.678    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=6, routed)           0.117    -0.420    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.223 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.222    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.183 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.129 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.129    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[24]
    SLICE_X53Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.907    -0.833    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.504    -0.329    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105    -0.224    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y17   SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         2.222       1.222      SLICE_X63Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         2.222       1.222      SLICE_X62Y122    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X63Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X62Y122    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y122    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X63Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X62Y122    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X64Y122    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[15]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.568ns (32.798%)  route 3.213ns (67.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.577     4.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/C
                         clock pessimism              0.476     6.953    
                         clock uncertainty           -0.069     6.884    
    SLICE_X32Y53         FDRE (Setup_fdre_C_CE)      -0.169     6.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.568ns (33.174%)  route 3.159ns (66.826%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 6.478 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.523     3.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.480     6.478    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
                         clock pessimism              0.476     6.954    
                         clock uncertainty           -0.069     6.885    
    SLICE_X32Y51         FDRE (Setup_fdre_C_CE)      -0.169     6.716    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.568ns (33.174%)  route 3.159ns (66.826%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 6.478 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.748    -0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/Q
                         net (fo=4, routed)           1.294     0.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2/O
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_8__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.609 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.726 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.726    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.843 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.843    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.342     3.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.523     3.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X32Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.480     6.478    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
                         clock pessimism              0.476     6.954    
                         clock uncertainty           -0.069     6.885    
    SLICE_X32Y51         FDRE (Setup_fdre_C_CE)      -0.169     6.716    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  2.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.219%)  route 0.130ns (26.781%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/Q
                         net (fo=4, routed)           0.129    -0.325    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.165 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.110 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.110    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1_n_7
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.849    -0.835    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.590    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.329    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.168    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.114 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.114    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2_n_7
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]/C
                         clock pessimism              0.503    -0.336    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.366ns (73.813%)  route 0.130ns (26.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/Q
                         net (fo=4, routed)           0.129    -0.325    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.165 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.099 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.099    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1_n_5
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.849    -0.835    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[14]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.590    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.329    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.168    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.103    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2_n_5
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]/C
                         clock pessimism              0.503    -0.336    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.391ns (75.070%)  route 0.130ns (24.930%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/Q
                         net (fo=4, routed)           0.129    -0.325    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.165 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1_n_6
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.849    -0.835    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[13]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.391ns (75.070%)  route 0.130ns (24.930%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/Q
                         net (fo=4, routed)           0.129    -0.325    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.165 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1_n_4
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.849    -0.835    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[15]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.590    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.329    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.168    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.078    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2_n_6
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]/C
                         clock pessimism              0.503    -0.336    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.590    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.329    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.168    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.078    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2_n_4
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]/C
                         clock pessimism              0.503    -0.336    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.394ns (75.213%)  route 0.130ns (24.787%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/Q
                         net (fo=4, routed)           0.129    -0.325    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.165 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[8]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.125 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[12]_i_1__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.071 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.071    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[16]_i_1__1_n_7
    SLICE_X65Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.849    -0.835    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[16]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.105    -0.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.590    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.329    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.168    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.129    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]_i_1__2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[8]_i_1__2_n_7
    SLICE_X31Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X31Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[8]/C
                         clock pessimism              0.503    -0.336    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105    -0.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   SP_OV_i/TIMER_CLK/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y20      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y19      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y22      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X49Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X66Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X65Y50     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X32Y54     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/CLK_EN_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X49Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X49Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X66Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X32Y54     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y63     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y63     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y63     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y63     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y64     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y64     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y64     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y64     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_TIMER_CLK_0
  To Clock:  clkfbout_SP_OV_TIMER_CLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_0
  To Clock:  clkfbout_SP_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   SP_OV_i/TIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.789ns,  Total Violation       -4.789ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_fpga_0 rise@10.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@8.889ns)
  Data Path Delay:        9.065ns  (logic 0.456ns (5.030%)  route 8.609ns (94.970%))
  Logic Levels:           0  
  Clock Path Skew:        3.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 8.067 - 8.889 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      8.889     8.889 r  
    H16                                               0.000     8.889 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.889    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.340 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    11.625    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     3.866 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     6.072    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.173 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.894     8.067    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X65Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.456     8.523 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          8.609    17.131    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/I151
    SLICE_X49Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.819    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/aclk
    SLICE_X49Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000    12.819    
                         clock uncertainty           -0.410    12.410    
    SLICE_X49Y120        FDRE (Setup_fdre_C_D)       -0.067    12.343    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -17.131    
  -------------------------------------------------------------------
                         slack                                 -4.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.141ns (3.731%)  route 3.638ns (96.269%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.652    -0.579    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X65Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          3.638     3.200    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/I151
    SLICE_X49Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.899     1.265    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/aclk
    SLICE_X49Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000     1.265    
                         clock uncertainty            0.410     1.675    
    SLICE_X49Y120        FDRE (Hold_fdre_C_D)         0.070     1.745    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  1.455    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :          822  Failing Endpoints,  Worst Slack       -6.514ns,  Total Violation    -4582.260ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.514ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.880%)  route 1.661ns (74.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 9.479 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.725    15.378    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.537     9.479    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[18]/C
                         clock pessimism              0.000     9.479    
                         clock uncertainty           -0.410     9.069    
    SLICE_X59Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.864    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                         -15.378    
  -------------------------------------------------------------------
                         slack                                 -6.514    

Slack (VIOLATED) :        -6.514ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.880%)  route 1.661ns (74.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 9.479 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.725    15.378    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.537     9.479    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[1]/C
                         clock pessimism              0.000     9.479    
                         clock uncertainty           -0.410     9.069    
    SLICE_X59Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.864    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                         -15.378    
  -------------------------------------------------------------------
                         slack                                 -6.514    

Slack (VIOLATED) :        -6.514ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.880%)  route 1.661ns (74.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 9.479 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.725    15.378    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.537     9.479    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[22]/C
                         clock pessimism              0.000     9.479    
                         clock uncertainty           -0.410     9.069    
    SLICE_X59Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.864    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                         -15.378    
  -------------------------------------------------------------------
                         slack                                 -6.514    

Slack (VIOLATED) :        -6.514ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.880%)  route 1.661ns (74.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 9.479 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.725    15.378    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.537     9.479    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X59Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[23]/C
                         clock pessimism              0.000     9.479    
                         clock uncertainty           -0.410     9.069    
    SLICE_X59Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.864    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                         -15.378    
  -------------------------------------------------------------------
                         slack                                 -6.514    

Slack (VIOLATED) :        -6.489ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.158%)  route 1.637ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 9.480 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.701    15.354    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.538     9.480    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[20]/C
                         clock pessimism              0.000     9.480    
                         clock uncertainty           -0.410     9.070    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.865    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 -6.489    

Slack (VIOLATED) :        -6.489ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.158%)  route 1.637ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 9.480 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.701    15.354    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.538     9.480    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[24]/C
                         clock pessimism              0.000     9.480    
                         clock uncertainty           -0.410     9.070    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.865    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 -6.489    

Slack (VIOLATED) :        -6.489ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.158%)  route 1.637ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 9.480 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.701    15.354    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.538     9.480    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[7]/C
                         clock pessimism              0.000     9.480    
                         clock uncertainty           -0.410     9.070    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.865    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 -6.489    

Slack (VIOLATED) :        -6.489ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.158%)  route 1.637ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 9.480 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.701    15.354    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.538     9.480    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]/C
                         clock pessimism              0.000     9.480    
                         clock uncertainty           -0.410     9.070    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.865    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 -6.489    

Slack (VIOLATED) :        -6.489ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.158%)  route 1.637ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 9.480 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.701    15.354    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.538     9.480    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[0]/C
                         clock pessimism              0.000     9.480    
                         clock uncertainty           -0.410     9.070    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.865    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 -6.489    

Slack (VIOLATED) :        -6.489ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.158%)  route 1.637ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 9.480 - 11.111 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.843    13.137    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    13.593 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.936    14.529    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.701    15.354    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.538     9.480    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[10]/C
                         clock pessimism              0.000     9.480    
                         clock uncertainty           -0.410     9.070    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.865    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 -6.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.240%)  route 0.124ns (46.760%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.124     1.157    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/D[9]
    SLICE_X47Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X47Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[9]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.047    -0.372    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.935%)  route 0.107ns (43.065%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.633     0.969    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y108        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.107     1.217    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[31]_0[12]
    SLICE_X50Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.905    -0.835    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[12]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.410    -0.425    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.076    -0.349    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.400%)  route 0.184ns (56.600%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.184     1.217    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/D[14]
    SLICE_X49Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[14]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.070    -0.349    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[14]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.265%)  route 0.201ns (58.735%))
  Logic Levels:           0  
  Clock Path Skew:        -1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.553     0.889    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.201     1.230    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[31]_0[30]
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.906    -0.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[30]/C
                         clock pessimism              0.000    -0.834    
                         clock uncertainty            0.410    -0.424    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.078    -0.346    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[30]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.633     0.969    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y108        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.109     1.219    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[31]_0[13]
    SLICE_X50Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.905    -0.835    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[13]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.410    -0.425    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.060    -0.365    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.576     0.912    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.124     1.177    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[31]_0[26]
    SLICE_X55Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.846    -0.894    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[26]/C
                         clock pessimism              0.000    -0.894    
                         clock uncertainty            0.410    -0.484    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.076    -0.408    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.660     0.996    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.128     1.265    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[31]_0[11]
    SLICE_X61Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.935    -0.805    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X61Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[11]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.410    -0.395    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.075    -0.320    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.633     0.969    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y108        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.115     1.225    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[31]_0[30]
    SLICE_X50Y108        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.905    -0.835    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y108        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[30]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.410    -0.425    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.063    -0.362    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[30]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.850%)  route 0.213ns (60.150%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.213     1.246    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL3_reg[31]_0[22]
    SLICE_X47Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X47Y102        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL3_reg[22]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.078    -0.341    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL3_reg[22]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.004%)  route 0.211ns (59.996%))
  Logic Levels:           0  
  Clock Path Skew:        -1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.553     0.889    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.211     1.241    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[31]_0[23]
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.906    -0.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[23]/C
                         clock pessimism              0.000    -0.834    
                         clock uncertainty            0.410    -0.424    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.075    -0.349    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[23]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  1.590    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.015ns,  Total Violation    -1711.506ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.015ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.853ns  (logic 0.642ns (34.652%)  route 1.211ns (65.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 30.539 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.812    34.863    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.541    30.539    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[28]/C
                         clock pessimism              0.000    30.539    
                         clock uncertainty           -0.262    30.277    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.429    29.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         29.848    
                         arrival time                         -34.863    
  -------------------------------------------------------------------
                         slack                                 -5.015    

Slack (VIOLATED) :        -5.015ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.853ns  (logic 0.642ns (34.652%)  route 1.211ns (65.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 30.539 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.812    34.863    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.541    30.539    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[29]/C
                         clock pessimism              0.000    30.539    
                         clock uncertainty           -0.262    30.277    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.429    29.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         29.848    
                         arrival time                         -34.863    
  -------------------------------------------------------------------
                         slack                                 -5.015    

Slack (VIOLATED) :        -5.015ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.853ns  (logic 0.642ns (34.652%)  route 1.211ns (65.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 30.539 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.812    34.863    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.541    30.539    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[30]/C
                         clock pessimism              0.000    30.539    
                         clock uncertainty           -0.262    30.277    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.429    29.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         29.848    
                         arrival time                         -34.863    
  -------------------------------------------------------------------
                         slack                                 -5.015    

Slack (VIOLATED) :        -5.015ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.853ns  (logic 0.642ns (34.652%)  route 1.211ns (65.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 30.539 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.812    34.863    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.541    30.539    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/C
                         clock pessimism              0.000    30.539    
                         clock uncertainty           -0.262    30.277    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.429    29.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         29.848    
                         arrival time                         -34.863    
  -------------------------------------------------------------------
                         slack                                 -5.015    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.857ns  (logic 0.642ns (34.568%)  route 1.215ns (65.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 30.557 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.817    34.867    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.558    30.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[0]/C
                         clock pessimism              0.000    30.557    
                         clock uncertainty           -0.262    30.295    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    29.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -34.867    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.857ns  (logic 0.642ns (34.568%)  route 1.215ns (65.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 30.557 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.817    34.867    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.558    30.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[1]/C
                         clock pessimism              0.000    30.557    
                         clock uncertainty           -0.262    30.295    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    29.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -34.867    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.857ns  (logic 0.642ns (34.568%)  route 1.215ns (65.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 30.557 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.817    34.867    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.558    30.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[2]/C
                         clock pessimism              0.000    30.557    
                         clock uncertainty           -0.262    30.295    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    29.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -34.867    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.857ns  (logic 0.642ns (34.568%)  route 1.215ns (65.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 30.557 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.817    34.867    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.558    30.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[3]/C
                         clock pessimism              0.000    30.557    
                         clock uncertainty           -0.262    30.295    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    29.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -34.867    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -4.957ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.813ns  (logic 0.642ns (35.412%)  route 1.171ns (64.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 30.557 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.773    34.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.558    30.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[10]/C
                         clock pessimism              0.000    30.557    
                         clock uncertainty           -0.262    30.295    
    SLICE_X65Y49         FDRE (Setup_fdre_C_R)       -0.429    29.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -34.823    
  -------------------------------------------------------------------
                         slack                                 -4.957    

Slack (VIOLATED) :        -4.957ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.813ns  (logic 0.642ns (35.412%)  route 1.171ns (64.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 30.557 - 32.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.716    33.010    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.926    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X66Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.773    34.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.558    30.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]/C
                         clock pessimism              0.000    30.557    
                         clock uncertainty           -0.262    30.295    
    SLICE_X65Y49         FDRE (Setup_fdre_C_R)       -0.429    29.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -34.823    
  -------------------------------------------------------------------
                         slack                                 -4.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.558     0.894    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.066     1.101    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[12]
    SLICE_X32Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.825    -0.859    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.262    -0.596    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.076    -0.520    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.576     0.912    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.115     1.168    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[28]
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.846    -0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[28]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.262    -0.575    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.075    -0.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[28]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.067%)  route 0.115ns (44.933%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.548     0.884    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.115     1.140    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[9]
    SLICE_X51Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.815    -0.869    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.262    -0.606    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.071    -0.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.679ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.577     0.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.128     1.182    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[8]
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.846    -0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.262    -0.575    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.078    -0.497    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.701%)  route 0.127ns (47.299%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.558     0.894    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.127     1.161    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[14]
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.825    -0.859    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X32Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.262    -0.596    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.076    -0.520    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.576     0.912    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.126     1.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[30]
    SLICE_X65Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.844    -0.840    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X65Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.262    -0.577    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.070    -0.507    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.190%)  route 0.129ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.580     0.916    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.129     1.186    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[30]
    SLICE_X64Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.849    -0.835    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X64Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.262    -0.572    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.070    -0.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.548     0.884    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.109     1.134    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[19]
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.815    -0.869    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.262    -0.606    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.052    -0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.576     0.912    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.124     1.176    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[31]
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.844    -0.840    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.262    -0.577    
    SLICE_X66Y62         FDRE (Hold_fdre_C_D)         0.063    -0.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.364%)  route 0.109ns (43.636%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.577     0.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.109     1.163    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[16]
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.846    -0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.262    -0.575    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.047    -0.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  1.691    





