

================================================================
== Vivado HLS Report for 'smvm'
================================================================
* Date:           Mon Jun 10 23:40:50 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2C2all3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   41|   33|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- loop1   |   32|   40|  8 ~ 10  |          -|          -|      4|    no    |
        | + loop2  |    4|    6|         5|          1|          1| 0 ~ 2 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    451|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    108|
|Register         |        0|      -|     535|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     535|    623|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_453_p2               |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_449_p2                 |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_293_p2                   |     +    |      0|  0|  12|           3|           1|
    |k_1_1_fu_361_p2                 |     +    |      0|  0|  39|           2|          32|
    |k_1_fu_334_p2                   |     +    |      0|  0|  39|           1|          32|
    |ytmp_1_1_fu_462_p2              |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_457_p2                |     +    |      0|  0|  39|          32|          32|
    |ap_condition_287                |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_287_p2              |   icmp   |      0|  0|   9|           3|           4|
    |tmp_3_1_fu_340_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_309_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran8to9_state4    |    or    |      0|  0|   2|           1|           1|
    |columnIndex_load_0_p_fu_367_p3  |  select  |      0|  0|  32|           1|          32|
    |columnIndex_load_1_p_fu_394_p3  |  select  |      0|  0|  32|           1|          32|
    |values_load_0_phi_fu_421_p3     |  select  |      0|  0|  32|           1|          32|
    |values_load_1_phi_fu_435_p3     |  select  |      0|  0|  32|           1|          32|
    |x_load_0_phi_fu_428_p3          |  select  |      0|  0|  32|           1|          32|
    |x_load_1_phi_fu_442_p3          |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      6|  0| 451|         210|         457|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_reg_244                |   9|          2|    3|          6|
    |k1_reg_255               |   9|          2|   32|         64|
    |values_0_address0        |  15|          3|    3|          9|
    |values_1_address0        |  15|          3|    2|          6|
    |ytmp_lcssa_reg_276       |   9|          2|   32|         64|
    |ytmp_reg_264             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         22|  106|        221|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |i_1_reg_470                  |   3|   0|    3|          0|
    |i_reg_244                    |   3|   0|    3|          0|
    |k1_reg_255                   |  32|   0|   32|          0|
    |newIndex6_reg_533            |  31|   0|   64|         33|
    |newIndex_reg_513             |  31|   0|   64|         33|
    |rowPtr_load_reg_495          |  32|   0|   32|          0|
    |tmp_3_1_reg_529              |   1|   0|    1|          0|
    |tmp_3_reg_501                |   1|   0|    1|          0|
    |tmp_5_reg_505                |   1|   0|    1|          0|
    |tmp_5_reg_505_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_6_1_reg_629              |  32|   0|   32|          0|
    |tmp_6_reg_624                |  32|   0|   32|          0|
    |tmp_7_reg_564                |   1|   0|    1|          0|
    |tmp_8_reg_589                |   1|   0|    1|          0|
    |tmp_reg_475                  |   3|   0|   64|         61|
    |values_load_0_phi_reg_604    |  32|   0|   32|          0|
    |values_load_1_phi_reg_614    |  32|   0|   32|          0|
    |x_load_0_phi_reg_609         |  32|   0|   32|          0|
    |x_load_1_phi_reg_619         |  32|   0|   32|          0|
    |ytmp_lcssa_reg_276           |  32|   0|   32|          0|
    |ytmp_reg_264                 |  32|   0|   32|          0|
    |tmp_3_1_reg_529              |  64|  32|    1|          0|
    |tmp_3_reg_501                |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 535|  64|  536|        127|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      smvm     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      smvm     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      smvm     | return value |
|rowPtr_address0         | out |    3|  ap_memory |     rowPtr    |     array    |
|rowPtr_ce0              | out |    1|  ap_memory |     rowPtr    |     array    |
|rowPtr_q0               |  in |   32|  ap_memory |     rowPtr    |     array    |
|rowPtr_address1         | out |    3|  ap_memory |     rowPtr    |     array    |
|rowPtr_ce1              | out |    1|  ap_memory |     rowPtr    |     array    |
|rowPtr_q1               |  in |   32|  ap_memory |     rowPtr    |     array    |
|columnIndex_0_address0  | out |    3|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_ce0       | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_q0        |  in |   32|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_address1  | out |    3|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_ce1       | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_q1        |  in |   32|  ap_memory | columnIndex_0 |     array    |
|columnIndex_1_address0  | out |    2|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_ce0       | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_q0        |  in |   32|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_address1  | out |    2|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_ce1       | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_q1        |  in |   32|  ap_memory | columnIndex_1 |     array    |
|values_0_address0       | out |    3|  ap_memory |    values_0   |     array    |
|values_0_ce0            | out |    1|  ap_memory |    values_0   |     array    |
|values_0_q0             |  in |   32|  ap_memory |    values_0   |     array    |
|values_1_address0       | out |    2|  ap_memory |    values_1   |     array    |
|values_1_ce0            | out |    1|  ap_memory |    values_1   |     array    |
|values_1_q0             |  in |   32|  ap_memory |    values_1   |     array    |
|y_address0              | out |    2|  ap_memory |       y       |     array    |
|y_ce0                   | out |    1|  ap_memory |       y       |     array    |
|y_we0                   | out |    1|  ap_memory |       y       |     array    |
|y_d0                    | out |   32|  ap_memory |       y       |     array    |
|x_0_address0            | out |    1|  ap_memory |      x_0      |     array    |
|x_0_ce0                 | out |    1|  ap_memory |      x_0      |     array    |
|x_0_q0                  |  in |   32|  ap_memory |      x_0      |     array    |
|x_0_address1            | out |    1|  ap_memory |      x_0      |     array    |
|x_0_ce1                 | out |    1|  ap_memory |      x_0      |     array    |
|x_0_q1                  |  in |   32|  ap_memory |      x_0      |     array    |
|x_1_address0            | out |    1|  ap_memory |      x_1      |     array    |
|x_1_ce0                 | out |    1|  ap_memory |      x_1      |     array    |
|x_1_q0                  |  in |   32|  ap_memory |      x_1      |     array    |
|x_1_address1            | out |    1|  ap_memory |      x_1      |     array    |
|x_1_ce1                 | out |    1|  ap_memory |      x_1      |     array    |
|x_1_q1                  |  in |   32|  ap_memory |      x_1      |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

