[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: repair_hold1.def
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 13 components and 59 component-terminals.
[INFO ODB-0133]     Created 16 nets and 30 connections.
[INFO ODB-0134] Finished DEF file: repair_hold1.def
Startpoint: in2 (input port clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ input external delay
   0.00    0.00 ^ in2 (in)
   0.00    0.00 ^ r2/D (DFF_X1)
           0.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.08    0.08   clock network delay (propagated)
   0.00    0.08   clock reconvergence pessimism
           0.08 ^ r2/CK (DFF_X1)
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.00   data arrival time
---------------------------------------------------------
          -0.08   slack (VIOLATED)


Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.02    0.02   clock network delay (propagated)
   0.00    0.02 ^ r1/CK (DFF_X1)
   0.08    0.10 v r1/Q (DFF_X1)
   0.03    0.13 v u2/ZN (AND2_X1)
   0.00    0.13 v r3/D (DFF_X1)
           0.13   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.15    0.15   clock network delay (propagated)
   0.00    0.15   clock reconvergence pessimism
           0.15 ^ r3/CK (DFF_X1)
   0.00    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.13   data arrival time
---------------------------------------------------------
          -0.03   slack (VIOLATED)


Startpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out (output port clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.15    0.15   clock network delay (propagated)
   0.00    0.15 ^ r3/CK (DFF_X1)
   0.08    0.23 v r3/Q (DFF_X1)
   0.00    0.23 v out (out)
           0.23   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00   clock reconvergence pessimism
   0.30    0.30   output external delay
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.23   data arrival time
---------------------------------------------------------
          -0.07   slack (VIOLATED)


[INFO RSZ-0059] Using CLKBUF_X3 with 0.030ns delay for hold repairs.
[INFO RSZ-0046] Found 4 endpoints with hold violations.
[INFO RSZ-0032] Inserted 11 hold buffers.
Startpoint: in2 (input port clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ input external delay
   0.00    0.00 ^ in2 (in)
   0.02    0.02 ^ hold1/Z (CLKBUF_X3)
   0.03    0.05 ^ hold2/Z (CLKBUF_X3)
   0.03    0.07 ^ hold3/Z (CLKBUF_X3)
   0.02    0.10 ^ hold10/Z (CLKBUF_X3)
   0.00    0.10 ^ r2/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.08    0.08   clock network delay (propagated)
   0.00    0.08   clock reconvergence pessimism
           0.08 ^ r2/CK (DFF_X1)
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.01   slack (MET)


Net in2
 Pin capacitance: 1.25-1.42
 Wire capacitance: 0.31-0.31
 Total capacitance: 1.56-1.73
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 in2 input port

Load pins
 hold1/A input (CLKBUF_X3) 1.25-1.42 (0, 1)
Net out
 Pin capacitance: 0.00
 Wire capacitance: 0.31
 Total capacitance: 0.31
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 hold6/Z output (CLKBUF_X3) (6, 2)

Load pins
 out output port
