INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_inversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_InvC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchCminus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MarchCminus_tb
