# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EE493_Lab3.srcs/sources_1/new/clock_div.vhd" \
"../../../../EE493_Lab3.srcs/sim_1/new/clock_div_tb.vhd" \

# Do not sort compile order
nosort
