{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:36:07 2013 " "Info: Processing started: Sat Oct 05 20:36:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw4b -c hw4b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw4b -c hw4b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[2\] f\[0\] 18.116 ns Longest " "Info: Longest tpd from source pin \"s\[2\]\" to destination pin \"f\[0\]\" is 18.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns s\[2\] 1 PIN PIN_A5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_A5; Fanout = 10; PIN Node = 's\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "hw4b.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4b/hw4b.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.299 ns) + CELL(0.178 ns) 7.320 ns Mux3~10 2 COMB LCCOMB_X5_Y6_N22 1 " "Info: 2: + IC(6.299 ns) + CELL(0.178 ns) = 7.320 ns; Loc. = LCCOMB_X5_Y6_N22; Fanout = 1; COMB Node = 'Mux3~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { s[2] Mux3~10 } "NODE_NAME" } } { "hw4b.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4b/hw4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.902 ns) + CELL(0.521 ns) 11.743 ns Mux3~11 3 COMB LCCOMB_X44_Y19_N8 1 " "Info: 3: + IC(3.902 ns) + CELL(0.521 ns) = 11.743 ns; Loc. = LCCOMB_X44_Y19_N8; Fanout = 1; COMB Node = 'Mux3~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { Mux3~10 Mux3~11 } "NODE_NAME" } } { "hw4b.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4b/hw4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.543 ns) + CELL(2.830 ns) 18.116 ns f\[0\] 4 PIN PIN_C1 0 " "Info: 4: + IC(3.543 ns) + CELL(2.830 ns) = 18.116 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'f\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.373 ns" { Mux3~11 f[0] } "NODE_NAME" } } { "hw4b.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4b/hw4b.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.372 ns ( 24.13 % ) " "Info: Total cell delay = 4.372 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.744 ns ( 75.87 % ) " "Info: Total interconnect delay = 13.744 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.116 ns" { s[2] Mux3~10 Mux3~11 f[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "18.116 ns" { s[2] {} s[2]~combout {} Mux3~10 {} Mux3~11 {} f[0] {} } { 0.000ns 0.000ns 6.299ns 3.902ns 3.543ns } { 0.000ns 0.843ns 0.178ns 0.521ns 2.830ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:36:07 2013 " "Info: Processing ended: Sat Oct 05 20:36:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
