Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: sadcompleteripplecarypro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sadcompleteripplecarypro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sadcompleteripplecarypro"
Output Format                      : NGC
Target Device                      : Automotive 9500XL

---- Source Options
Top Module Name                    : sadcompleteripplecarypro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd" in Library work.
Architecture rtl of Entity ripple_carry8 is up to date.
Architecture behavioral of Entity bit_fa is up to date.
Architecture rtl of Entity ripple_carry12 is up to date.
Architecture rtl of Entity ripple_carry is up to date.
Architecture rtl of Entity fulladder is up to date.
Architecture rtl of Entity halfadder is up to date.
Architecture behavioral of Entity reduce8 is up to date.
Architecture behavioral of Entity reducelayer16from8 is up to date.
Architecture behavioral of Entity sadcompleteripplecarypro is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sadcompleteripplecarypro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bit_fa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reducelayer16from8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ripple_carry8> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <reduce8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ripple_CARRY12> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fulladder> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <halfadder> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ripple_carry> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sadcompleteripplecarypro> in library <work> (Architecture <behavioral>).
Entity <sadcompleteripplecarypro> analyzed. Unit <sadcompleteripplecarypro> generated.

Analyzing Entity <bit_fa> in library <work> (Architecture <behavioral>).
Entity <bit_fa> analyzed. Unit <bit_fa> generated.

Analyzing Entity <ripple_carry8> in library <work> (Architecture <rtl>).
Entity <ripple_carry8> analyzed. Unit <ripple_carry8> generated.

Analyzing Entity <reducelayer16from8> in library <work> (Architecture <behavioral>).
Entity <reducelayer16from8> analyzed. Unit <reducelayer16from8> generated.

Analyzing Entity <reduce8> in library <work> (Architecture <behavioral>).
Entity <reduce8> analyzed. Unit <reduce8> generated.

Analyzing Entity <fulladder> in library <work> (Architecture <rtl>).
Entity <fulladder> analyzed. Unit <fulladder> generated.

Analyzing Entity <halfadder> in library <work> (Architecture <rtl>).
Entity <halfadder> analyzed. Unit <halfadder> generated.

Analyzing Entity <ripple_carry> in library <work> (Architecture <rtl>).
Entity <ripple_carry> analyzed. Unit <ripple_carry> generated.

Analyzing Entity <ripple_CARRY12> in library <work> (Architecture <rtl>).
Entity <ripple_CARRY12> analyzed. Unit <ripple_CARRY12> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ripple_carry8>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
    Found 8-bit xor2 for signal <S>.
    Found 1-bit xor2 for signal <carry_out$xor0000> created at line 20.
    Found 1-bit xor2 for signal <S_1$xor0000> created at line 20.
    Found 1-bit xor2 for signal <S_2$xor0000> created at line 20.
    Found 1-bit xor2 for signal <S_4$xor0000> created at line 20.
    Found 1-bit xor2 for signal <S_5$xor0000> created at line 20.
    Found 1-bit xor2 for signal <S_7$xor0000> created at line 20.
    Found 1-bit xor2 for signal <tempC_3$xor0000> created at line 20.
    Found 1-bit xor2 for signal <tempC_6$xor0000> created at line 20.
    Summary:
	inferred  16 Xor(s).
Unit <ripple_carry8> synthesized.


Synthesizing Unit <ripple_CARRY12>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
    Found 12-bit xor2 for signal <S>.
    Found 1-bit xor2 for signal <C_out$xor0000> created at line 90.
    Found 1-bit xor2 for signal <C_out$xor0001> created at line 90.
    Found 1-bit xor2 for signal <C_out$xor0002> created at line 90.
    Found 1-bit xor2 for signal <S_2$xor0000> created at line 90.
    Found 1-bit xor2 for signal <S_4$xor0000> created at line 90.
    Found 1-bit xor2 for signal <S_5$xor0000> created at line 90.
    Found 1-bit xor2 for signal <tempC_3$xor0000> created at line 90.
    Found 1-bit xor2 for signal <tempC_6$xor0000> created at line 90.
    Found 1-bit xor2 for signal <tempC_9$xor0000> created at line 90.
    Found 1-bit xor2 for signal <tempC_9$xor0001> created at line 90.
    Found 1-bit xor2 for signal <tempC_9$xor0002> created at line 90.
    Summary:
	inferred  23 Xor(s).
Unit <ripple_CARRY12> synthesized.


Synthesizing Unit <fulladder>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
    Found 1-bit xor3 for signal <fsout>.
Unit <fulladder> synthesized.


Synthesizing Unit <halfadder>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
    Found 1-bit xor2 for signal <hsout>.
    Summary:
	inferred   1 Xor(s).
Unit <halfadder> synthesized.


Synthesizing Unit <ripple_carry>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
    Found 11-bit xor2 for signal <S<10:0>>.
    Found 1-bit xor2 for signal <S_10$xor0000> created at line 117.
    Found 1-bit xor2 for signal <S_11$xor0000> created at line 117.
    Found 1-bit xor2 for signal <S_2$xor0000> created at line 117.
    Found 1-bit xor2 for signal <S_4$xor0000> created at line 117.
    Found 1-bit xor2 for signal <S_5$xor0000> created at line 117.
    Found 1-bit xor2 for signal <tempC_3$xor0000> created at line 117.
    Found 1-bit xor2 for signal <tempC_6$xor0000> created at line 117.
    Found 1-bit xor2 for signal <tempC_9$xor0000> created at line 117.
    Found 1-bit xor2 for signal <tempC_9$xor0001> created at line 117.
    Found 1-bit xor2 for signal <tempC_9$xor0002> created at line 117.
    Summary:
	inferred  21 Xor(s).
Unit <ripple_carry> synthesized.


Synthesizing Unit <bit_fa>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
WARNING:Xst:1780 - Signal <c<7:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <o$addsub0000> created at line 62.
    Found 8-bit adder for signal <q>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <bit_fa> synthesized.


Synthesizing Unit <reduce8>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
Unit <reduce8> synthesized.


Synthesizing Unit <reducelayer16from8>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
Unit <reducelayer16from8> synthesized.


Synthesizing Unit <sadcompleteripplecarypro>.
    Related source file is "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd".
Unit <sadcompleteripplecarypro> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 8-bit adder                                           : 32
# Xors                                                 : 429
 1-bit xor2                                            : 343
 1-bit xor3                                            : 86

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 8-bit adder                                           : 32
# Xors                                                 : 86
 1-bit xor3                                            : 86

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sadcompleteripplecarypro> ...

Optimizing unit <ripple_carry8> ...

Optimizing unit <ripple_CARRY12> ...

Optimizing unit <halfadder> ...

Optimizing unit <ripple_carry> ...

Optimizing unit <fulladder> ...

Optimizing unit <bit_fa> ...

Optimizing unit <reduce8> ...

Optimizing unit <reducelayer16from8> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sadcompleteripplecarypro.ngr
Top Level Output File Name         : sadcompleteripplecarypro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : Automotive 9500XL
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 269

Cell Usage :
# BELS                             : 2819
#      AND2                        : 996
#      AND3                        : 1
#      INV                         : 678
#      OR2                         : 425
#      XOR2                        : 719
# IO Buffers                       : 269
#      IBUF                        : 256
#      OBUF                        : 13
=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.08 secs
 
--> 

Total memory usage is 187620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

