//===-- SyncVMBytesToCells.cpp - Replace bytes addresses with cells ones --===//
//
/// \file
/// This file contains a pass that replaces addresses in bytes with addresses
/// in cells for instructions addressing stack.
//
//===----------------------------------------------------------------------===//

#include "SyncVM.h"

#include "llvm/ADT/Statistic.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/TargetInstrInfo.h"
#include "llvm/Support/Debug.h"

#include "SyncVMSubtarget.h"

using namespace llvm;

#define DEBUG_TYPE "syncvm-bytes-to-cells"
#define SYNCVM_BYTES_TO_CELLS_NAME "SyncVM bytes to cells"

static constexpr unsigned CellSizeInBytes = 32;

static cl::opt<bool>
    EarlyBytesToCells("early-bytes-to-cells-conversion", cl::init(false),
                      cl::Hidden,
                      cl::desc("Converts bytes to cells after the definition"));

STATISTIC(NumBytesToCells, "Number of bytes to cells convertions gone");

namespace {

class SyncVMBytesToCells : public MachineFunctionPass {
public:
  static char ID;
  SyncVMBytesToCells() : MachineFunctionPass(ID) {}

  const TargetRegisterInfo *TRI;

  bool runOnMachineFunction(MachineFunction &Fn) override;

  StringRef getPassName() const override { return SYNCVM_BYTES_TO_CELLS_NAME; }

private:
  bool isStackOp(const MachineInstr &MI, unsigned OpNum);
  unsigned opStart(const MachineInstr &MI, unsigned OpNum);
  bool mayHaveStackOperands(const MachineInstr &MI);
  void expandConst(MachineInstr &MI) const;
  void expandLoadConst(MachineInstr &MI) const;
  void expandThrow(MachineInstr &MI) const;
  const TargetInstrInfo *TII;
  LLVMContext *Context;
};

char SyncVMBytesToCells::ID = 0;

} // namespace

static const char Reg = 'r';
static const char Stack = 's';
static const char StackR = 'z';
static const char Code = 'c';
static const char CodeR = 'y';
static const char Immediate = 'i';
static const char ImmediateR = 'x';
static const std::vector<std::string> BinaryIO = {"MUL", "DIV"};
static const std::vector<std::string> BinaryI = {
    "PTR_ADD", "PTR_SUB", "PTR_PACK", "ADD", "SUB", "AND",
    "OR",      "XOR",     "SHL",      "SHR", "ROL", "ROR"};

bool SyncVMBytesToCells::mayHaveStackOperands(const MachineInstr &MI) {
  StringRef InstName = TII->getName(MI.getOpcode());
  auto Pos = llvm::find_if(InstName, islower);
  std::string InstRoot(InstName.begin(), Pos);
  return llvm::find(BinaryIO, InstRoot) != BinaryIO.end() ||
         llvm::find(BinaryI, InstRoot) != BinaryI.end() || InstRoot == "SEL";
}

bool SyncVMBytesToCells::isStackOp(const MachineInstr &MI, unsigned OpNum) {
  StringRef InstName = TII->getName(MI.getOpcode());
  auto Pos = llvm::find_if(InstName, islower);
  return *(Pos + OpNum) == Stack || *(Pos + OpNum) == StackR;
}

unsigned SyncVMBytesToCells::opStart(const MachineInstr &MI, unsigned OpNum) {
  StringRef InstName = TII->getName(MI.getOpcode());
  auto Pos = llvm::find_if(InstName, islower);
  std::string InstRoot(InstName.begin(), Pos);
  if (OpNum == 2 && *(Pos + OpNum) == Reg)
    return 0;
  unsigned Result = 0;
  for (unsigned I = 0; I < OpNum; ++I) {
    char Opnd = *(Pos + I);
    Result += (Opnd == Reg || Opnd == Immediate || Opnd == ImmediateR) ? 1
              : (Opnd == Code || Opnd == CodeR)                        ? 2
                                                                       : 3;
  }
  if (OpNum < 2 && *(Pos + 2) == Reg)
    ++Result;
  if (OpNum < 3 && llvm::find(BinaryIO, InstRoot) != BinaryIO.end())
    ++Result;
  if (OpNum == 2 && InstRoot == "SEL")
    ++Result;
  return Result;
}

INITIALIZE_PASS(SyncVMBytesToCells, DEBUG_TYPE, SYNCVM_BYTES_TO_CELLS_NAME,
                false, false)

bool SyncVMBytesToCells::runOnMachineFunction(MachineFunction &MF) {
  LLVM_DEBUG(dbgs() << "********** SyncVM convert bytes to cells **********\n"
                    << "********** Function: " << MF.getName() << '\n');

  MachineRegisterInfo &RegInfo = MF.getRegInfo();
  assert(RegInfo.isSSA() && "The pass is supposed to be run on SSA form MIR");

  bool Changed = false;
  TII = MF.getSubtarget<SyncVMSubtarget>().getInstrInfo();
  auto &MRI = MF.getRegInfo();
  assert(TII && "TargetInstrInfo must be a valid object");
  DenseMap<Register, Register> BytesToCellsRegs{};

  for (auto &BB : MF) {
    for (auto II = BB.begin(); II != BB.end(); ++II) {
      MachineInstr &MI = *II;
      if (!mayHaveStackOperands(MI))
        continue;
      auto ConvertMI = [&](unsigned OpNum) {
        unsigned Op0Start = opStart(MI, OpNum);
        MachineOperand &MO0Reg = MI.getOperand(Op0Start + 1);
        MachineOperand &MO1Global = MI.getOperand(Op0Start + 2);
        if (MO0Reg.isReg()) {
          Register Reg = MO0Reg.getReg();
          assert(Reg.isVirtual() && "Physical registers are not expected");
          MachineInstr *DefMI = RegInfo.getVRegDef(Reg);
          if (DefMI->getOpcode() == SyncVM::CTXr)
            // context.sp is already in cells.
            return;

          // Shortcut:
          // if we insert DIV, sometimes we have the following pattern:
          // shl.s   5, r1, r1
          // div.s   32, r1, r1, r0
          // Which is redundant. We can simply remove the shift.
          if (DefMI->getOpcode() == SyncVM::SHLxrr_s &&
              getImmOrCImm(DefMI->getOperand(1)) == 5) {
            // replace all uses of the register with the second operand.
            Register UnshiftedReg = DefMI->getOperand(2).getReg();
            if (MRI.hasOneUse(UnshiftedReg)) {
              Register UseReg = MO0Reg.getReg();
              MRI.replaceRegWith(UseReg, UnshiftedReg);
              DefMI->eraseFromParent();
              Changed = true;
              return;
            }
          }

          Register NewVR;
          if (BytesToCellsRegs.count(Reg) == 1) {
            // Already converted, use value from the cache.
            NewVR = BytesToCellsRegs[Reg];
            ++NumBytesToCells;
          } else {
            NewVR = MRI.createVirtualRegister(&SyncVM::GR256RegClass);
            MachineBasicBlock *DefBB = [DefMI, &MI]() {
              if (EarlyBytesToCells)
                return DefMI->getParent();
              else
                return MI.getParent();
            }();
            auto DefIt = [DefBB, DefMI, &MI]() {
              if (!EarlyBytesToCells)
                return find_if(*DefBB, [&MI](const MachineInstr &CurrentMI) {
                  return &MI == &CurrentMI;
                });
              if (!DefMI->isPHI())
                return std::next(
                    find_if(*DefBB, [DefMI](const MachineInstr &CurrentMI) {
                      return DefMI == &CurrentMI;
                    }));
              return DefBB->getFirstNonPHI();
            }();
            assert(DefIt->getParent() == DefBB);
            BuildMI(*DefBB, DefIt, MI.getDebugLoc(),
                    TII->get(SyncVM::DIVxrrr_s))
                .addDef(NewVR)
                .addDef(SyncVM::R0)
                .addImm(CellSizeInBytes)
                .addReg(Reg)
                .addImm(SyncVMCC::COND_NONE);
            BytesToCellsRegs[Reg] = NewVR;
          }
          MO0Reg.ChangeToRegister(NewVR, false);
        }
        if (MO1Global.isGlobal()) {
          unsigned Offset = MO1Global.getOffset();
          MO1Global.setOffset(Offset /= CellSizeInBytes);
        }
        MachineOperand &Const = MI.getOperand(Op0Start + 2);
        if (Const.isImm() || Const.isCImm())
          Const.ChangeToImmediate(getImmOrCImm(Const) / CellSizeInBytes);
      };
      for (unsigned OpNo = 0; OpNo < 3; ++OpNo)
        if (isStackOp(MI, OpNo)) {
          // avoid handling frame index addressing
          ConvertMI(OpNo);
          Changed = true;
        }
    }
    if (!EarlyBytesToCells)
      BytesToCellsRegs.clear();
  }

  LLVM_DEBUG(
      dbgs() << "*******************************************************\n");
  return Changed;
}

/// createSyncVMBytesToCellsPass - returns an instance of bytes to cells
/// conversion pass.
FunctionPass *llvm::createSyncVMBytesToCellsPass() {
  return new SyncVMBytesToCells();
}
