$date
	Sat May 29 00:20:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! out [7:0] $end
$var reg 1 " enable $end
$var reg 3 # in [2:0] $end
$var integer 32 $ i [31:0] $end
$scope module dut1 $end
$var wire 1 " enable $end
$var wire 3 % in [2:0] $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
b0 $
bx #
x"
bx !
$end
#5
b0 !
b0 &
b1 $
b0 #
b0 %
0"
#10
b1 !
b1 &
b10 $
1"
#15
b0 !
b0 &
b11 $
b1 #
b1 %
0"
#20
b10 !
b10 &
b100 $
1"
#25
b0 !
b0 &
b101 $
b10 #
b10 %
0"
#30
b100 !
b100 &
b110 $
1"
#35
b0 !
b0 &
b111 $
b11 #
b11 %
0"
#40
b1000 !
b1000 &
b1000 $
1"
#45
b0 !
b0 &
b1001 $
b100 #
b100 %
0"
#50
b10000 !
b10000 &
b1010 $
1"
#55
b0 !
b0 &
b1011 $
b101 #
b101 %
0"
#60
b100000 !
b100000 &
b1100 $
1"
#65
b0 !
b0 &
b1101 $
b110 #
b110 %
0"
#70
b1000000 !
b1000000 &
b1110 $
1"
#75
b0 !
b0 &
b1111 $
b111 #
b111 %
0"
#80
b10000000 !
b10000000 &
b10000 $
1"
