
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/jiyuan/keyboard_test/pa.fromNetlist.tcl
# create_project -name keyboard_test -dir "C:/jiyuan/keyboard_test/planAhead_run_3" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/jiyuan/keyboard_test/KNController.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/jiyuan/keyboard_test} {../myVGA/ipcore_dir} }
# add_files [list {../myVGA/ipcore_dir/new_buffer_ram.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "KNController.ucf" [current_fileset -constrset]
Adding file 'C:/jiyuan/keyboard_test/KNController.ucf' to fileset 'constrs_1'
# add_files [list {KNController.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design KNController.ngc ...
WARNING:NetListWriters:298 - No output is written to KNController.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file KNController.edif ...
ngc2edif: Total memory usage is 82540 kilobytes

Parsing EDIF File [./planAhead_run_3/keyboard_test.data/cache/KNController_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/keyboard_test.data/cache/KNController_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design new_buffer_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to new_buffer_ram.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file new_buffer_ram.edif ...
ngc2edif: Total memory usage is 82540 kilobytes

Reading core file 'C:/jiyuan/myVGA/ipcore_dir/new_buffer_ram.ngc' for (cell view 'new_buffer_ram', library 'KNController_lib', file 'KNController.ngc')
Parsing EDIF File [./planAhead_run_3/keyboard_test.data/cache/new_buffer_ram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/keyboard_test.data/cache/new_buffer_ram_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/jiyuan/myVGA/ipcore_dir/new_buffer_ram.ncf]
Finished Parsing UCF File [C:/jiyuan/myVGA/ipcore_dir/new_buffer_ram.ncf]
Parsing UCF File [C:/jiyuan/keyboard_test/KNController.ucf]
Finished Parsing UCF File [C:/jiyuan/keyboard_test/KNController.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ae1ab8c6
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 565.215 ; gain = 126.492
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 02 16:13:49 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
