spice

.load ./square.so

.verilog
paramset thing square;
endparamset

thing c1(nout,0,nin,0);
square2 c2(nout2,0,nin,0);
spice

v1 nin 0 sin freq=1 amplitude=1
r1 nout 0 .1

* built in, for reference
* c2 0 n3 4

.acs
print tran v(nodes)
tran 0 1 .1 trace=n

status notime
end
