--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Apr 08 01:56:02 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     alu_fetch
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets \ALU_imp/substract_N_886]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets clk_0]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets \ALU_imp/control[3]_derived_24]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets PC_7__N_72]
            39 items scored, 13 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             PC_7__I_0_1193_i1  (from PC_7__N_72 +)
   Destination:    FD1S1A     D              PC_7__I_0_1193_i8  (to PC_7__N_72 +)

   Delay:                   5.234ns  (49.2% logic, 50.8% route), 7 logic levels.

 Constraint Details:

      5.234ns data_path PC_7__I_0_1193_i1 to PC_7__I_0_1193_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.380ns

 Path Details: PC_7__I_0_1193_i1 to PC_7__I_0_1193_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PC_7__I_0_1193_i1 (from PC_7__N_72)
Route         2   e 1.002                                  PC[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           PC_7__I_0_1
Route         1   e 0.020                                  n7993
FCI_TO_FCO  ---     0.143            CIN to COUT           PC_7__I_0_3
Route         1   e 0.020                                  n7994
FCI_TO_FCO  ---     0.143            CIN to COUT           PC_7__I_0_5
Route         1   e 0.020                                  n7995
FCI_TO_FCO  ---     0.143            CIN to COUT           PC_7__I_0_7
Route         1   e 0.020                                  n7996
FCI_TO_F    ---     0.544            CIN to S[2]           PC_7__I_0_9
Route         1   e 0.788                                  PC_7__N_57[7]
LUT4        ---     0.448              A to Z              mux_1775_i8_4_lut
Route         1   e 0.788                                  PC_7__N_56
                  --------
                    5.234  (49.2% logic, 50.8% route), 7 logic levels.


Error:  The following path violates requirements by 0.217ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             PC_7__I_0_1193_i3  (from PC_7__N_72 +)
   Destination:    FD1S1A     D              PC_7__I_0_1193_i8  (to PC_7__N_72 +)

   Delay:                   5.071ns  (48.0% logic, 52.0% route), 6 logic levels.

 Constraint Details:

      5.071ns data_path PC_7__I_0_1193_i3 to PC_7__I_0_1193_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.217ns

 Path Details: PC_7__I_0_1193_i3 to PC_7__I_0_1193_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PC_7__I_0_1193_i3 (from PC_7__N_72)
Route         2   e 1.002                                  PC[2]
A1_TO_FCO   ---     0.752           A[2] to COUT           PC_7__I_0_3
Route         1   e 0.020                                  n7994
FCI_TO_FCO  ---     0.143            CIN to COUT           PC_7__I_0_5
Route         1   e 0.020                                  n7995
FCI_TO_FCO  ---     0.143            CIN to COUT           PC_7__I_0_7
Route         1   e 0.020                                  n7996
FCI_TO_F    ---     0.544            CIN to S[2]           PC_7__I_0_9
Route         1   e 0.788                                  PC_7__N_57[7]
LUT4        ---     0.448              A to Z              mux_1775_i8_4_lut
Route         1   e 0.788                                  PC_7__N_56
                  --------
                    5.071  (48.0% logic, 52.0% route), 6 logic levels.


Error:  The following path violates requirements by 0.217ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             PC_7__I_0_1193_i2  (from PC_7__N_72 +)
   Destination:    FD1S1A     D              PC_7__I_0_1193_i8  (to PC_7__N_72 +)

   Delay:                   5.071ns  (48.0% logic, 52.0% route), 6 logic levels.

 Constraint Details:

      5.071ns data_path PC_7__I_0_1193_i2 to PC_7__I_0_1193_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.217ns

 Path Details: PC_7__I_0_1193_i2 to PC_7__I_0_1193_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PC_7__I_0_1193_i2 (from PC_7__N_72)
Route         2   e 1.002                                  PC[1]
A1_TO_FCO   ---     0.752           A[2] to COUT           PC_7__I_0_3
Route         1   e 0.020                                  n7994
FCI_TO_FCO  ---     0.143            CIN to COUT           PC_7__I_0_5
Route         1   e 0.020                                  n7995
FCI_TO_FCO  ---     0.143            CIN to COUT           PC_7__I_0_7
Route         1   e 0.020                                  n7996
FCI_TO_F    ---     0.544            CIN to S[2]           PC_7__I_0_9
Route         1   e 0.788                                  PC_7__N_57[7]
LUT4        ---     0.448              A to Z              mux_1775_i8_4_lut
Route         1   e 0.788                                  PC_7__N_56
                  --------
                    5.071  (48.0% logic, 52.0% route), 6 logic levels.

Warning: 5.380 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets address_bus_7__N_143]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets rpg_in_23__N_131]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            1390 items scored, 878 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.730ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_1937__i7  (from clk +)
   Destination:    FD1P3AX    SP             sel_i0_i4  (to clk +)

   Delay:                  10.471ns  (29.5% logic, 70.5% route), 7 logic levels.

 Constraint Details:

     10.471ns data_path count_1937__i7 to sel_i0_i4 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.730ns

 Path Details: count_1937__i7 to sel_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_1937__i7 (from clk)
Route         2   e 1.002                                  count[7]
LUT4        ---     0.448              B to Z              i2_3_lut_adj_114
Route         1   e 0.788                                  n8035
LUT4        ---     0.448              B to Z              i3_4_lut_adj_113
Route         1   e 0.788                                  n8_adj_963
LUT4        ---     0.448              C to Z              i5319_4_lut
Route         1   e 0.788                                  n6479
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i5348_4_lut
Route        23   e 1.533                                  clk_enable_56
LUT4        ---     0.448              B to Z              i7841_2_lut
Route        26   e 1.693                                  clk_enable_46
                  --------
                   10.471  (29.5% logic, 70.5% route), 7 logic levels.


Error:  The following path violates requirements by 5.730ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_1937__i7  (from clk +)
   Destination:    FD1P3AX    SP             sel_i0_i3  (to clk +)

   Delay:                  10.471ns  (29.5% logic, 70.5% route), 7 logic levels.

 Constraint Details:

     10.471ns data_path count_1937__i7 to sel_i0_i3 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.730ns

 Path Details: count_1937__i7 to sel_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_1937__i7 (from clk)
Route         2   e 1.002                                  count[7]
LUT4        ---     0.448              B to Z              i2_3_lut_adj_114
Route         1   e 0.788                                  n8035
LUT4        ---     0.448              B to Z              i3_4_lut_adj_113
Route         1   e 0.788                                  n8_adj_963
LUT4        ---     0.448              C to Z              i5319_4_lut
Route         1   e 0.788                                  n6479
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i5348_4_lut
Route        23   e 1.533                                  clk_enable_56
LUT4        ---     0.448              B to Z              i7841_2_lut
Route        26   e 1.693                                  clk_enable_46
                  --------
                   10.471  (29.5% logic, 70.5% route), 7 logic levels.


Error:  The following path violates requirements by 5.730ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_1937__i7  (from clk +)
   Destination:    FD1P3AX    SP             sel_i0_i2  (to clk +)

   Delay:                  10.471ns  (29.5% logic, 70.5% route), 7 logic levels.

 Constraint Details:

     10.471ns data_path count_1937__i7 to sel_i0_i2 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.730ns

 Path Details: count_1937__i7 to sel_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_1937__i7 (from clk)
Route         2   e 1.002                                  count[7]
LUT4        ---     0.448              B to Z              i2_3_lut_adj_114
Route         1   e 0.788                                  n8035
LUT4        ---     0.448              B to Z              i3_4_lut_adj_113
Route         1   e 0.788                                  n8_adj_963
LUT4        ---     0.448              C to Z              i5319_4_lut
Route         1   e 0.788                                  n6479
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i5348_4_lut
Route        23   e 1.533                                  clk_enable_56
LUT4        ---     0.448              B to Z              i7841_2_lut
Route        26   e 1.693                                  clk_enable_46
                  --------
                   10.471  (29.5% logic, 70.5% route), 7 logic levels.

Warning: 10.730 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets \ALU_imp/substract_N_886]|            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets clk_0]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets                          |             |             |
\ALU_imp/control[3]_derived_24]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets PC_7__N_72]              |     5.000 ns|     5.380 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets address_bus_7__N_143]    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets rpg_in_23__N_131]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    10.730 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_enable_56                           |      23|     693|     77.78%
                                        |        |        |
n8                                      |       1|     594|     66.67%
                                        |        |        |
n6479                                   |       1|     486|     54.55%
                                        |        |        |
clk_enable_46                           |      26|     390|     43.77%
                                        |        |        |
n8_adj_963                              |       1|     324|     36.36%
                                        |        |        |
n8035                                   |       1|     162|     18.18%
                                        |        |        |
clk_enable_8                            |       7|     119|     13.36%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 891  Score: 2125789

Constraints cover  1690 paths, 307 nets, and 863 connections (30.0% coverage)


Peak memory: 109502464 bytes, TRCE: 3424256 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
