Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: connect4_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "connect4_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "connect4_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : connect4_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\connect4_top.v" into library work
Parsing verilog file "ColumnSelectorV2.v" included at line 2.
Parsing module <ColumnSelectorV2>.
Parsing verilog file "ColumnCalculator.v" included at line 3.
Parsing module <ColumnCalculator>.
Parsing verilog file "ButtonPressDetector.v" included at line 4.
Parsing module <ButtonPressDetector>.
Parsing module <connect4_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <connect4_top>.

Elaborating module <ButtonPressDetector>.
WARNING:HDLCompiler:413 - "ButtonPressDetector.v" Line 32: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <ColumnCalculator>.
WARNING:HDLCompiler:413 - "ColumnCalculator.v" Line 55: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "ColumnCalculator.v" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "ColumnCalculator.v" Line 65: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ColumnSelectorV2>.
WARNING:HDLCompiler:1127 - "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\connect4_top.v" Line 117: Assignment to player_cells ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <connect4_top>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\connect4_top.v".
        column = 3'b001
        statep = 2'b01
INFO:Xst:3210 - "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\connect4_top.v" line 117: Output port <out_players_cells> of the instance <columnSelectorV2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <connect4_top> synthesized.

Synthesizing Unit <ButtonPressDetector>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4/ButtonPressDetector.v".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_2_o_add_2_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <ButtonPressDetector> synthesized.

Synthesizing Unit <ColumnCalculator>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4/ColumnCalculator.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <counter_0>.
    Found 2-bit register for signal <counter_1>.
    Found 2-bit register for signal <counter_2>.
    Found 2-bit register for signal <counter_3>.
    Found 4-bit register for signal <column_position>.
    Found 2-bit adder for signal <counter_0[1]_GND_3_o_add_1_OUT> created at line 51.
    Found 4-bit adder for signal <counter_1[1]_GND_3_o_add_2_OUT> created at line 55.
    Found 2-bit adder for signal <counter_1[1]_GND_3_o_add_3_OUT> created at line 56.
    Found 4-bit adder for signal <counter_2[1]_GND_3_o_add_4_OUT> created at line 60.
    Found 2-bit adder for signal <counter_2[1]_GND_3_o_add_5_OUT> created at line 61.
    Found 4-bit adder for signal <counter_3[1]_GND_3_o_add_6_OUT> created at line 65.
    Found 2-bit adder for signal <counter_3[1]_GND_3_o_add_7_OUT> created at line 66.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <ColumnCalculator> synthesized.

Synthesizing Unit <ColumnSelectorV2>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4/ColumnSelectorV2.v".
WARNING:Xst:653 - Signal <out_players_cells> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <out_gameboard>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <ColumnSelectorV2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 4
 26-bit adder                                          : 1
 4-bit adder                                           : 3
# Registers                                            : 8
 1-bit register                                        : 1
 16-bit register                                       : 1
 2-bit register                                        : 4
 26-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 16
 32-bit 2-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ButtonPressDetector>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ButtonPressDetector> synthesized (advanced).

Synthesizing (advanced) Unit <ColumnCalculator>.
The following registers are absorbed into counter <counter_0>: 1 register on signal <counter_0>.
The following registers are absorbed into counter <counter_2>: 1 register on signal <counter_2>.
The following registers are absorbed into counter <counter_1>: 1 register on signal <counter_1>.
The following registers are absorbed into counter <counter_3>: 1 register on signal <counter_3>.
Unit <ColumnCalculator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 5
 2-bit up counter                                      : 4
 26-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Multiplexers                                         : 16
 32-bit 2-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <connect4_top> ...

Optimizing unit <ColumnCalculator> ...

Optimizing unit <ColumnSelectorV2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block connect4_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : connect4_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 150
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 25
#      LUT2                        : 31
#      LUT3                        : 3
#      LUT4                        : 4
#      LUT5                        : 18
#      LUT6                        : 11
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 55
#      FD                          : 31
#      FDE                         : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 5
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  11440     0%  
 Number of Slice LUTs:                   97  out of   5720     1%  
    Number used as Logic:                97  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     97
   Number with an unused Flip Flop:      42  out of     97    43%  
   Number with an unused LUT:             0  out of     97     0%  
   Number of fully used LUT-FF pairs:    55  out of     97    56%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    200    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
BPD/clk_out                        | NONE(columnCounter/counter_1_1)| 12    |
clk                                | BUFGP                          | 43    |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.998ns (Maximum Frequency: 250.150MHz)
   Minimum input arrival time before clock: 3.705ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BPD/clk_out'
  Clock period: 2.929ns (frequency: 341.454MHz)
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               2.929ns (Levels of Logic = 2)
  Source:            columnCounter/column_position_3 (FF)
  Destination:       columnCounter/column_position_3 (FF)
  Source Clock:      BPD/clk_out rising
  Destination Clock: BPD/clk_out rising

  Data Path: columnCounter/column_position_3 to columnCounter/column_position_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.447   1.392  columnCounter/column_position_3 (columnCounter/column_position_3)
     LUT6:I0->O            1   0.203   0.580  columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<3>1 (columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<3>1)
     LUT3:I2->O            1   0.205   0.000  columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<3>3 (columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<3>)
     FD:D                      0.102          columnCounter/column_position_3
    ----------------------------------------
    Total                      2.929ns (0.957ns logic, 1.972ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 1086 / 59
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            BPD/count_20 (FF)
  Destination:       BPD/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: BPD/count_20 to BPD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  BPD/count_20 (BPD/count_20)
     LUT6:I0->O            3   0.203   0.898  BPD/GND_2_o_GND_2_o_equal_4_o<25>1 (BPD/GND_2_o_GND_2_o_equal_4_o<25>)
     LUT6:I2->O           14   0.203   0.958  BPD/Mcount_count_val261 (BPD/Mcount_count_val)
     LUT2:I1->O            1   0.205   0.000  BPD/count_0_rstpot (BPD/count_0_rstpot)
     FD:D                      0.102          BPD/count_0
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BPD/clk_out'
  Total number of paths / destination ports: 56 / 12
-------------------------------------------------------------------------
Offset:              3.635ns (Levels of Logic = 3)
  Source:            Switch_1 (PAD)
  Destination:       columnCounter/column_position_3 (FF)
  Destination Clock: BPD/clk_out rising

  Data Path: Switch_1 to columnCounter/column_position_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.221  Switch_1_IBUF (Switch_1_IBUF)
     LUT6:I0->O            1   0.203   0.684  columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<2>2 (columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<2>2)
     LUT3:I1->O            1   0.203   0.000  columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<2>3 (columnCounter/selected_column[3]_counter_0[1]_select_13_OUT<2>)
     FD:D                      0.102          columnCounter/column_position_2
    ----------------------------------------
    Total                      3.635ns (1.730ns logic, 1.905ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              3.705ns (Levels of Logic = 3)
  Source:            BTN_EAST (PAD)
  Destination:       BPD/count_0 (FF)
  Destination Clock: clk rising

  Data Path: BTN_EAST to BPD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  BTN_EAST_IBUF (BTN_EAST_IBUF)
     LUT6:I0->O           14   0.203   0.958  BPD/Mcount_count_val261 (BPD/Mcount_count_val)
     LUT2:I1->O            1   0.205   0.000  BPD/count_0_rstpot (BPD/count_0_rstpot)
     FD:D                      0.102          BPD/count_0
    ----------------------------------------
    Total                      3.705ns (1.732ns logic, 1.973ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            columnSelectorV2/out_gameboard_7 (FF)
  Destination:       gameboard_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: columnSelectorV2/out_gameboard_7 to gameboard_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  columnSelectorV2/out_gameboard_7 (columnSelectorV2/out_gameboard_7)
     OBUF:I->O                 2.571          gameboard_out_7_OBUF (gameboard_out<7>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BPD/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BPD/clk_out    |    2.929|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BPD/clk_out    |    2.124|         |         |         |
clk            |    3.998|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.75 secs
 
--> 

Total memory usage is 4486232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

