<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LiveRegUnits.cpp source code [llvm/llvm/lib/CodeGen/LiveRegUnits.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/LiveRegUnits.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='LiveRegUnits.cpp.html'>LiveRegUnits.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- LiveRegUnits.cpp - Register Unit Set -------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file imlements the LiveRegUnits set.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRegUnits.h.html">"llvm/CodeGen/LiveRegUnits.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<dfn class="decl def" id="_ZN4llvm12LiveRegUnits22removeRegsNotPreservedEPKj" title='llvm::LiveRegUnits::removeRegsNotPreserved' data-ref="_ZN4llvm12LiveRegUnits22removeRegsNotPreservedEPKj">removeRegsNotPreserved</dfn>(<em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col1 decl" id="1RegMask" title='RegMask' data-type='const uint32_t *' data-ref="1RegMask">RegMask</dfn>) {</td></tr>
<tr><th id="27">27</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="2U" title='U' data-type='unsigned int' data-ref="2U">U</dfn> = <var>0</var>, <dfn class="local col3 decl" id="3E" title='E' data-type='unsigned int' data-ref="3E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>(); <a class="local col2 ref" href="#2U" title='U' data-ref="2U">U</a> != <a class="local col3 ref" href="#3E" title='E' data-ref="3E">E</a>; ++<a class="local col2 ref" href="#2U" title='U' data-ref="2U">U</a>) {</td></tr>
<tr><th id="28">28</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col4 decl" id="4RootReg" title='RootReg' data-type='llvm::MCRegUnitRootIterator' data-ref="4RootReg">RootReg</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#2U" title='U' data-ref="2U">U</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>); <a class="local col4 ref" href="#4RootReg" title='RootReg' data-ref="4RootReg">RootReg</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col4 ref" href="#4RootReg" title='RootReg' data-ref="4RootReg">RootReg</a>) {</td></tr>
<tr><th id="29">29</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col1 ref" href="#1RegMask" title='RegMask' data-ref="1RegMask">RegMask</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col4 ref" href="#4RootReg" title='RootReg' data-ref="4RootReg">RootReg</a>))</td></tr>
<tr><th id="30">30</th><td>        <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col2 ref" href="#2U" title='U' data-ref="2U">U</a>);</td></tr>
<tr><th id="31">31</th><td>    }</td></tr>
<tr><th id="32">32</th><td>  }</td></tr>
<tr><th id="33">33</th><td>}</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<dfn class="decl def" id="_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj" title='llvm::LiveRegUnits::addRegsInMask' data-ref="_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj">addRegsInMask</dfn>(<em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="5RegMask" title='RegMask' data-type='const uint32_t *' data-ref="5RegMask">RegMask</dfn>) {</td></tr>
<tr><th id="36">36</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6U" title='U' data-type='unsigned int' data-ref="6U">U</dfn> = <var>0</var>, <dfn class="local col7 decl" id="7E" title='E' data-type='unsigned int' data-ref="7E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>(); <a class="local col6 ref" href="#6U" title='U' data-ref="6U">U</a> != <a class="local col7 ref" href="#7E" title='E' data-ref="7E">E</a>; ++<a class="local col6 ref" href="#6U" title='U' data-ref="6U">U</a>) {</td></tr>
<tr><th id="37">37</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col8 decl" id="8RootReg" title='RootReg' data-type='llvm::MCRegUnitRootIterator' data-ref="8RootReg">RootReg</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col6 ref" href="#6U" title='U' data-ref="6U">U</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>); <a class="local col8 ref" href="#8RootReg" title='RootReg' data-ref="8RootReg">RootReg</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col8 ref" href="#8RootReg" title='RootReg' data-ref="8RootReg">RootReg</a>) {</td></tr>
<tr><th id="38">38</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col5 ref" href="#5RegMask" title='RegMask' data-ref="5RegMask">RegMask</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col8 ref" href="#8RootReg" title='RootReg' data-ref="8RootReg">RootReg</a>))</td></tr>
<tr><th id="39">39</th><td>        <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col6 ref" href="#6U" title='U' data-ref="6U">U</a>);</td></tr>
<tr><th id="40">40</th><td>    }</td></tr>
<tr><th id="41">41</th><td>  }</td></tr>
<tr><th id="42">42</th><td>}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<dfn class="decl def" id="_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE" title='llvm::LiveRegUnits::stepBackward' data-ref="_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE">stepBackward</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>) {</td></tr>
<tr><th id="45">45</th><td>  <i>// Remove defined registers and regmask kills from the set.</i></td></tr>
<tr><th id="46">46</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col0 decl" id="10O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="10O">O</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>); <a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a>) {</td></tr>
<tr><th id="47">47</th><td>    <b>if</b> (<a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="48">48</th><td>      <b>if</b> (!<a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="49">49</th><td>        <b>continue</b>;</td></tr>
<tr><th id="50">50</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='unsigned int' data-ref="11Reg">Reg</dfn> = <a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="51">51</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>))</td></tr>
<tr><th id="52">52</th><td>        <b>continue</b>;</td></tr>
<tr><th id="53">53</th><td>      <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits9removeRegEt" title='llvm::LiveRegUnits::removeReg' data-ref="_ZN4llvm12LiveRegUnits9removeRegEt">removeReg</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>);</td></tr>
<tr><th id="54">54</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="55">55</th><td>      <a class="member" href="#_ZN4llvm12LiveRegUnits22removeRegsNotPreservedEPKj" title='llvm::LiveRegUnits::removeRegsNotPreserved' data-ref="_ZN4llvm12LiveRegUnits22removeRegsNotPreservedEPKj">removeRegsNotPreserved</a>(<a class="local col0 ref" href="#10O" title='O' data-ref="10O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <i>// Add uses to the set.</i></td></tr>
<tr><th id="59">59</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col2 decl" id="12O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="12O">O</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>); <a class="local col2 ref" href="#12O" title='O' data-ref="12O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col2 ref" href="#12O" title='O' data-ref="12O">O</a>) {</td></tr>
<tr><th id="60">60</th><td>    <b>if</b> (!<a class="local col2 ref" href="#12O" title='O' data-ref="12O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#12O" title='O' data-ref="12O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() || <a class="local col2 ref" href="#12O" title='O' data-ref="12O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="61">61</th><td>      <b>continue</b>;</td></tr>
<tr><th id="62">62</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='unsigned int' data-ref="13Reg">Reg</dfn> = <a class="local col2 ref" href="#12O" title='O' data-ref="12O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="63">63</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg">Reg</a>))</td></tr>
<tr><th id="64">64</th><td>      <b>continue</b>;</td></tr>
<tr><th id="65">65</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg">Reg</a>);</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<dfn class="decl def" id="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <i>// Add defs, uses and regmask clobbers to the set.</i></td></tr>
<tr><th id="71">71</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col5 decl" id="15O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="15O">O</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>); <a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a>) {</td></tr>
<tr><th id="72">72</th><td>    <b>if</b> (<a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="73">73</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="16Reg" title='Reg' data-type='unsigned int' data-ref="16Reg">Reg</dfn> = <a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="74">74</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>))</td></tr>
<tr><th id="75">75</th><td>        <b>continue</b>;</td></tr>
<tr><th id="76">76</th><td>      <b>if</b> (!<a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="77">77</th><td>        <b>continue</b>;</td></tr>
<tr><th id="78">78</th><td>      <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>);</td></tr>
<tr><th id="79">79</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="80">80</th><td>      <a class="member" href="#_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj" title='llvm::LiveRegUnits::addRegsInMask' data-ref="_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj">addRegsInMask</a>(<a class="local col5 ref" href="#15O" title='O' data-ref="15O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE">/// Add live-in registers of basic block<span class="command"> \p</span> <span class="arg">MBB</span> to<span class="command"> \p</span> <span class="arg">LiveUnits.</span></i></td></tr>
<tr><th id="85">85</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE" title='addBlockLiveIns' data-type='void addBlockLiveIns(llvm::LiveRegUnits &amp; LiveUnits, const llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE">addBlockLiveIns</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col7 decl" id="17LiveUnits" title='LiveUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="17LiveUnits">LiveUnits</dfn>,</td></tr>
<tr><th id="86">86</th><td>                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="18MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="18MBB">MBB</dfn>) {</td></tr>
<tr><th id="87">87</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="19LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="19LI">LI</dfn> : <a class="local col8 ref" href="#18MBB" title='MBB' data-ref="18MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>())</td></tr>
<tr><th id="88">88</th><td>    <a class="local col7 ref" href="#17LiveUnits" title='LiveUnits' data-ref="17LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE" title='llvm::LiveRegUnits::addRegMasked' data-ref="_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE">addRegMasked</a>(<a class="local col9 ref" href="#19LI" title='LI' data-ref="19LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#19LI" title='LI' data-ref="19LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::LaneMask" title='llvm::MachineBasicBlock::RegisterMaskPair::LaneMask' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i class="doc" data-doc="_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE">/// Adds all callee saved registers to<span class="command"> \p</span> <span class="arg">LiveUnits.</span></i></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE" title='addCalleeSavedRegs' data-type='void addCalleeSavedRegs(llvm::LiveRegUnits &amp; LiveUnits, const llvm::MachineFunction &amp; MF)' data-ref="_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE">addCalleeSavedRegs</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col0 decl" id="20LiveUnits" title='LiveUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="20LiveUnits">LiveUnits</dfn>,</td></tr>
<tr><th id="93">93</th><td>                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="22MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="22MRI">MRI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="95">95</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col3 decl" id="23CSR" title='CSR' data-type='const MCPhysReg *' data-ref="23CSR">CSR</dfn> = <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>(); <a class="local col3 ref" href="#23CSR" title='CSR' data-ref="23CSR">CSR</a> &amp;&amp; *<a class="local col3 ref" href="#23CSR" title='CSR' data-ref="23CSR">CSR</a>; ++<a class="local col3 ref" href="#23CSR" title='CSR' data-ref="23CSR">CSR</a>)</td></tr>
<tr><th id="96">96</th><td>    <a class="local col0 ref" href="#20LiveUnits" title='LiveUnits' data-ref="20LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(*<a class="local col3 ref" href="#23CSR" title='CSR' data-ref="23CSR">CSR</a>);</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<dfn class="decl def" id="_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE" title='llvm::LiveRegUnits::addPristines' data-ref="_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE">addPristines</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="24MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="24MF">MF</dfn>) {</td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="25MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="25MFI">MFI</dfn> = <a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (!<a class="local col5 ref" href="#25MFI" title='MFI' data-ref="25MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>())</td></tr>
<tr><th id="102">102</th><td>    <b>return</b>;</td></tr>
<tr><th id="103">103</th><td>  <i class="doc">/// This function will usually be called on an empty object, handle this</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// as a special case.</i></td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits5emptyEv" title='llvm::LiveRegUnits::empty' data-ref="_ZNK4llvm12LiveRegUnits5emptyEv">empty</a>()) {</td></tr>
<tr><th id="106">106</th><td>    <i class="doc">/// Add all callee saved regs, then remove the ones that are saved and</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">    /// restored.</i></td></tr>
<tr><th id="108">108</th><td>    <a class="tu ref" href="#_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE" title='addCalleeSavedRegs' data-use='c' data-ref="_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE">addCalleeSavedRegs</a>(<span class='refarg'>*<b>this</b></span>, <a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF">MF</a>);</td></tr>
<tr><th id="109">109</th><td>    <i class="doc">/// Remove the ones that are not saved/restored; they are pristine.</i></td></tr>
<tr><th id="110">110</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col6 decl" id="26Info" title='Info' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="26Info">Info</dfn> : <a class="local col5 ref" href="#25MFI" title='MFI' data-ref="25MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>())</td></tr>
<tr><th id="111">111</th><td>      <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits9removeRegEt" title='llvm::LiveRegUnits::removeReg' data-ref="_ZN4llvm12LiveRegUnits9removeRegEt">removeReg</a>(<a class="local col6 ref" href="#26Info" title='Info' data-ref="26Info">Info</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="112">112</th><td>    <b>return</b>;</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// If a callee-saved register that is not pristine is already present</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">  /// in the set, we should make sure that it stays in it. Precompute the</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  /// set of pristine registers in a separate object.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// Add all callee saved regs, then remove the ones that are saved+restored.</i></td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="local col7 decl" id="27Pristine" title='Pristine' data-type='llvm::LiveRegUnits' data-ref="27Pristine">Pristine</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE">(</a>*<a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>);</td></tr>
<tr><th id="119">119</th><td>  <a class="tu ref" href="#_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE" title='addCalleeSavedRegs' data-use='c' data-ref="_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE">addCalleeSavedRegs</a>(<span class='refarg'><a class="local col7 ref" href="#27Pristine" title='Pristine' data-ref="27Pristine">Pristine</a></span>, <a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF">MF</a>);</td></tr>
<tr><th id="120">120</th><td>  <i class="doc">/// Remove the ones that are not saved/restored; they are pristine.</i></td></tr>
<tr><th id="121">121</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col8 decl" id="28Info" title='Info' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="28Info">Info</dfn> : <a class="local col5 ref" href="#25MFI" title='MFI' data-ref="25MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>())</td></tr>
<tr><th id="122">122</th><td>    <a class="local col7 ref" href="#27Pristine" title='Pristine' data-ref="27Pristine">Pristine</a>.<a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits9removeRegEt" title='llvm::LiveRegUnits::removeReg' data-ref="_ZN4llvm12LiveRegUnits9removeRegEt">removeReg</a>(<a class="local col8 ref" href="#28Info" title='Info' data-ref="28Info">Info</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="123">123</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits8addUnitsERKNS_9BitVectorE" title='llvm::LiveRegUnits::addUnits' data-ref="_ZN4llvm12LiveRegUnits8addUnitsERKNS_9BitVectorE">addUnits</a>(<a class="local col7 ref" href="#27Pristine" title='Pristine' data-ref="27Pristine">Pristine</a>.<a class="member" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits12getBitVectorEv" title='llvm::LiveRegUnits::getBitVector' data-ref="_ZNK4llvm12LiveRegUnits12getBitVectorEv">getBitVector</a>());</td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<dfn class="decl def" id="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveOuts' data-ref="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="29MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="29MBB">MBB</dfn>) {</td></tr>
<tr><th id="127">127</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="30MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="30MF">MF</dfn> = *<a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <a class="member" href="#_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE" title='llvm::LiveRegUnits::addPristines' data-ref="_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE">addPristines</a>(<a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF">MF</a>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i>// To get the live-outs we simply merge the live-ins of all successors.</i></td></tr>
<tr><th id="132">132</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="31Succ" title='Succ' data-type='const llvm::MachineBasicBlock *' data-ref="31Succ">Succ</dfn> : <a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="133">133</th><td>    <a class="tu ref" href="#_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE" title='addBlockLiveIns' data-use='c' data-ref="_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE">addBlockLiveIns</a>(<span class='refarg'>*<b>this</b></span>, *<a class="local col1 ref" href="#31Succ" title='Succ' data-ref="31Succ">Succ</a>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// For the return block: Add all callee saved registers.</i></td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (<a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>()) {</td></tr>
<tr><th id="137">137</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="32MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="32MFI">MFI</dfn> = <a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="138">138</th><td>    <b>if</b> (<a class="local col2 ref" href="#32MFI" title='MFI' data-ref="32MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>())</td></tr>
<tr><th id="139">139</th><td>      <a class="tu ref" href="#_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE" title='addCalleeSavedRegs' data-use='c' data-ref="_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE">addCalleeSavedRegs</a>(<span class='refarg'>*<b>this</b></span>, <a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF">MF</a>);</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<dfn class="decl def" id="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveIns' data-ref="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="33MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="33MBB">MBB</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="34MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="34MF">MF</dfn> = *<a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="145">145</th><td>  <a class="member" href="#_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE" title='llvm::LiveRegUnits::addPristines' data-ref="_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE">addPristines</a>(<a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a>);</td></tr>
<tr><th id="146">146</th><td>  <a class="tu ref" href="#_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE" title='addBlockLiveIns' data-use='c' data-ref="_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE">addBlockLiveIns</a>(<span class='refarg'>*<b>this</b></span>, <a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB">MBB</a>);</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
