// Seed: 187354793
module module_0 #(
    parameter id_3 = 32'd34
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire _id_3;
  wire [id_3 : id_3] id_4;
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd89,
    parameter id_3 = 32'd67
) (
    output wand  id_0,
    input  tri0  _id_1,
    output logic id_2,
    input  tri1  _id_3,
    input  uwire id_4,
    output tri1  id_5
);
  localparam id_7 = 1, id_8 = -1, id_9 = 1'b0;
  parameter id_10 = id_7 == -1;
  logic [id_1 : id_3] id_11;
  ;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  always @(id_7) begin : LABEL_0
    id_2 <= id_8;
  end
  assign id_0 = 1'b0;
endmodule
