{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,20]],"date-time":"2019-11-20T14:23:29Z","timestamp":1574259809080},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T00:00:00Z","timestamp":1570492800000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"DOI":"10.13039\/100007515","name":"National Youth Science Foundation","doi-asserted-by":"publisher","award":["CCF-1704859"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["TECS","ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2019,10,8]]},"DOI":"10.1145\/3358200","type":"journal-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T13:13:05Z","timestamp":1570713185000},"page":"1-18","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Tracing Methodology Using Automata Processor"],"prefix":"10.1145","volume":"18","author":[{"given":"Minjun","family":"Seo","sequence":"first","affiliation":[{"name":"Center for Embedded Cyber-physical Systems, University of California, Irvine, California, USA"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[{"name":"Center for Embedded Cyber-physical Systems, University of California, Irvine, California, USA"}]}],"member":"320","reference":[{"key":"key-10.1145\/3358200-1","unstructured":"[n.d.]. RTEMS Real Time Operating System (RTOS) | Real-Time and Real Free RTOS. https:\/\/www.rtems.org\/."},{"key":"key-10.1145\/3358200-2","unstructured":"2018. LEON\/GRLIB guide GRLIB VHDL IP core library 2018 configuration and development guide configuration and development guide. (2018). www.cobham.com\/gaisler."},{"key":"key-10.1145\/3358200-3","unstructured":"Wolfgang Ahrendt, Jes&#x000FA;s Mauricio Chimento, Gordon J. Pace, and Gerardo Schneider. 2017. Verifying data-and control-oriented properties combining static and runtime verification: Theory and tools. Formal Methods in System Design 51, 1 (2017), 200--265."},{"key":"key-10.1145\/3358200-4","unstructured":"Rajeev Alur. 1999. Timed automata. In International Conference on Computer Aided Verification. Springer, 8--22."},{"key":"key-10.1145\/3358200-5","unstructured":"S. Serge Barold, Roland X. Stroobandt, and Alfons F Sinnaeve. 2008. Cardiac Pacemakers Step by Step: An Illustrated Guide. John Wiley &#x38; Sons."},{"key":"key-10.1145\/3358200-6","unstructured":"Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, et al. 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News 39, 2 (2011), 1--7."},{"key":"key-10.1145\/3358200-7","unstructured":"Chunkun Bo, Ke Wang, Yanjun Qi, and Kevin Skadron. 2015. String kernel testing acceleration using the micron automata processor. In Workshop on Computer Architecture for Machine Learning."},{"key":"key-10.1145\/3358200-8","unstructured":"Eric Bodden, Patrick Lam, and Laurie Hendren. 2010. Clara: A framework for partially evaluating finite-state runtime monitors ahead of time. In International Conference on Runtime Verification. Springer, 183--197."},{"key":"key-10.1145\/3358200-9","unstructured":"Borzoo Bonakdarpour, Samaneh Navabpour, and Sebastian Fischmeister. 2011. Sampling-based runtime verification. In International Symposium on Formal Methods. Springer, 88--102."},{"key":"key-10.1145\/3358200-10","unstructured":"Altera Corporation. 2008. with the SignalTap II Embedded Logic Analyzer. 24 pages."},{"key":"key-10.1145\/3358200-11","unstructured":"Paul Dlugosch, Dave Brown, Paul Glendenning, Michael Leventhal, and Harold Noyes. 2014. An efficient and scalable semiconductor architecture for parallel automata processing. IEEE Transactions on Parallel and Distributed Systems 25, 12 (2014), 3088--3098."},{"key":"key-10.1145\/3358200-12","unstructured":"Mohammed El Shobaki and Lennart Lindh. 2001. A hardware and software monitor for high-level system-on-chip verification. In Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design. IEEE, 56--61."},{"key":"key-10.1145\/3358200-13","unstructured":"Tom Feist. 2012. Vivado design suite. White Paper 5 (2012), 30."},{"key":"key-10.1145\/3358200-14","unstructured":"Richard Fryer. 2005. FPGA based CPU instrumentation for hard real-time embedded system testing. ACM SIGBED Review 2, 2 (2005), 39--42."},{"key":"key-10.1145\/3358200-15","unstructured":"Brent Hailpern and Padmanabhan Santhanam. 2002. Software debugging, testing, and verification. IBM Systems Journal 41, 1 (2002), 4--12."},{"key":"key-10.1145\/3358200-16","unstructured":"Micron Inc. [n.d.]. Designing for the Micron D480 Automata Processor. http:\/\/www.micronautomata.com\/documentation\/anml_documentation\/c_D480_design_notes.html."},{"key":"key-10.1145\/3358200-17","unstructured":"Zhihao Jiang, Miroslav Pajic, Allison Connolly, Sanjay Dixit, and Rahul Mangharam. 2010. Real-time heart model for implantable cardiac device validation and verification. In 2010 22nd Euromicro Conference on Real-Time Systems. IEEE, 239--248."},{"key":"key-10.1145\/3358200-18","unstructured":"Zhihao Jiang, Miroslav Pajic, and Rahul Mangharam. 2011. Cyber--physical modeling of implantable cardiac medical devices. Proc. IEEE 100, 1 (2011), 122--137."},{"key":"key-10.1145\/3358200-19","unstructured":"Mike Jones. 1997. What really happened on mars rover pathfinder. The Risks Digest 19, 49 (1997), 1--2."},{"key":"key-10.1145\/3358200-20","unstructured":"Damjan Lampret and Julius Baxter. [n.d.]. OpenRISC 1200 IP Core Specification (Preliminary Draft), 2014."},{"key":"key-10.1145\/3358200-21","unstructured":"Jong Chul Lee and Roman Lysecky. 2015. System-level observation framework for non-intrusive runtime monitoring of embedded systems. ACM Transactions on Design Automation of Electronic Systems (TODAES) 20, 3 (2015), 42."},{"key":"key-10.1145\/3358200-22","unstructured":"Nancy G Leveson and Clark S Turner. 1993. An investigation of the Therac-25 accidents. Computer 26, 7 (1993), 18--41."},{"key":"key-10.1145\/3358200-23","unstructured":"Giovanni Liva, Muhammad Taimoor Khan, and Martin Pinzger. 2017. Extracting timed automata from Java methods. In 2017 IEEE 17th International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE, 91--100."},{"key":"key-10.1145\/3358200-24","unstructured":"Hong Lu and Alessandro Forin. 2007. The design and implementation of P2V, an architecture for zero-overhead online verification of software programs. (2007)."},{"key":"key-10.1145\/3358200-25","unstructured":"R Mijat. 2010. Better trace for better software: Introducing the new arm coresight system trace macrocell and trace memory controller. ARM, White Paper (2010)."},{"key":"key-10.1145\/3358200-26","unstructured":"Samaneh Navabpour, Borzoo Bonakdarpour, and Sebastian Fischmeister. 2015. Time-triggered runtime verification of component-based multi-core systems. In Runtime Verification. Springer, 153--168."},{"key":"key-10.1145\/3358200-27","unstructured":"Hyunyoung Oh, Hayoon Yi, Hyeokjun Choe, Yeongpil Cho, Sungroh Yoon, and Yunheung Paek. 2019. Real-time anomalous branch behavior inference with a GPU-inspired engine for machine learning models. In 2019 Design, Automation &#x38; Test in Europe Conference &#x38; Exhibition (DATE). IEEE, 908--913."},{"key":"key-10.1145\/3358200-28","unstructured":"Rodolfo Pellizzoni, Patrick Meredith, Marco Caccamo, and Grigore Rosu. 2008. Hardware runtime monitoring for dependable cots-based real-time embedded systems. In 2008 Real-Time Systems Symposium. IEEE, 481--491."},{"key":"key-10.1145\/3358200-29","unstructured":"Kevin Peterson and Yvon Savaria. 2004. Assertion-based on-line verification and debug environment for complex hardware systems. In 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512), Vol. 2. IEEE, II--685."},{"key":"key-10.1145\/3358200-30","unstructured":"Amir Pnueli. 1977. The temporal logic of programs. In 18th Annual Symposium on Foundations of Computer Science (sfcs 1977). IEEE, 46--57. DOI:https:\/\/doi.org\/10.1109\/SFCS.1977.32","DOI":"10.1109\/SFCS.1977.32","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3358200-31","unstructured":"Indranil Roy and Srinivas Aluru. 2014. Finding motifs in biological sequences using the micron automata processor. In 2014 IEEE 28th International Parallel and Distributed Processing Symposium. IEEE, 415--424."},{"key":"key-10.1145\/3358200-32","unstructured":"Indranil Roy, Ankit Srivastava, Marziyeh Nourian, Michela Becchi, and Srinivas Aluru. 2016. High performance pattern matching using the automata processor. In 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE, 1123--1132."},{"key":"key-10.1145\/3358200-33","unstructured":"Minjun Seo and Roman Lysecky. 2018. Non-intrusive in-situ requirements monitoring of embedded system. ACM Transactions on Design Automation of Electronic Systems (TODAES) 23, 5 (2018), 58."},{"key":"key-10.1145\/3358200-34","unstructured":"Tommy Tracy, Yao Fu, Indranil Roy, Eric Jonas, and Paul Glendenning. 2016. Towards machine learning on the automata processor. In International Conference on High Performance Computing. Springer, 200--218."},{"key":"key-10.1145\/3358200-35","unstructured":"Tullis and Michael L. 2015. Intel &#174; Trace Hub Developer&#x02019;s Manual. Technical Report. http:\/\/www.intel.com\/products\/processor."},{"key":"key-10.1145\/3358200-36","unstructured":"Jack Wadden and Kevin Skadron. 2016. VASim: An open virtual automata simulator for automata processing application and architecture research. University of Virginia, Tech. Rep. CS2016-03 (2016)."},{"key":"key-10.1145\/3358200-37","unstructured":"Philipp Wagner, Thomas Wild, and Andreas Herkersdorf. 2016. DiaSys: On-chip trace analysis for multi-processor system-on-chip. Springer, Cham, 197--209. DOI:https:\/\/doi.org\/10.1007\/978-3-319-30695-7_15","DOI":"10.1007\/978-3-319-30695-7_15","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3358200-38","unstructured":"Ke Wang, Yanjun Qi, Jeffrey J. Fox, Mircea R. Stan, and Kevin Skadron. 2015. Association rule mining with the micron automata processor. In 2015 IEEE International Parallel and Distributed Processing Symposium. IEEE, 689--699."},{"key":"key-10.1145\/3358200-39","unstructured":"Kosuke Watanabe, Eunsuk Kang, Chung-Wei Lin, and Shinichi Shiraishi. 2018. INVITED: Runtime monitoring for safety of intelligent vehicles. In 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). IEEE, 1--6. DOI:https:\/\/doi.org\/10.1109\/DAC.2018.8465912","DOI":"10.1109\/DAC.2018.8465912","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3358200-40","unstructured":"Xilinx. 2012. ChipScope Pro Software and Cores. , 5--226 pages. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_7\/chipscope_pro_sw_cores_ug029.pdf."},{"key":"key-10.1145\/3358200-41","unstructured":"Xilinx. 2017. MicroBlaze processor reference guide. (2017). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_1\/ug984-vivado-microblaze-ref.pdf."},{"key":"key-10.1145\/3358200-42","unstructured":"Keira Zhou, Jack Wadden, Jeffrey J. Fox, Ke Wang, Donald E. Brown, and Kevin Skadron. 2015. Regular expression acceleration on the micron automata processor: Brill tagging as a case study. In 2015 IEEE International Conference on Big Data (Big Data). IEEE, 355--360."},{"key":"key-10.1145\/3358200-43","unstructured":"Yumin Zhou, Sebastian Burg, Oliver Bringmann, and Wolfgang Rosenstiel. 2018. A software reconfigurable assertion checking unit for run-time error detection. In 2018 IEEE 23rd European Test Symposium (ETS). IEEE, 1--6. DOI:https:\/\/doi.org\/10.1109\/ETS.2018.8400691","DOI":"10.1109\/ETS.2018.8400691","doi-asserted-by":"crossref"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3358200&ftid=2086396&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T13:27:50Z","timestamp":1571664470000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,8]]},"references-count":43,"journal-issue":{"published-print":{"date-parts":[[2019,10,19]]},"issue":"5s"},"URL":"http:\/\/dx.doi.org\/10.1145\/3358200","relation":{"cites":[]},"ISSN":["1539-9087"],"issn-type":[{"value":"1539-9087","type":"print"}],"subject":["Hardware and Architecture","Software"]}}