// Seed: 268026201
module module_0 (
    id_1,
    id_2
);
  output wor id_2;
  input wire id_1;
  parameter id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_6 = id_5;
  wire id_7;
  assign id_2 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input wor id_6,
    output tri id_7,
    input tri0 id_8,
    output wand id_9,
    input wor id_10,
    output wor id_11,
    input tri0 id_12,
    output wand id_13,
    output tri0 id_14,
    input wand id_15,
    output tri1 id_16,
    output supply0 id_17,
    input supply1 id_18,
    input wand id_19,
    input supply0 id_20,
    output uwire id_21
);
  wire id_23, id_24;
  module_0 modCall_1 (
      id_23,
      id_24
  );
  generate
    assign {-1 - -1'b0 ? id_3 == id_15 : -1'b0 & id_4, -1, 1'b0} = id_20 * id_18 + 1;
  endgenerate
endmodule
