
*** Running vivado
    with args -log processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source processor_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.473 ; gain = 117.895
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/Alu_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/Control_Unit'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/E_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/FGI_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/FGO_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/F_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/MAR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/MDR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/OUTR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/PC_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/RI_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/R_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/S_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/WR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/ram'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top processor_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17904
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.594 ; gain = 408.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor_wrapper' [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/hdl/processor_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'processor' [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/synth/processor.v:12]
INFO: [Synth 8-6157] synthesizing module 'processor_ALU_Controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_ALU_Controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_ALU_Controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_ALU_Controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_Control_Unit_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_Control_Unit_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_Control_Unit_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_Control_Unit_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'F8' of module 'processor_Control_Unit_0_0' is unconnected for instance 'Control_Unit_0' [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/synth/processor.v:112]
WARNING: [Synth 8-7023] instance 'Control_Unit_0' of module 'processor_Control_Unit_0_0' has 54 connections declared, but only 53 given [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/synth/processor.v:112]
INFO: [Synth 8-6157] synthesizing module 'processor_E_controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_E_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_E_controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_E_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_FGI_Controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_FGI_Controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_FGI_Controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_FGI_Controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_FGO_Controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_FGO_Controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_FGO_Controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_FGO_Controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_F_controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_F_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_F_controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_F_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_MDR_Controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_MDR_Controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_MDR_Controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_MDR_Controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_RAM_4Kx16_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_RAM_4Kx16_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_RAM_4Kx16_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_RAM_4Kx16_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_R_Controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_R_Controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_R_Controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_R_Controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_S_Controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_S_Controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_S_Controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_S_Controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_WR_Controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_WR_Controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_WR_Controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_WR_Controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_clk_wiz_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_clk_wiz_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'processor_clk_wiz_0' is unconnected for instance 'clk_wiz' [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/synth/processor.v:232]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'processor_clk_wiz_0' has 4 connections declared, but only 3 given [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/synth/processor.v:232]
INFO: [Synth 8-6157] synthesizing module 'processor_mar_controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_mar_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_mar_controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_mar_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_outr_controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_outr_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_outr_controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_outr_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_pc_controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_pc_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_pc_controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_pc_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'processor_ri_controller_0_0' [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_ri_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor_ri_controller_0_0' (0#1) [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/.Xil/Vivado-8724-DESKTOP-LCSLA16/realtime/processor_ri_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/synth/processor.v:12]
INFO: [Synth 8-6155] done synthesizing module 'processor_wrapper' (0#1) [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/hdl/processor_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1943.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_Control_Unit_0_0/processor_Control_Unit_0_0/processor_Control_Unit_0_0_in_context.xdc] for cell 'processor_i/Control_Unit_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_Control_Unit_0_0/processor_Control_Unit_0_0/processor_Control_Unit_0_0_in_context.xdc] for cell 'processor_i/Control_Unit_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_S_Controller_0_0/processor_S_Controller_0_0/processor_S_Controller_0_0_in_context.xdc] for cell 'processor_i/S_Controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_S_Controller_0_0/processor_S_Controller_0_0/processor_S_Controller_0_0_in_context.xdc] for cell 'processor_i/S_Controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_F_controller_0_0/processor_F_controller_0_0/processor_F_controller_0_0_in_context.xdc] for cell 'processor_i/F_controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_F_controller_0_0/processor_F_controller_0_0/processor_F_controller_0_0_in_context.xdc] for cell 'processor_i/F_controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_R_Controller_0_0/processor_R_Controller_0_0/processor_R_Controller_0_0_in_context.xdc] for cell 'processor_i/R_Controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_R_Controller_0_0/processor_R_Controller_0_0/processor_R_Controller_0_0_in_context.xdc] for cell 'processor_i/R_Controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_ri_controller_0_0/processor_ri_controller_0_0/processor_ri_controller_0_0_in_context.xdc] for cell 'processor_i/ri_controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_ri_controller_0_0/processor_ri_controller_0_0/processor_ri_controller_0_0_in_context.xdc] for cell 'processor_i/ri_controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_ALU_Controller_0_0/processor_ALU_Controller_0_0/processor_ALU_Controller_0_0_in_context.xdc] for cell 'processor_i/ALU_Controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_ALU_Controller_0_0/processor_ALU_Controller_0_0/processor_ALU_Controller_0_0_in_context.xdc] for cell 'processor_i/ALU_Controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_MDR_Controller_0_0/processor_MDR_Controller_0_0/processor_MDR_Controller_0_0_in_context.xdc] for cell 'processor_i/MDR_Controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_MDR_Controller_0_0/processor_MDR_Controller_0_0/processor_MDR_Controller_0_0_in_context.xdc] for cell 'processor_i/MDR_Controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_mar_controller_0_0/processor_mar_controller_0_0/processor_mar_controller_0_0_in_context.xdc] for cell 'processor_i/mar_controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_mar_controller_0_0/processor_mar_controller_0_0/processor_mar_controller_0_0_in_context.xdc] for cell 'processor_i/mar_controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_pc_controller_0_0/processor_pc_controller_0_0/processor_pc_controller_0_0_in_context.xdc] for cell 'processor_i/pc_controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_pc_controller_0_0/processor_pc_controller_0_0/processor_pc_controller_0_0_in_context.xdc] for cell 'processor_i/pc_controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_FGI_Controller_0_0/processor_FGI_Controller_0_0/processor_FGI_Controller_0_0_in_context.xdc] for cell 'processor_i/FGI_Controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_FGI_Controller_0_0/processor_FGI_Controller_0_0/processor_FGI_Controller_0_0_in_context.xdc] for cell 'processor_i/FGI_Controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_FGO_Controller_0_0/processor_FGO_Controller_0_0/processor_FGO_Controller_0_0_in_context.xdc] for cell 'processor_i/FGO_Controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_FGO_Controller_0_0/processor_FGO_Controller_0_0/processor_FGO_Controller_0_0_in_context.xdc] for cell 'processor_i/FGO_Controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_WR_Controller_0_0/processor_WR_Controller_0_0/processor_WR_Controller_0_0_in_context.xdc] for cell 'processor_i/WR_Controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_WR_Controller_0_0/processor_WR_Controller_0_0/processor_WR_Controller_0_0_in_context.xdc] for cell 'processor_i/WR_Controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_RAM_4Kx16_0_0/processor_RAM_4Kx16_0_0/processor_RAM_4Kx16_0_0_in_context.xdc] for cell 'processor_i/RAM_4Kx16_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_RAM_4Kx16_0_0/processor_RAM_4Kx16_0_0/processor_RAM_4Kx16_0_0_in_context.xdc] for cell 'processor_i/RAM_4Kx16_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_outr_controller_0_0/processor_outr_controller_0_0/processor_outr_controller_0_0_in_context.xdc] for cell 'processor_i/outr_controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_outr_controller_0_0/processor_outr_controller_0_0/processor_outr_controller_0_0_in_context.xdc] for cell 'processor_i/outr_controller_0'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_clk_wiz_0/processor_clk_wiz_0/processor_clk_wiz_0_in_context.xdc] for cell 'processor_i/clk_wiz'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_clk_wiz_0/processor_clk_wiz_0/processor_clk_wiz_0_in_context.xdc] for cell 'processor_i/clk_wiz'
Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_E_controller_0_0/processor_E_controller_0_0/processor_E_controller_0_0_in_context.xdc] for cell 'processor_i/E_controller_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_E_controller_0_0/processor_E_controller_0_0/processor_E_controller_0_0_in_context.xdc] for cell 'processor_i/E_controller_0'
Parsing XDC File [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1943.184 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_clk_wiz_0/processor_clk_wiz_0/processor_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_clk_wiz_0/processor_clk_wiz_0/processor_clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/Control_Unit_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/S_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/F_controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/R_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/ri_controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/ALU_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/MDR_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/mar_controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/pc_controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/FGI_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/FGO_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/WR_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/RAM_4Kx16_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/outr_controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processor_i/E_controller_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1943.184 ; gain = 499.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1955.539 ; gain = 511.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1961.324 ; gain = 517.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1961.324 ; gain = 517.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1961.324 ; gain = 517.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1961.324 ; gain = 517.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1961.324 ; gain = 517.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1961.324 ; gain = 517.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |processor_ALU_Controller_0_0  |         1|
|2     |processor_Control_Unit_0_0    |         1|
|3     |processor_E_controller_0_0    |         1|
|4     |processor_FGI_Controller_0_0  |         1|
|5     |processor_FGO_Controller_0_0  |         1|
|6     |processor_F_controller_0_0    |         1|
|7     |processor_MDR_Controller_0_0  |         1|
|8     |processor_RAM_4Kx16_0_0       |         1|
|9     |processor_R_Controller_0_0    |         1|
|10    |processor_S_Controller_0_0    |         1|
|11    |processor_WR_Controller_0_0   |         1|
|12    |processor_clk_wiz_0           |         1|
|13    |processor_mar_controller_0_0  |         1|
|14    |processor_outr_controller_0_0 |         1|
|15    |processor_pc_controller_0_0   |         1|
|16    |processor_ri_controller_0_0   |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |processor_ALU_Controller_0  |     1|
|2     |processor_Control_Unit_0    |     1|
|3     |processor_E_controller_0    |     1|
|4     |processor_FGI_Controller_0  |     1|
|5     |processor_FGO_Controller_0  |     1|
|6     |processor_F_controller_0    |     1|
|7     |processor_MDR_Controller_0  |     1|
|8     |processor_RAM_4Kx16_0       |     1|
|9     |processor_R_Controller_0    |     1|
|10    |processor_S_Controller_0    |     1|
|11    |processor_WR_Controller_0   |     1|
|12    |processor_clk_wiz           |     1|
|13    |processor_mar_controller_0  |     1|
|14    |processor_outr_controller_0 |     1|
|15    |processor_pc_controller_0   |     1|
|16    |processor_ri_controller_0   |     1|
|17    |IBUF                        |     9|
|18    |OBUF                        |     8|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1961.324 ; gain = 517.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1961.324 ; gain = 517.711
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1961.324 ; gain = 517.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1974.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1980.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4087ffe
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 1980.004 ; gain = 947.676
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/up/processor/processor.runs/synth_1/processor_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_wrapper_utilization_synth.rpt -pb processor_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 01:18:29 2025...
