{"vcs1":{"timestamp_begin":1731860658.113834237, "rt":2.06, "ut":0.78, "st":0.27}}
{"vcselab":{"timestamp_begin":1731860660.244147346, "rt":1.97, "ut":0.24, "st":0.17}}
{"link":{"timestamp_begin":1731860662.293360450, "rt":0.40, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731860657.566360674}
{"VCS_COMP_START_TIME": 1731860657.566360674}
{"VCS_COMP_END_TIME": 1731860664.739355073}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 336492}}
{"stitch_vcselab": {"peak_mem": 231580}}
