# Hi there ğŸ‘‹

## About Me
- ğŸ“ Master's student in Electrical Engineering at National Chung Cheng University (CCU)
- ğŸ’» Interested in Verilog programming

---

## ğŸ“‚ Projects

### Digital Signal Processing
- **[FIR_Filter_Design](https://github.com/lu0425/FIR_Filter_Design)**  
  21-tap FIR filter with MATLAB coefficient optimization and Verilog RTL implementation

### Machine Learning Hardware
- **[Transformer_Attention_Mechanism](https://github.com/lu0425/Transformer_Attention_Mechanism)**  
  Hardware implementation of Transformer attention mechanism in Verilog

### Floating-Point Arithmetic
- **[IEEE754_Floating_Point_Number_Multiplier](https://github.com/lu0425/IEEE754_Floating_Point_Number_Multiplier)**  
  IEEE 754 standard floating-point multiplier design

### Computational Geometry
- **[Coordinate_Calculator](https://github.com/lu0425/Coordinate_Calculator)**  
  Digital circuit for coordinate transformation and calculation

- **[Heptagons_Area_Sorting_System](https://github.com/lu0425/Heptagons_Area_Sorting_System)**  
  Area calculation and sorting system for heptagon shapes
---

## ğŸ› ï¸ Technical Skills

| Category | Tools & Languages |
|----------|-------------------|
| **HDL** | Verilog |
| **Programming** | Python, C, MATLAB |
| **Simulation** | VCS |
| **Analog Design** | Laker, HSPICE |
| **Digital Backend** | Innovus, PrimeTime |

---

## ğŸ“Š GitHub Stats

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=lu0425&layout=compact&theme=default&cache_seconds=1800)

