{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_project/integrated_designs.sv",
        "dir::../../verilog/rtl/user_project/reset_router.sv",
        "dir::../../verilog/rtl/user_project_wrapper.v",
        "dir::../../verilog/rtl/user_project/Absentees/Absentees_Wrapper.sv",

        "dir::../../verilog/rtl/user_project/EightyTwos/EightyTwos_Wrapper.sv",
        "dir::../../verilog/rtl/user_project/Geriatrics/Geriatrics_Wrapper.sv",
        "dir::../../verilog/rtl/user_project/GuitarVillains/GuitarVillains_wrapper.sv",
        "dir::../../verilog/rtl/user_project/MatrixMonSTARS/MatrixMonSTARS_Wrapper.sv",
        "dir::../../verilog/rtl/user_project/Outel/Outel_Wrapper.sv",
        "dir::../../verilog/rtl/user_project/SaSS/SaSS_wrapper.sv",
        "dir::../../verilog/rtl/user_project/SyntheSTARS/SyntheSTARS_Wrapper.sv",
        "dir::../../verilog/rtl/user_project/SynthSurgeons/SynthSurgeons_Wrapper.sv",
        "dir::../../verilog/rtl/user_project/TMNT/TMNT_Wrapper.sv",
        "dir::../../verilog/rtl/user_project/Triple-SSS/silly_synth_wrapper.sv"
    ],
    "ROUTING_CORES": 8,
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "mprj.clk",
    "FP_PDN_MACRO_HOOKS": [
        "mprj.design_1.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_2.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_3.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_4.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_5.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_6.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_7.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_8.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_9.synth vccd1 vssd1 vccd1 vssd1",
        "mprj.design_10.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_11.DESIGN vccd1 vssd1 vccd1 vssd1",
        "mprj.design_12.DUT vccd1 vssd1 vccd1 vssd1"
    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "MAGIC_DEF_LABELS": 0,
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/calculator.v",
        "dir::../../verilog/gl/Eighty_Twos.v",
        "dir::../../verilog/gl/Guitar_Villains.v",
        "dir::../../verilog/gl/pushing_pixels.v",
        "dir::../../verilog/gl/sass_synth.v",
        "dir::../../verilog/gl/silly_synthesizer.v",
        "dir::../../verilog/gl/stopwatch.v",
        "dir::../../verilog/gl/synth.v",
        "dir::../../verilog/gl/Synthia.v",
        "dir::../../verilog/gl/top_asic.v",
        "dir::../../verilog/gl/outel8227.v",
        "dir::../../verilog/gl/z23.v"

    ],
    "EXTRA_LEFS": [
        "dir::../../lef/calculator.lef",
        "dir::../../lef/Eighty_Twos.lef",
        "dir::../../lef/Guitar_Villains.lef",
        "dir::../../lef/pushing_pixels.lef",
        "dir::../../lef/sass_synth.lef",
        "dir::../../lef/silly_synthesizer.lef",
        "dir::../../lef/stopwatch.lef",
        "dir::../../lef/synth.lef",
        "dir::../../lef/Synthia.lef",
        "dir::../../lef/top_asic.lef",
        "dir::../../lef/outel8227.lef",
        "dir::../../lef/z23.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/calculator.gds",
        "dir::../../gds/Eighty_Twos.gds",
        "dir::../../gds/Guitar_Villains.gds",
        "dir::../../gds/pushing_pixels.gds",
        "dir::../../gds/sass_synth.gds",
        "dir::../../gds/silly_synthesizer.gds",
        "dir::../../gds/stopwatch.gds",
        "dir::../../gds/synth.gds",
        "dir::../../gds/Synthia.gds",
        "dir::../../gds/top_asic.gds",
        "dir::../../gds/outel8227.gds",
        "dir::../../gds/z23.gds"
    ],
    "EXTRA_LIBS": [
        "dir::../../lib/calculator.lib",
        "dir::../../lib/Eighty_Twos.lib",
        "dir::../../lib/Guitar_Villains.lib",
        "dir::../../lib/pushing_pixels.lib",
        "dir::../../lib/sass_synth.lib",
        "dir::../../lib/silly_synthesizer.lib",
        "dir::../../lib/stopwatch.lib",
        "dir::../../lib/synth.lib",
        "dir::../../lib/Synthia.lib",
        "dir::../../lib/top_asic.lib",
        "dir::../../lib/outel8227.lib",
        "dir::../../lib/z23.lib"
    ],
    "EXTRA_SPEFS": [
        "calculator", 
        "dir::../../spef/multicorner/calculator.min.spef", 
        "dir::../../spef/multicorner/calculator.nom.spef", 
        "dir::../../spef/multicorner/calculator.max.spef",
        "Eighty_Twos", 
        "dir::../../spef/multicorner/Eighty_Twos.min.spef", 
        "dir::../../spef/multicorner/Eighty_Twos.nom.spef", 
        "dir::../../spef/multicorner/Eighty_Twos.max.spef",
        "Guitar_Villains", 
        "dir::../../spef/multicorner/Guitar_Villains.min.spef", 
        "dir::../../spef/multicorner/Guitar_Villains.nom.spef", 
        "dir::../../spef/multicorner/Guitar_Villains.max.spef",
        "sass_synth", 
        "dir::../../spef/multicorner/sass_synth.min.spef", 
        "dir::../../spef/multicorner/sass_synth.nom.spef", 
        "dir::../../spef/multicorner/sass_synth.max.spef",
        "silly_synthesizer", 
        "dir::../../spef/multicorner/silly_synthesizer.min.spef", 
        "dir::../../spef/multicorner/silly_synthesizer.nom.spef", 
        "dir::../../spef/multicorner/silly_synthesizer.max.spef",
        "stopwatch", 
        "dir::../../spef/multicorner/stopwatch.min.spef", 
        "dir::../../spef/multicorner/stopwatch.nom.spef", 
        "dir::../../spef/multicorner/stopwatch.max.spef",
        "synth", 
        "dir::../../spef/multicorner/synth.min.spef", 
        "dir::../../spef/multicorner/synth.nom.spef", 
        "dir::../../spef/multicorner/synth.max.spef",
        "Synthia", 
        "dir::../../spef/multicorner/Synthia.min.spef", 
        "dir::../../spef/multicorner/Synthia.nom.spef", 
        "dir::../../spef/multicorner/Synthia.max.spef",
        "top_asic", 
        "dir::../../spef/multicorner/top_asic.min.spef", 
        "dir::../../spef/multicorner/top_asic.nom.spef", 
        "dir::../../spef/multicorner/top_asic.max.spef",
        "outel8227", 
        "dir::../../spef/multicorner/outel8227.min.spef", 
        "dir::../../spef/multicorner/outel8227.nom.spef", 
        "dir::../../spef/multicorner/outel8227.max.spef",
        "z23", 
        "dir::../../spef/multicorner/z23.min.spef", 
        "dir::../../spef/multicorner/z23.nom.spef", 
        "dir::../../spef/multicorner/z23.max.spef"
    ],
    "VSRC_LOC_FILES": [
        "vccd1 /home/instructor-07/Caravel_STARS_2023/openlane/user_project_wrapper/vsrc/upw_vccd1_vsrc.loc",
        "vssd1 /home/instructor-07/Caravel_STARS_2023/openlane/user_project_wrapper/vsrc/upw_vssd1_vsrc.loc"
    ],
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "IO_SYNC": 0,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 1,
    "SYNTH_ELABORATE_ONLY": 0,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 1,
    "GRT_REPAIR_ANTENNAS": 1,
    "RUN_FILL_INSERTION": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "RUN_CTS": 1,
    "RUN_IRDROP_REPORT": 0,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "RUN_KLAYOUT_XOR": 0,
    "UNIT": 2.4,
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "pdk::sky130*": {
        "PL_TARGET_DENSITY": 0.05,
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def"
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "FP_PDN_CHECK_NODES": 0,
        "FP_PDN_ENABLE_RAILS": 0,
        "RT_MAX_LAYER": "Metal4",
        "DIE_AREA": "0 0 3000 3000",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "PL_OPENPHYSYN_OPTIMIZATIONS": 0,
        "DIODE_INSERTION_STRATEGY": 0,
        "MAGIC_WRITE_FULL_LEF": 0
    }
}
