<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p316" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_316{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_316{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_316{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_316{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_316{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_316{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t7_316{left:69px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t8_316{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t9_316{left:69px;bottom:988px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#ta_316{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_316{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tc_316{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#td_316{left:69px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#te_316{left:440px;bottom:881px;letter-spacing:-0.13px;}
#tf_316{left:122px;bottom:860px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tg_316{left:122px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_316{left:122px;bottom:826px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ti_316{left:122px;bottom:810px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tj_316{left:122px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_316{left:69px;bottom:725px;letter-spacing:0.14px;}
#tl_316{left:150px;bottom:725px;letter-spacing:0.21px;word-spacing:-0.01px;}
#tm_316{left:149px;bottom:699px;letter-spacing:0.22px;word-spacing:-0.03px;}
#tn_316{left:69px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_316{left:69px;bottom:657px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tp_316{left:69px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_316{left:69px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_316{left:69px;bottom:606px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ts_316{left:69px;bottom:582px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tt_316{left:69px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_316{left:69px;bottom:548px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#tv_316{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_316{left:69px;bottom:473px;letter-spacing:0.13px;}
#tx_316{left:151px;bottom:473px;letter-spacing:0.15px;word-spacing:-0.02px;}
#ty_316{left:69px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_316{left:69px;bottom:432px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_316{left:69px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_316{left:69px;bottom:399px;letter-spacing:-0.13px;}
#t12_316{left:69px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_316{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_316{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_316{left:69px;bottom:314px;}
#t16_316{left:95px;bottom:318px;letter-spacing:-0.15px;}
#t17_316{left:154px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_316{left:95px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t19_316{left:95px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1a_316{left:69px;bottom:258px;}
#t1b_316{left:95px;bottom:261px;letter-spacing:-0.19px;}
#t1c_316{left:164px;bottom:261px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_316{left:95px;bottom:244px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_316{left:69px;bottom:218px;}
#t1f_316{left:95px;bottom:221px;letter-spacing:-0.14px;}
#t1g_316{left:124px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_316{left:95px;bottom:205px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1i_316{left:69px;bottom:178px;}
#t1j_316{left:95px;bottom:182px;letter-spacing:-0.17px;}
#t1k_316{left:152px;bottom:182px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1l_316{left:69px;bottom:155px;}
#t1m_316{left:95px;bottom:159px;letter-spacing:-0.12px;}
#t1n_316{left:127px;bottom:159px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1o_316{left:95px;bottom:142px;letter-spacing:-0.13px;word-spacing:-0.46px;}

.s1_316{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_316{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_316{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_316{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_316{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_316{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_316{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_316{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts316" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg316Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg316" style="-webkit-user-select: none;"><object width="935" height="1210" data="316/316.svg" type="image/svg+xml" id="pdf316" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_316" class="t s1_316">9-34 </span><span id="t2_316" class="t s1_316">Vol. 3A </span>
<span id="t3_316" class="t s2_316">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_316" class="t s3_316">cores or different physical packages. Either logical processor that has access to the microcode update facility can </span>
<span id="t5_316" class="t s3_316">initiate an update. </span>
<span id="t6_316" class="t s3_316">Each logical processor has its own BIOS signature MSR (IA32_BIOS_SIGN_ID at MSR address 8BH). When a logical </span>
<span id="t7_316" class="t s3_316">processor performs an update for the physical processor, the IA32_BIOS_SIGN_ID MSRs for resident logical </span>
<span id="t8_316" class="t s3_316">processors are updated with identical information. </span>
<span id="t9_316" class="t s3_316">All microcode update steps during processor initialization should use the same update data on all cores in all phys- </span>
<span id="ta_316" class="t s3_316">ical packages of the same stepping. Any subsequent microcode update must apply consistent update data to all </span>
<span id="tb_316" class="t s3_316">cores in all physical packages of the same stepping. If the processor detects an attempt to load an older microcode </span>
<span id="tc_316" class="t s3_316">update when a newer microcode update had previously been loaded, it may reject the older update to stay with the </span>
<span id="td_316" class="t s3_316">newer update. </span>
<span id="te_316" class="t s4_316">NOTE </span>
<span id="tf_316" class="t s3_316">Some processors (prior to the introduction of Intel 64 Architecture and based on Intel NetBurst </span>
<span id="tg_316" class="t s3_316">microarchitecture) do not support simultaneous loading of microcode update to the sibling logical </span>
<span id="th_316" class="t s3_316">processors in the same core. All other processors support logical processors initiating an update </span>
<span id="ti_316" class="t s3_316">simultaneously. Intel recommends a common approach that the microcode loader use the </span>
<span id="tj_316" class="t s3_316">sequential technique described in Section 10.11.6.3. </span>
<span id="tk_316" class="t s5_316">9.9 </span><span id="tl_316" class="t s5_316">PROGRAMMING CONSIDERATIONS FOR HARDWARE MULTI-THREADING </span>
<span id="tm_316" class="t s5_316">CAPABLE PROCESSORS </span>
<span id="tn_316" class="t s3_316">In a multi-threading environment, there may be certain hardware resources that are physically shared at some </span>
<span id="to_316" class="t s3_316">level of the hardware topology. In the multi-processor systems, typically bus and memory sub-systems are physi- </span>
<span id="tp_316" class="t s3_316">cally shared between multiple sockets. Within a hardware multi-threading capable processors, certain resources </span>
<span id="tq_316" class="t s3_316">are provided for each processor core, while other resources may be provided for each logical processors (see </span>
<span id="tr_316" class="t s3_316">Section 9.7, “Intel® Hyper-Threading Technology Architecture,” and Section 9.8, “Multi-Core Architecture”). </span>
<span id="ts_316" class="t s3_316">From a software programming perspective, control transfer of processor operation is managed at the granularity of </span>
<span id="tt_316" class="t s3_316">logical processor (operating systems dispatch a runnable task by allocating an available logical processor on the </span>
<span id="tu_316" class="t s3_316">platform). To manage the topology of shared resources in a multi-threading environment, it may be useful for soft- </span>
<span id="tv_316" class="t s3_316">ware to understand and manage resources that are shared by more than one logical processors. </span>
<span id="tw_316" class="t s6_316">9.9.1 </span><span id="tx_316" class="t s6_316">Hierarchical Mapping of Shared Resources </span>
<span id="ty_316" class="t s3_316">The APIC_ID value associated with each logical processor in a multi-processor system is unique (see Section 9.6, </span>
<span id="tz_316" class="t s3_316">“Detecting Hardware Multi-Threading Support and Topology”). This 8-bit or 32-bit value can be decomposed into </span>
<span id="t10_316" class="t s3_316">sub-fields, where each sub-field corresponds a hierarchical domain of the topological mapping of hardware </span>
<span id="t11_316" class="t s3_316">resources. </span>
<span id="t12_316" class="t s3_316">The decomposition of an APIC_ID may consist of several sub fields representing the topology within a physical </span>
<span id="t13_316" class="t s3_316">processor package, the higher-order bits of an APIC ID may also be used by cluster vendors to represent the </span>
<span id="t14_316" class="t s3_316">topology of cluster nodes of each coherent multiprocessor systems: </span>
<span id="t15_316" class="t s7_316">• </span><span id="t16_316" class="t s8_316">Cluster </span><span id="t17_316" class="t s3_316">— Some multi-threading environments consists of multiple clusters of multi-processor systems. The </span>
<span id="t18_316" class="t s3_316">CLUSTER_ID sub-field is usually supported by vendor firmware to distinguish different clusters. For non- </span>
<span id="t19_316" class="t s3_316">clustered systems, CLUSTER_ID is usually 0 and system topology is reduced. </span>
<span id="t1a_316" class="t s7_316">• </span><span id="t1b_316" class="t s8_316">Package </span><span id="t1c_316" class="t s3_316">— A physical processor package mates with a socket. A package may contain one or more software </span>
<span id="t1d_316" class="t s3_316">visible die. The PACKAGE_ID sub-field distinguishes different physical packages within a cluster. </span>
<span id="t1e_316" class="t s7_316">• </span><span id="t1f_316" class="t s8_316">Die </span><span id="t1g_316" class="t s3_316">— A software-visible chip inside a package. The DIE_ID sub-field distinguishes different die within a </span>
<span id="t1h_316" class="t s3_316">package. If there are no software visible die, the width of this bit field is 0. </span>
<span id="t1i_316" class="t s7_316">• </span><span id="t1j_316" class="t s8_316">DieGrp </span><span id="t1k_316" class="t s3_316">— A group of die that share certain resources. </span>
<span id="t1l_316" class="t s7_316">• </span><span id="t1m_316" class="t s8_316">Tile </span><span id="t1n_316" class="t s3_316">— A set of cores that share certain resources. The TILE_ID sub-field distinguishes different tiles. If there </span>
<span id="t1o_316" class="t s3_316">are no software visible tiles, the width of this bit field is 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
