ARM GAS  /tmp/ccCdGW5d.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"adc_lld.c"
  17              		.section	.text.adc_lld_init,"ax",%progbits
  18              		.align	2
  19              		.p2align 4,,15
  20              		.global	adc_lld_init
  21              		.thumb
  22              		.thumb_func
  23              		.type	adc_lld_init, %function
  24              	adc_lld_init:
  25              		@ args = 0, pretend = 0, frame = 0
  26              		@ frame_needed = 0, uses_anonymous_args = 0
  27 0000 10B5     		push	{r4, lr}
  28 0002 084C     		ldr	r4, .L2
  29 0004 2046     		mov	r0, r4
  30 0006 FFF7FEFF 		bl	adcObjectInit
  31 000a 0749     		ldr	r1, .L2+4
  32 000c 074A     		ldr	r2, .L2+8
  33 000e 084B     		ldr	r3, .L2+12
  34 0010 A162     		str	r1, [r4, #40]
  35 0012 E262     		str	r2, [r4, #44]
  36 0014 2363     		str	r3, [r4, #48]
  37 0016 1220     		movs	r0, #18
  38 0018 6021     		movs	r1, #96
  39 001a BDE81040 		pop	{r4, lr}
  40 001e FFF7FEBF 		b	nvicEnableVector
  41              	.L3:
  42 0022 00BF     		.align	2
  43              	.L2:
  44 0024 00000000 		.word	.LANCHOR0
  45 0028 00200140 		.word	1073815552
  46 002c 90000000 		.word	_stm32_dma_streams+144
  47 0030 162C0200 		.word	142358
  48              		.size	adc_lld_init, .-adc_lld_init
  49 0034 AFF30080 		.section	.text.adc_lld_start,"ax",%progbits
  49      AFF30080 
  49      AFF30080 
  50              		.align	2
  51              		.p2align 4,,15
  52              		.global	adc_lld_start
  53              		.thumb
  54              		.thumb_func
  55              		.type	adc_lld_start, %function
ARM GAS  /tmp/ccCdGW5d.s 			page 2


  56              	adc_lld_start:
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59 0000 38B5     		push	{r3, r4, r5, lr}
  60 0002 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  61 0004 012B     		cmp	r3, #1
  62 0006 0446     		mov	r4, r0
  63 0008 00D0     		beq	.L12
  64 000a 38BD     		pop	{r3, r4, r5, pc}
  65              	.L12:
  66 000c 124D     		ldr	r5, .L15
  67 000e A842     		cmp	r0, r5
  68 0010 0DD0     		beq	.L13
  69              	.L6:
  70 0012 1249     		ldr	r1, .L15+4
  71 0014 A36A     		ldr	r3, [r4, #40]
  72 0016 4C68     		ldr	r4, [r1, #4]
  73 0018 04F44004 		and	r4, r4, #12582912
  74 001c 0022     		movs	r2, #0
  75 001e 44F48034 		orr	r4, r4, #65536
  76 0022 0120     		movs	r0, #1
  77 0024 4C60     		str	r4, [r1, #4]
  78 0026 5A60     		str	r2, [r3, #4]
  79 0028 9A60     		str	r2, [r3, #8]
  80 002a 9860     		str	r0, [r3, #8]
  81 002c 38BD     		pop	{r3, r4, r5, pc}
  82              	.L13:
  83 002e C06A     		ldr	r0, [r0, #44]
  84 0030 0B4A     		ldr	r2, .L15+8
  85 0032 0621     		movs	r1, #6
  86 0034 2346     		mov	r3, r4
  87 0036 FFF7FEFF 		bl	dmaStreamAllocate
  88 003a 48B9     		cbnz	r0, .L14
  89              	.L7:
  90 003c EB6A     		ldr	r3, [r5, #44]
  91 003e 0949     		ldr	r1, .L15+12
  92 0040 1A68     		ldr	r2, [r3]
  93 0042 094B     		ldr	r3, .L15+16
  94 0044 9160     		str	r1, [r2, #8]
  95 0046 5A6C     		ldr	r2, [r3, #68]
  96 0048 42F48072 		orr	r2, r2, #256
  97 004c 5A64     		str	r2, [r3, #68]
  98 004e E0E7     		b	.L6
  99              	.L14:
 100 0050 0648     		ldr	r0, .L15+20
 101 0052 FFF7FEFF 		bl	chDbgPanic
 102 0056 F1E7     		b	.L7
 103              	.L16:
 104              		.align	2
 105              	.L15:
 106 0058 00000000 		.word	.LANCHOR0
 107 005c 00230140 		.word	1073816320
 108 0060 00000000 		.word	adc_lld_serve_rx_interrupt
 109 0064 4C200140 		.word	1073815628
 110 0068 00380240 		.word	1073887232
 111 006c 00000000 		.word	.LC0
 112              		.size	adc_lld_start, .-adc_lld_start
ARM GAS  /tmp/ccCdGW5d.s 			page 3


 113              		.section	.text.adc_lld_stop,"ax",%progbits
 114              		.align	2
 115              		.p2align 4,,15
 116              		.global	adc_lld_stop
 117              		.thumb
 118              		.thumb_func
 119              		.type	adc_lld_stop, %function
 120              	adc_lld_stop:
 121              		@ args = 0, pretend = 0, frame = 0
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 124 0002 022B     		cmp	r3, #2
 125 0004 10B5     		push	{r4, lr}
 126 0006 0446     		mov	r4, r0
 127 0008 00D0     		beq	.L21
 128              	.L17:
 129 000a 10BD     		pop	{r4, pc}
 130              	.L21:
 131 000c C06A     		ldr	r0, [r0, #44]
 132 000e FFF7FEFF 		bl	dmaStreamRelease
 133 0012 0649     		ldr	r1, .L22
 134 0014 A36A     		ldr	r3, [r4, #40]
 135 0016 0022     		movs	r2, #0
 136 0018 8C42     		cmp	r4, r1
 137 001a 5A60     		str	r2, [r3, #4]
 138 001c 9A60     		str	r2, [r3, #8]
 139 001e F4D1     		bne	.L17
 140 0020 034B     		ldr	r3, .L22+4
 141 0022 5A6C     		ldr	r2, [r3, #68]
 142 0024 22F48072 		bic	r2, r2, #256
 143 0028 5A64     		str	r2, [r3, #68]
 144 002a EEE7     		b	.L17
 145              	.L23:
 146              		.align	2
 147              	.L22:
 148 002c 00000000 		.word	.LANCHOR0
 149 0030 00380240 		.word	1073887232
 150              		.size	adc_lld_stop, .-adc_lld_stop
 151 0034 AFF30080 		.section	.text.adc_lld_start_conversion,"ax",%progbits
 151      AFF30080 
 151      AFF30080 
 152              		.align	2
 153              		.p2align 4,,15
 154              		.global	adc_lld_start_conversion
 155              		.thumb
 156              		.thumb_func
 157              		.type	adc_lld_start_conversion, %function
 158              	adc_lld_start_conversion:
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162 0000 0369     		ldr	r3, [r0, #16]
 163 0002 026B     		ldr	r2, [r0, #48]
 164 0004 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 165 0006 2DE9F00F 		push	{r4, r5, r6, r7, r8, r9, r10, fp}
 166 000a C468     		ldr	r4, [r0, #12]
 167 000c 29B1     		cbz	r1, .L26
ARM GAS  /tmp/ccCdGW5d.s 			page 4


 168 000e 012C     		cmp	r4, #1
 169 0010 94BF     		ite	ls
 170 0012 42F48072 		orrls	r2, r2, #256
 171 0016 42F48472 		orrhi	r2, r2, #264
 172              	.L26:
 173 001a C16A     		ldr	r1, [r0, #44]
 174 001c 5E88     		ldrh	r6, [r3, #2]
 175 001e 0968     		ldr	r1, [r1]
 176 0020 8568     		ldr	r5, [r0, #8]
 177 0022 CD60     		str	r5, [r1, #12]
 178 0024 06FB04F4 		mul	r4, r6, r4
 179 0028 4C60     		str	r4, [r1, #4]
 180 002a D3F80C90 		ldr	r9, [r3, #12]
 181 002e 0A60     		str	r2, [r1]
 182 0030 826A     		ldr	r2, [r0, #40]
 183 0032 D1F80080 		ldr	r8, [r1]
 184 0036 9F8B     		ldrh	r7, [r3, #28]
 185 0038 DE8B     		ldrh	r6, [r3, #30]
 186 003a 1D6A     		ldr	r5, [r3, #32]
 187 003c 5C6A     		ldr	r4, [r3, #36]
 188 003e D3F828B0 		ldr	fp, [r3, #40]
 189 0042 03F11000 		add	r0, r3, #16
 190 0046 90E80114 		ldmia	r0, {r0, r10, ip}
 191 004a 49F08063 		orr	r3, r9, #67108864
 192 004e 43F48073 		orr	r3, r3, #256
 193 0052 48F00108 		orr	r8, r8, #1
 194 0056 4FF00009 		mov	r9, #0
 195 005a C1F80080 		str	r8, [r1]
 196 005e C2F80090 		str	r9, [r2]
 197 0062 C2F80CA0 		str	r10, [r2, #12]
 198 0066 C2F810C0 		str	ip, [r2, #16]
 199 006a 5762     		str	r7, [r2, #36]
 200 006c 9662     		str	r6, [r2, #40]
 201 006e D562     		str	r5, [r2, #44]
 202 0070 1463     		str	r4, [r2, #48]
 203 0072 C2F834B0 		str	fp, [r2, #52]
 204 0076 5360     		str	r3, [r2, #4]
 205 0078 4300     		lsls	r3, r0, #1
 206 007a 07D4     		bmi	.L30
 207 007c 40F44070 		orr	r0, r0, #768
 208 0080 40F00100 		orr	r0, r0, #1
 209 0084 9060     		str	r0, [r2, #8]
 210 0086 BDE8F00F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp}
 211 008a 7047     		bx	lr
 212              	.L30:
 213 008c 20F08043 		bic	r3, r0, #1073741824
 214 0090 23F00203 		bic	r3, r3, #2
 215 0094 43F44073 		orr	r3, r3, #768
 216 0098 40F44070 		orr	r0, r0, #768
 217 009c 43F00303 		orr	r3, r3, #3
 218 00a0 40F00300 		orr	r0, r0, #3
 219 00a4 9360     		str	r3, [r2, #8]
 220 00a6 BDE8F00F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp}
 221 00aa 9060     		str	r0, [r2, #8]
 222 00ac 7047     		bx	lr
 223              		.size	adc_lld_start_conversion, .-adc_lld_start_conversion
 224 00ae 00BF     		.section	.text.adc_lld_stop_conversion,"ax",%progbits
ARM GAS  /tmp/ccCdGW5d.s 			page 5


 225              		.align	2
 226              		.p2align 4,,15
 227              		.global	adc_lld_stop_conversion
 228              		.thumb
 229              		.thumb_func
 230              		.type	adc_lld_stop_conversion, %function
 231              	adc_lld_stop_conversion:
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 235 0000 C16A     		ldr	r1, [r0, #44]
 236 0002 0A68     		ldr	r2, [r1]
 237 0004 1368     		ldr	r3, [r2]
 238 0006 23F01F03 		bic	r3, r3, #31
 239 000a 10B4     		push	{r4}
 240 000c 1360     		str	r3, [r2]
 241              	.L33:
 242 000e 1368     		ldr	r3, [r2]
 243 0010 13F00103 		ands	r3, r3, #1
 244 0014 FBD1     		bne	.L33
 245 0016 0C7A     		ldrb	r4, [r1, #8]	@ zero_extendqisi2
 246 0018 826A     		ldr	r2, [r0, #40]
 247 001a 4868     		ldr	r0, [r1, #4]
 248 001c 3D21     		movs	r1, #61
 249 001e 01FA04F4 		lsl	r4, r1, r4
 250 0022 0121     		movs	r1, #1
 251 0024 0460     		str	r4, [r0]
 252 0026 5360     		str	r3, [r2, #4]
 253 0028 5DF8044B 		ldr	r4, [sp], #4
 254 002c 9360     		str	r3, [r2, #8]
 255 002e 9160     		str	r1, [r2, #8]
 256 0030 7047     		bx	lr
 257              		.size	adc_lld_stop_conversion, .-adc_lld_stop_conversion
 258 0032 00BFAFF3 		.section	.text.Vector88,"ax",%progbits
 258      0080AFF3 
 258      0080AFF3 
 258      0080
 259              		.align	2
 260              		.p2align 4,,15
 261              		.global	Vector88
 262              		.thumb
 263              		.thumb_func
 264              		.type	Vector88, %function
 265              	Vector88:
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268 0000 38B5     		push	{r3, r4, r5, lr}
 269 0002 FFF7FEFF 		bl	dbg_check_enter_isr
 270 0006 334B     		ldr	r3, .L67
 271 0008 1D68     		ldr	r5, [r3]
 272 000a 0022     		movs	r2, #0
 273 000c 1A60     		str	r2, [r3]
 274 000e AA06     		lsls	r2, r5, #26
 275 0010 05D5     		bpl	.L35
 276 0012 314C     		ldr	r4, .L67+4
 277 0014 E36A     		ldr	r3, [r4, #44]
 278 0016 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccCdGW5d.s 			page 6


 279 0018 5B68     		ldr	r3, [r3, #4]
 280 001a 002B     		cmp	r3, #0
 281 001c 30D1     		bne	.L66
 282              	.L35:
 283 001e EB07     		lsls	r3, r5, #31
 284 0020 28D5     		bpl	.L40
 285 0022 2D4C     		ldr	r4, .L67+4
 286 0024 2369     		ldr	r3, [r4, #16]
 287 0026 2BB3     		cbz	r3, .L40
 288 0028 2046     		mov	r0, r4
 289 002a FFF7FEFF 		bl	adc_lld_stop_conversion
 290 002e 2369     		ldr	r3, [r4, #16]
 291 0030 9B68     		ldr	r3, [r3, #8]
 292 0032 4BB1     		cbz	r3, .L42
 293 0034 0522     		movs	r2, #5
 294 0036 2270     		strb	r2, [r4]
 295 0038 2046     		mov	r0, r4
 296 003a 0221     		movs	r1, #2
 297 003c 9847     		blx	r3
 298 003e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 299 0040 052B     		cmp	r3, #5
 300 0042 04BF     		itt	eq
 301 0044 0223     		moveq	r3, #2
 302 0046 2370     		strbeq	r3, [r4]
 303              	.L42:
 304 0048 0023     		movs	r3, #0
 305 004a 2361     		str	r3, [r4, #16]
 306 004c 2023     		movs	r3, #32
 307              	@ 129 "../../../ChibiOS/os/hal/platforms/STM32F4xx/adc_lld.c" 1
 308 004e 83F31188 		msr     BASEPRI, r3
 309              	@ 0 "" 2
 310              		.thumb
 311 0052 FFF7FEFF 		bl	dbg_check_lock_from_isr
 312 0056 204B     		ldr	r3, .L67+4
 313 0058 5869     		ldr	r0, [r3, #20]
 314 005a 30B1     		cbz	r0, .L44
 315 005c 4FF0FF32 		mov	r2, #-1
 316 0060 8262     		str	r2, [r0, #40]
 317 0062 0022     		movs	r2, #0
 318 0064 5A61     		str	r2, [r3, #20]
 319 0066 FFF7FEFF 		bl	chSchReadyI
 320              	.L44:
 321 006a FFF7FEFF 		bl	dbg_check_unlock_from_isr
 322 006e 0023     		movs	r3, #0
 323              	@ 129 "../../../ChibiOS/os/hal/platforms/STM32F4xx/adc_lld.c" 1
 324 0070 83F31188 		msr     BASEPRI, r3
 325              	@ 0 "" 2
 326              		.thumb
 327              	.L40:
 328 0074 FFF7FEFF 		bl	dbg_check_leave_isr
 329 0078 BDE83840 		pop	{r3, r4, r5, lr}
 330 007c FFF7FEBF 		b	_port_irq_epilogue
 331              	.L66:
 332 0080 2369     		ldr	r3, [r4, #16]
 333 0082 002B     		cmp	r3, #0
 334 0084 CBD0     		beq	.L35
 335 0086 2046     		mov	r0, r4
ARM GAS  /tmp/ccCdGW5d.s 			page 7


 336 0088 FFF7FEFF 		bl	adc_lld_stop_conversion
 337 008c 2369     		ldr	r3, [r4, #16]
 338 008e 9B68     		ldr	r3, [r3, #8]
 339 0090 4BB1     		cbz	r3, .L37
 340 0092 0522     		movs	r2, #5
 341 0094 2270     		strb	r2, [r4]
 342 0096 2046     		mov	r0, r4
 343 0098 0121     		movs	r1, #1
 344 009a 9847     		blx	r3
 345 009c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 346 009e 052B     		cmp	r3, #5
 347 00a0 04BF     		itt	eq
 348 00a2 0223     		moveq	r3, #2
 349 00a4 2370     		strbeq	r3, [r4]
 350              	.L37:
 351 00a6 0023     		movs	r3, #0
 352 00a8 2361     		str	r3, [r4, #16]
 353 00aa 2023     		movs	r3, #32
 354              	@ 125 "../../../ChibiOS/os/hal/platforms/STM32F4xx/adc_lld.c" 1
 355 00ac 83F31188 		msr     BASEPRI, r3
 356              	@ 0 "" 2
 357              		.thumb
 358 00b0 FFF7FEFF 		bl	dbg_check_lock_from_isr
 359 00b4 084B     		ldr	r3, .L67+4
 360 00b6 5869     		ldr	r0, [r3, #20]
 361 00b8 30B1     		cbz	r0, .L39
 362 00ba 4FF0FF32 		mov	r2, #-1
 363 00be 8262     		str	r2, [r0, #40]
 364 00c0 0022     		movs	r2, #0
 365 00c2 5A61     		str	r2, [r3, #20]
 366 00c4 FFF7FEFF 		bl	chSchReadyI
 367              	.L39:
 368 00c8 FFF7FEFF 		bl	dbg_check_unlock_from_isr
 369 00cc 0023     		movs	r3, #0
 370              	@ 125 "../../../ChibiOS/os/hal/platforms/STM32F4xx/adc_lld.c" 1
 371 00ce 83F31188 		msr     BASEPRI, r3
 372              	@ 0 "" 2
 373              		.thumb
 374 00d2 A4E7     		b	.L35
 375              	.L68:
 376              		.align	2
 377              	.L67:
 378 00d4 00200140 		.word	1073815552
 379 00d8 00000000 		.word	.LANCHOR0
 380              		.size	Vector88, .-Vector88
 381 00dc AFF30080 		.section	.text.adc_lld_serve_rx_interrupt,"ax",%progbits
 382              		.align	2
 383              		.p2align 4,,15
 384              		.thumb
 385              		.thumb_func
 386              		.type	adc_lld_serve_rx_interrupt, %function
 387              	adc_lld_serve_rx_interrupt:
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390 0000 11F00C0F 		tst	r1, #12
 391 0004 38B5     		push	{r3, r4, r5, lr}
 392 0006 0446     		mov	r4, r0
ARM GAS  /tmp/ccCdGW5d.s 			page 8


 393 0008 1DD1     		bne	.L100
 394 000a 0369     		ldr	r3, [r0, #16]
 395 000c D3B1     		cbz	r3, .L69
 396 000e 8D06     		lsls	r5, r1, #26
 397 0010 10D5     		bpl	.L76
 398 0012 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
 399 0014 002D     		cmp	r5, #0
 400 0016 3FD0     		beq	.L77
 401 0018 5D68     		ldr	r5, [r3, #4]
 402 001a 9DB1     		cbz	r5, .L69
 403 001c C268     		ldr	r2, [r0, #12]
 404 001e 012A     		cmp	r2, #1
 405 0020 37D9     		bls	.L78
 406 0022 5988     		ldrh	r1, [r3, #2]
 407 0024 8368     		ldr	r3, [r0, #8]
 408 0026 5208     		lsrs	r2, r2, #1
 409 0028 01FB02F1 		mul	r1, r1, r2
 410 002c 03EB4101 		add	r1, r3, r1, lsl #1
 411 0030 A847     		blx	r5
 412 0032 38BD     		pop	{r3, r4, r5, pc}
 413              	.L76:
 414 0034 CA06     		lsls	r2, r1, #27
 415 0036 05D5     		bpl	.L69
 416 0038 5B68     		ldr	r3, [r3, #4]
 417 003a 1BB1     		cbz	r3, .L69
 418 003c C268     		ldr	r2, [r0, #12]
 419 003e 8168     		ldr	r1, [r0, #8]
 420 0040 5208     		lsrs	r2, r2, #1
 421 0042 9847     		blx	r3
 422              	.L69:
 423 0044 38BD     		pop	{r3, r4, r5, pc}
 424              	.L100:
 425 0046 FFF7FEFF 		bl	adc_lld_stop_conversion
 426 004a 2369     		ldr	r3, [r4, #16]
 427 004c 9B68     		ldr	r3, [r3, #8]
 428 004e 4BB1     		cbz	r3, .L72
 429 0050 0522     		movs	r2, #5
 430 0052 2270     		strb	r2, [r4]
 431 0054 2046     		mov	r0, r4
 432 0056 0021     		movs	r1, #0
 433 0058 9847     		blx	r3
 434 005a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 435 005c 052B     		cmp	r3, #5
 436 005e 04BF     		itt	eq
 437 0060 0223     		moveq	r3, #2
 438 0062 2370     		strbeq	r3, [r4]
 439              	.L72:
 440 0064 0023     		movs	r3, #0
 441 0066 2361     		str	r3, [r4, #16]
 442 0068 2023     		movs	r3, #32
 443              	@ 82 "../../../ChibiOS/os/hal/platforms/STM32F4xx/adc_lld.c" 1
 444 006a 83F31188 		msr     BASEPRI, r3
 445              	@ 0 "" 2
 446              		.thumb
 447 006e FFF7FEFF 		bl	dbg_check_lock_from_isr
 448 0072 6369     		ldr	r3, [r4, #20]
 449 0074 3BB1     		cbz	r3, .L81
ARM GAS  /tmp/ccCdGW5d.s 			page 9


 450 0076 0021     		movs	r1, #0
 451 0078 4FF0FF32 		mov	r2, #-1
 452 007c 6161     		str	r1, [r4, #20]
 453 007e 1846     		mov	r0, r3
 454 0080 9A62     		str	r2, [r3, #40]
 455 0082 FFF7FEFF 		bl	chSchReadyI
 456              	.L81:
 457 0086 FFF7FEFF 		bl	dbg_check_unlock_from_isr
 458 008a 0023     		movs	r3, #0
 459              	@ 90 "../../../ChibiOS/os/hal/platforms/STM32F4xx/adc_lld.c" 1
 460 008c 83F31188 		msr     BASEPRI, r3
 461              	@ 0 "" 2
 462              		.thumb
 463 0090 38BD     		pop	{r3, r4, r5, pc}
 464              	.L78:
 465 0092 8168     		ldr	r1, [r0, #8]
 466 0094 A847     		blx	r5
 467 0096 38BD     		pop	{r3, r4, r5, pc}
 468              	.L77:
 469 0098 FFF7FEFF 		bl	adc_lld_stop_conversion
 470 009c 2369     		ldr	r3, [r4, #16]
 471 009e 5B68     		ldr	r3, [r3, #4]
 472 00a0 DBB1     		cbz	r3, .L79
 473 00a2 0422     		movs	r2, #4
 474 00a4 2270     		strb	r2, [r4]
 475 00a6 2046     		mov	r0, r4
 476 00a8 A168     		ldr	r1, [r4, #8]
 477 00aa E268     		ldr	r2, [r4, #12]
 478 00ac 9847     		blx	r3
 479 00ae 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 480 00b0 042B     		cmp	r3, #4
 481 00b2 0ED0     		beq	.L101
 482              	.L80:
 483 00b4 2023     		movs	r3, #32
 484              	@ 90 "../../../ChibiOS/os/hal/platforms/STM32F4xx/adc_lld.c" 1
 485 00b6 83F31188 		msr     BASEPRI, r3
 486              	@ 0 "" 2
 487              		.thumb
 488 00ba FFF7FEFF 		bl	dbg_check_lock_from_isr
 489 00be 6369     		ldr	r3, [r4, #20]
 490 00c0 002B     		cmp	r3, #0
 491 00c2 E0D0     		beq	.L81
 492 00c4 0022     		movs	r2, #0
 493 00c6 6261     		str	r2, [r4, #20]
 494 00c8 1846     		mov	r0, r3
 495 00ca 9A62     		str	r2, [r3, #40]
 496 00cc FFF7FEFF 		bl	chSchReadyI
 497 00d0 D9E7     		b	.L81
 498              	.L101:
 499 00d2 0223     		movs	r3, #2
 500 00d4 2561     		str	r5, [r4, #16]
 501 00d6 2370     		strb	r3, [r4]
 502 00d8 ECE7     		b	.L80
 503              	.L79:
 504 00da 0222     		movs	r2, #2
 505 00dc 2361     		str	r3, [r4, #16]
 506 00de 2270     		strb	r2, [r4]
ARM GAS  /tmp/ccCdGW5d.s 			page 10


 507 00e0 E8E7     		b	.L80
 508              		.size	adc_lld_serve_rx_interrupt, .-adc_lld_serve_rx_interrupt
 509 00e2 00BFAFF3 		.section	.text.adcSTM32EnableTSVREFE,"ax",%progbits
 509      0080AFF3 
 509      0080AFF3 
 509      0080
 510              		.align	2
 511              		.p2align 4,,15
 512              		.global	adcSTM32EnableTSVREFE
 513              		.thumb
 514              		.thumb_func
 515              		.type	adcSTM32EnableTSVREFE, %function
 516              	adcSTM32EnableTSVREFE:
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              		@ link register save eliminated.
 520 0000 024B     		ldr	r3, .L103
 521 0002 5A68     		ldr	r2, [r3, #4]
 522 0004 42F40002 		orr	r2, r2, #8388608
 523 0008 5A60     		str	r2, [r3, #4]
 524 000a 7047     		bx	lr
 525              	.L104:
 526              		.align	2
 527              	.L103:
 528 000c 00230140 		.word	1073816320
 529              		.size	adcSTM32EnableTSVREFE, .-adcSTM32EnableTSVREFE
 530              		.section	.text.adcSTM32DisableTSVREFE,"ax",%progbits
 531              		.align	2
 532              		.p2align 4,,15
 533              		.global	adcSTM32DisableTSVREFE
 534              		.thumb
 535              		.thumb_func
 536              		.type	adcSTM32DisableTSVREFE, %function
 537              	adcSTM32DisableTSVREFE:
 538              		@ args = 0, pretend = 0, frame = 0
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 541 0000 024B     		ldr	r3, .L106
 542 0002 5A68     		ldr	r2, [r3, #4]
 543 0004 22F40002 		bic	r2, r2, #8388608
 544 0008 5A60     		str	r2, [r3, #4]
 545 000a 7047     		bx	lr
 546              	.L107:
 547              		.align	2
 548              	.L106:
 549 000c 00230140 		.word	1073816320
 550              		.size	adcSTM32DisableTSVREFE, .-adcSTM32DisableTSVREFE
 551              		.section	.text.adcSTM32EnableVBATE,"ax",%progbits
 552              		.align	2
 553              		.p2align 4,,15
 554              		.global	adcSTM32EnableVBATE
 555              		.thumb
 556              		.thumb_func
 557              		.type	adcSTM32EnableVBATE, %function
 558              	adcSTM32EnableVBATE:
 559              		@ args = 0, pretend = 0, frame = 0
 560              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccCdGW5d.s 			page 11


 561              		@ link register save eliminated.
 562 0000 024B     		ldr	r3, .L109
 563 0002 5A68     		ldr	r2, [r3, #4]
 564 0004 42F48002 		orr	r2, r2, #4194304
 565 0008 5A60     		str	r2, [r3, #4]
 566 000a 7047     		bx	lr
 567              	.L110:
 568              		.align	2
 569              	.L109:
 570 000c 00230140 		.word	1073816320
 571              		.size	adcSTM32EnableVBATE, .-adcSTM32EnableVBATE
 572              		.section	.text.adcSTM32DisableVBATE,"ax",%progbits
 573              		.align	2
 574              		.p2align 4,,15
 575              		.global	adcSTM32DisableVBATE
 576              		.thumb
 577              		.thumb_func
 578              		.type	adcSTM32DisableVBATE, %function
 579              	adcSTM32DisableVBATE:
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		@ link register save eliminated.
 583 0000 024B     		ldr	r3, .L112
 584 0002 5A68     		ldr	r2, [r3, #4]
 585 0004 22F48002 		bic	r2, r2, #4194304
 586 0008 5A60     		str	r2, [r3, #4]
 587 000a 7047     		bx	lr
 588              	.L113:
 589              		.align	2
 590              	.L112:
 591 000c 00230140 		.word	1073816320
 592              		.size	adcSTM32DisableVBATE, .-adcSTM32DisableVBATE
 593              		.global	ADCD1
 594              		.section	.bss.ADCD1,"aw",%nobits
 595              		.align	2
 596              		.set	.LANCHOR0,. + 0
 597              		.type	ADCD1, %object
 598              		.size	ADCD1, 52
 599              	ADCD1:
 600 0000 00000000 		.space	52
 600      00000000 
 600      00000000 
 600      00000000 
 600      00000000 
 601              		.section	.rodata.str1.4,"aMS",%progbits,1
 602              		.align	2
 603              	.LC0:
 604 0000 6164635F 		.ascii	"adc_lld_start(), #1\000"
 604      6C6C645F 
 604      73746172 
 604      7428292C 
 604      20233100 
 605              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.3 20140228 (release) [ARM/embedded-4_8-br
ARM GAS  /tmp/ccCdGW5d.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 adc_lld.c
     /tmp/ccCdGW5d.s:18     .text.adc_lld_init:00000000 $t
     /tmp/ccCdGW5d.s:24     .text.adc_lld_init:00000000 adc_lld_init
     /tmp/ccCdGW5d.s:44     .text.adc_lld_init:00000024 $d
     /tmp/ccCdGW5d.s:50     .text.adc_lld_start:00000000 $t
     /tmp/ccCdGW5d.s:56     .text.adc_lld_start:00000000 adc_lld_start
     /tmp/ccCdGW5d.s:106    .text.adc_lld_start:00000058 $d
     /tmp/ccCdGW5d.s:387    .text.adc_lld_serve_rx_interrupt:00000000 adc_lld_serve_rx_interrupt
     /tmp/ccCdGW5d.s:114    .text.adc_lld_stop:00000000 $t
     /tmp/ccCdGW5d.s:120    .text.adc_lld_stop:00000000 adc_lld_stop
     /tmp/ccCdGW5d.s:148    .text.adc_lld_stop:0000002c $d
     /tmp/ccCdGW5d.s:152    .text.adc_lld_start_conversion:00000000 $t
     /tmp/ccCdGW5d.s:158    .text.adc_lld_start_conversion:00000000 adc_lld_start_conversion
     /tmp/ccCdGW5d.s:225    .text.adc_lld_stop_conversion:00000000 $t
     /tmp/ccCdGW5d.s:231    .text.adc_lld_stop_conversion:00000000 adc_lld_stop_conversion
     /tmp/ccCdGW5d.s:259    .text.Vector88:00000000 $t
     /tmp/ccCdGW5d.s:265    .text.Vector88:00000000 Vector88
     /tmp/ccCdGW5d.s:378    .text.Vector88:000000d4 $d
     /tmp/ccCdGW5d.s:382    .text.adc_lld_serve_rx_interrupt:00000000 $t
     /tmp/ccCdGW5d.s:510    .text.adcSTM32EnableTSVREFE:00000000 $t
     /tmp/ccCdGW5d.s:516    .text.adcSTM32EnableTSVREFE:00000000 adcSTM32EnableTSVREFE
     /tmp/ccCdGW5d.s:528    .text.adcSTM32EnableTSVREFE:0000000c $d
     /tmp/ccCdGW5d.s:531    .text.adcSTM32DisableTSVREFE:00000000 $t
     /tmp/ccCdGW5d.s:537    .text.adcSTM32DisableTSVREFE:00000000 adcSTM32DisableTSVREFE
     /tmp/ccCdGW5d.s:549    .text.adcSTM32DisableTSVREFE:0000000c $d
     /tmp/ccCdGW5d.s:552    .text.adcSTM32EnableVBATE:00000000 $t
     /tmp/ccCdGW5d.s:558    .text.adcSTM32EnableVBATE:00000000 adcSTM32EnableVBATE
     /tmp/ccCdGW5d.s:570    .text.adcSTM32EnableVBATE:0000000c $d
     /tmp/ccCdGW5d.s:573    .text.adcSTM32DisableVBATE:00000000 $t
     /tmp/ccCdGW5d.s:579    .text.adcSTM32DisableVBATE:00000000 adcSTM32DisableVBATE
     /tmp/ccCdGW5d.s:591    .text.adcSTM32DisableVBATE:0000000c $d
     /tmp/ccCdGW5d.s:599    .bss.ADCD1:00000000 ADCD1
     /tmp/ccCdGW5d.s:595    .bss.ADCD1:00000000 $d
     /tmp/ccCdGW5d.s:602    .rodata.str1.4:00000000 $d
     /tmp/ccCdGW5d.s:49     .text.adc_lld_init:00000034 $t
     /tmp/ccCdGW5d.s:151    .text.adc_lld_stop:00000034 $t
     /tmp/ccCdGW5d.s:381    .text.Vector88:000000dc $t

UNDEFINED SYMBOLS
adcObjectInit
nvicEnableVector
_stm32_dma_streams
dmaStreamAllocate
chDbgPanic
dmaStreamRelease
dbg_check_enter_isr
dbg_check_lock_from_isr
chSchReadyI
dbg_check_unlock_from_isr
dbg_check_leave_isr
_port_irq_epilogue
