

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Mon Sep 14 06:22:17 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103| 0.309 us | 0.309 us |  103|  103|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      100|      100|        21|          1|          1|    81|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    214|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     159|     88|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        0|      -|     413|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     572|    515|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |FracNet_urem_7ns_bkb_U1  |FracNet_urem_7ns_bkb  |        0|      0|  159|  88|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      0|  159|  88|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |FracNet_mac_muladcud_U2  |FracNet_mac_muladcud  | i0 + i1 * i2 |
    |FracNet_mac_muladdEe_U3  |FracNet_mac_muladdEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_1_fu_331_p2               |     +    |      0|  0|  19|           8|           8|
    |add_ln321_2_fu_288_p2               |     +    |      0|  0|  40|          33|          33|
    |add_ln321_fu_322_p2                 |     +    |      0|  0|  19|           8|           8|
    |add_ln356_2_fu_227_p2               |     +    |      0|  0|  15|           7|           1|
    |add_ln356_fu_271_p2                 |     +    |      0|  0|  16|           9|           9|
    |mm_fu_239_p2                        |     +    |      0|  0|  12|           4|           1|
    |nn_fu_276_p2                        |     +    |      0|  0|  12|           4|           1|
    |sub_ln365_1_fu_182_p2               |     -    |      0|  0|  16|           9|           9|
    |sub_ln365_fu_208_p2                 |     -    |      0|  0|  16|           9|           9|
    |ap_block_state15_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter19  |    and   |      0|  0|   2|           1|           1|
    |empty_40_fu_303_p2                  |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln356_fu_221_p2                |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln357_fu_245_p2                |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |select_ln356_1_fu_259_p3            |  select  |      0|  0|   4|           1|           4|
    |select_ln356_fu_251_p3              |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 214|         117|         102|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter20                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_134_p4  |   9|          2|    7|         14|
    |ap_phi_mux_mm_0_phi_fu_146_p4            |   9|          2|    4|          8|
    |ap_phi_mux_nn_0_phi_fu_158_p4            |   9|          2|    4|          8|
    |img_V_blk_n_AR                           |   9|          2|    1|          2|
    |img_V_blk_n_R                            |   9|          2|    1|          2|
    |indvar_flatten_reg_130                   |   9|          2|    7|         14|
    |mm_0_reg_142                             |   9|          2|    4|          8|
    |nn_0_reg_154                             |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         25|   35|         73|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln356_1_reg_408       |  20|   0|   20|          0|
    |add_ln356_2_reg_381       |   7|   0|    7|          0|
    |add_ln356_reg_398         |   9|   0|    9|          0|
    |add_ln365_reg_367         |  20|   0|   20|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |buf_V_addr_reg_428        |   7|   0|    7|          0|
    |empty_39_reg_413          |   7|   0|    7|          0|
    |empty_40_reg_424          |   1|   0|    1|          0|
    |icmp_ln356_reg_377        |   1|   0|    1|          0|
    |img_V_addr_read_reg_433   |  16|   0|   16|          0|
    |img_V_addr_reg_418        |  32|   0|   32|          0|
    |indvar_flatten_reg_130    |   7|   0|    7|          0|
    |mm_0_reg_142              |   4|   0|    4|          0|
    |nn_0_reg_154              |   4|   0|    4|          0|
    |nn_reg_403                |   4|   0|    4|          0|
    |select_ln356_1_reg_391    |   4|   0|    4|          0|
    |select_ln356_reg_386      |   4|   0|    4|          0|
    |sub_ln365_1_reg_357       |   9|   0|    9|          0|
    |sub_ln365_reg_362         |   9|   0|    9|          0|
    |zext_ln356_1_reg_372      |  31|   0|   33|          2|
    |icmp_ln356_reg_377        |  64|  32|    1|          0|
    |select_ln356_1_reg_391    |  64|  32|    4|          0|
    |select_ln356_reg_386      |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 413|  96|  232|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  load_input  | return value |
|row                   |  in |    5|   ap_none  |      row     |    scalar    |
|col                   |  in |    5|   ap_none  |      col     |    scalar    |
|c                     |  in |    3|   ap_none  |       c      |    scalar    |
|buf_V_address0        | out |    7|  ap_memory |     buf_V    |     array    |
|buf_V_ce0             | out |    1|  ap_memory |     buf_V    |     array    |
|buf_V_we0             | out |    1|  ap_memory |     buf_V    |     array    |
|buf_V_d0              | out |   16|  ap_memory |     buf_V    |     array    |
|m_axi_img_V_AWVALID   | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWREADY   |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWADDR    | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWID      | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWLEN     | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWSIZE    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWBURST   | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWLOCK    | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWCACHE   | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWPROT    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWQOS     | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWREGION  | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWUSER    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WVALID    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WREADY    |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WDATA     | out |   16|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WSTRB     | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WLAST     | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WID       | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WUSER     | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARVALID   | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARREADY   |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARADDR    | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARID      | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARLEN     | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARSIZE    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARBURST   | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARLOCK    | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARCACHE   | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARPROT    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARQOS     | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARREGION  | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARUSER    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RVALID    |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RREADY    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RDATA     |  in |   16|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RLAST     |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RID       |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RUSER     |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RRESP     |  in |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BVALID    |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BREADY    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BRESP     |  in |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BID       |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BUSER     |  in |    1|    m_axi   |     img_V    |    pointer   |
|img_V_offset          |  in |   31|   ap_none  | img_V_offset |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

