#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 22 19:11:44 2023
# Process ID: 2060
# Current directory: E:/Modelsim_Vivado/lab11_button_process_unit/vivado/button_process_unit.runs/synth_1
# Command line: vivado.exe -log button_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source button_unit.tcl
# Log file: E:/Modelsim_Vivado/lab11_button_process_unit/vivado/button_process_unit.runs/synth_1/button_unit.vds
# Journal file: E:/Modelsim_Vivado/lab11_button_process_unit/vivado/button_process_unit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source button_unit.tcl -notrace
Command: synth_design -top button_unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 353.938 ; gain = 83.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'button_unit' [E:/Modelsim_Vivado/lab11_button_process_unit/src/button_process_unit.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer' [E:/Modelsim_Vivado/lab11_button_process_unit/src/synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'dffer' [E:/Modelsim_Vivado/lab11_button_process_unit/src/dffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'dffer' (1#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/dffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (2#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Modelsim_Vivado/lab11_button_process_unit/src/debouncer.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_n' [E:/Modelsim_Vivado/lab11_button_process_unit/src/counter_n.v:1]
	Parameter n bound to: 100000 - type: integer 
	Parameter counter_bits bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n' (3#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/counter_n.v:1]
INFO: [Synth 8-638] synthesizing module 'timer' [E:/Modelsim_Vivado/lab11_button_process_unit/src/timer.v:1]
	Parameter period bound to: 10 - type: integer 
	Parameter count_bits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (4#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/timer.v:1]
INFO: [Synth 8-638] synthesizing module 'controler' [E:/Modelsim_Vivado/lab11_button_process_unit/src/contorler.v:1]
	Parameter LOW bound to: 4'b0001 
	Parameter WAIT_HIGH bound to: 4'b0010 
	Parameter HIGH bound to: 4'b0100 
	Parameter WAIT_LOW bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'controler' (5#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/contorler.v:1]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'PulseWidth_conver' [E:/Modelsim_Vivado/lab11_button_process_unit/src/PulseWidth_conver.v:1]
INFO: [Synth 8-256] done synthesizing module 'PulseWidth_conver' (7#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/PulseWidth_conver.v:1]
INFO: [Synth 8-638] synthesizing module 'dffer_en' [E:/Modelsim_Vivado/lab11_button_process_unit/src/dffer_en.v:1]
INFO: [Synth 8-256] done synthesizing module 'dffer_en' (8#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/dffer_en.v:1]
INFO: [Synth 8-256] done synthesizing module 'button_unit' (9#1) [E:/Modelsim_Vivado/lab11_button_process_unit/src/button_process_unit.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 394.270 ; gain = 123.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 394.270 ; gain = 123.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Modelsim_Vivado/lab11_button_process_unit/vivado/button_process_unit.srcs/constrs_1/new/button_process_unit.xdc]
Finished Parsing XDC File [E:/Modelsim_Vivado/lab11_button_process_unit/vivado/button_process_unit.srcs/constrs_1/new/button_process_unit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Modelsim_Vivado/lab11_button_process_unit/vivado/button_process_unit.srcs/constrs_1/new/button_process_unit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/button_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/button_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 803.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Modelsim_Vivado/lab11_button_process_unit/src/timer.v:29]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'controler'
INFO: [Synth 8-5544] ROM "timer_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module controler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module dffer_en 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element debouncer_inst/timer_inst/count_reg was removed.  [E:/Modelsim_Vivado/lab11_button_process_unit/src/timer.v:29]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    19|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     8|
|7     |LUT5   |     3|
|8     |LUT6   |     4|
|9     |FDRE   |    31|
|10    |FDSE   |     2|
|11    |IBUF   |     3|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |    82|
|2     |  PulseWidth_conver |PulseWidth_conver |     2|
|3     |    dffer_inst_1    |dffer_1           |     2|
|4     |  debouncer_inst    |debouncer         |    71|
|5     |    controler_inst  |controler         |    13|
|6     |    counter_n_inst  |counter_n         |    44|
|7     |    timer_inst      |timer             |    14|
|8     |  dffer_en_test     |dffer_en          |     1|
|9     |  synchronizer_inst |synchronizer      |     2|
|10    |    dffer_inst1     |dffer             |     1|
|11    |    dffer_inst2     |dffer_0           |     1|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 803.375 ; gain = 123.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 803.375 ; gain = 532.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 803.375 ; gain = 540.586
INFO: [Common 17-1381] The checkpoint 'E:/Modelsim_Vivado/lab11_button_process_unit/vivado/button_process_unit.runs/synth_1/button_unit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 803.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 19:12:00 2023...
