
*** Running vivado
    with args -log thinpad_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a100tfgg676-2L
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'eth_mac' is locked:
* IP definition 'Tri Mode Ethernet MAC (9.0)' for IP 'eth_mac' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-5178] IP eth_mac will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
INFO: [IP_Flow 19-2162] IP 'tabn_axis_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'tabn_axis_fifo' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21122 
WARNING: [Synth 8-2507] parameter declaration becomes local in lookup_table with formal parameter declaration list [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in lookup_table with formal parameter declaration list [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in lookup_table with formal parameter declaration list [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in lookup_table with formal parameter declaration list [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in lookup_table with formal parameter declaration list [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.668 ; gain = 73.348 ; free physical = 1045 ; free virtual = 4936
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'pll_example' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1/.Xil/Vivado-21101-dell/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_example' (1#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1/.Xil/Vivado-21101-dell/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'eth_conf' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_conf.v:1]
	Parameter N_CONFIG_ENTRY bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_conf.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_conf.v:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_addr_reg' and it is trimmed from '16' to '15' bits. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_conf.v:76]
INFO: [Synth 8-6155] done synthesizing module 'eth_conf' (2#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_conf.v:1]
INFO: [Synth 8-6157] synthesizing module 'SEG7_LUT' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SEG7_LUT' (3#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:75]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:189]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 7 - type: integer 
	Parameter Inc bound to: 3221 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (4#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:189]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (5#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:75]
WARNING: [Synth 8-350] instance 'ext_uart_r' of module 'async_receiver' requires 7 connections, but only 5 given [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:178]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:14]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:189]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 403 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (5#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:189]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (6#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:14]
INFO: [Synth 8-6157] synthesizing module 'vga' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/vga.v:15]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 800 - type: integer 
	Parameter HFP bound to: 856 - type: integer 
	Parameter HSP bound to: 976 - type: integer 
	Parameter HMAX bound to: 1040 - type: integer 
	Parameter VSIZE bound to: 600 - type: integer 
	Parameter VFP bound to: 637 - type: integer 
	Parameter VSP bound to: 643 - type: integer 
	Parameter VMAX bound to: 666 - type: integer 
	Parameter HSPP bound to: 1 - type: integer 
	Parameter VSPP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga' (7#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/vga.v:15]
INFO: [Synth 8-6157] synthesizing module 'eth_mac' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1/.Xil/Vivado-21101-dell/realtime/eth_mac_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac' (8#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1/.Xil/Vivado-21101-dell/realtime/eth_mac_stub.v:6]
WARNING: [Synth 8-350] instance 'eth_mac_inst' of module 'eth_mac' requires 42 connections, but only 27 given [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:241]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_reset_sync' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_reset_sync.v:66]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3906]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (9#1) [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_reset_sync' (10#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_reset_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_wrapper' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:6]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:10]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:11]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:12]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:18]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:19]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:20]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:21]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:32]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:34]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:35]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:37]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:38]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:39]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_rx_client_fifo' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_rx_client_fifo.v:111]
	Parameter WAIT_s bound to: 3'b000 
	Parameter QUEUE1_s bound to: 3'b001 
	Parameter QUEUE2_s bound to: 3'b010 
	Parameter QUEUE3_s bound to: 3'b011 
	Parameter QUEUE_SOF_s bound to: 3'b100 
	Parameter SOF_s bound to: 3'b101 
	Parameter DATA_s bound to: 3'b110 
	Parameter EOF_s bound to: 3'b111 
	Parameter IDLE_s bound to: 3'b000 
	Parameter FRAME_s bound to: 3'b001 
	Parameter GF_s bound to: 3'b010 
	Parameter BF_s bound to: 3'b011 
	Parameter OVFLOW_s bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_rx_client_fifo.v:255]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_sync_block' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_sync_block.v:64]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (11#1) [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_sync_block' (12#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_sync_block.v:64]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_bram_tdp' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_bram_tdp.v:66]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_bram_tdp' (13#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_bram_tdp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_rx_client_fifo' (14#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_rx_client_fifo.v:111]
WARNING: [Synth 8-350] instance 'rx_fifo_i' of module 'eth_mac_rx_client_fifo' requires 14 connections, but only 12 given [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:43]
INFO: [Synth 8-6157] synthesizing module 'pkg_classify' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:12]
	Parameter IDLE bound to: 3'b000 
	Parameter WAIT bound to: 3'b001 
	Parameter READ_DEST bound to: 3'b010 
	Parameter READ_SRC bound to: 3'b011 
	Parameter READ_TYPE bound to: 3'b100 
	Parameter READ_VLAN_PORT bound to: 3'b101 
	Parameter READ_VLAN_TYPE bound to: 3'b110 
	Parameter DISCARD bound to: 3'b111 
	Parameter IPV4 bound to: 2'b01 
	Parameter ARP bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:13]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:47]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:56]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:62]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:63]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:64]
INFO: [Synth 8-226] default block is never used [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:157]
INFO: [Synth 8-6157] synthesizing module 'arp_table' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_table.v:1]
	Parameter VLAN_PORT_WIDTH bound to: 8 - type: integer 
	Parameter TABLE_ENTRY_WIDTH bound to: 4 - type: integer 
	Parameter TABLE_SIZE bound to: 16 - type: integer 
	Parameter ENTRY_WIDTH bound to: 88 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_table' (15#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_table.v:1]
INFO: [Synth 8-6157] synthesizing module 'lookup_table_trie' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:1]
	Parameter LOOKUP_OPT_QUERY bound to: 1 - type: integer 
	Parameter LOOKUP_OPT_INSERT bound to: 2 - type: integer 
	Parameter LOOKUP_OPT_DELETE bound to: 3 - type: integer 
	Parameter STATE_PAUSE bound to: 3'b000 
	Parameter STATE_INS_READ bound to: 3'b001 
	Parameter STATE_INS_SET bound to: 3'b010 
	Parameter STATE_INS_UPD_SELF bound to: 3'b011 
	Parameter STATE_INS_UPD_ROOT bound to: 3'b100 
	Parameter STATE_QUE_READ bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
	Parameter ENTRY_WIDTH bound to: 197 - type: integer 
	Parameter ENTRY_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ENTRY_ADDR_MAX bound to: 64 - type: integer 
	Parameter CHILD_BEGIN bound to: 0 - type: integer 
	Parameter CHILD_END bound to: 95 - type: integer 
	Parameter NXT_HOP_BEGIN bound to: 96 - type: integer 
	Parameter NXT_HOP_END bound to: 127 - type: integer 
	Parameter NXT_PORT_BEGIN bound to: 128 - type: integer 
	Parameter NXT_PORT_END bound to: 129 - type: integer 
	Parameter LEN_BEGIN bound to: 130 - type: integer 
	Parameter LEN_END bound to: 131 - type: integer 
	Parameter VALID_POS bound to: 132 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
	Parameter MEMORY_SIZE bound to: 12608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 197 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 197 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 197 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 12608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 197 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 197 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 197 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 197 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 197 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 197 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 197 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 197 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 197 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 197 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 197 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 197 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 197 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:457]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (16#1) [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (17#1) [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-350] instance 'trie_sdpram' of module 'xpm_memory_sdpram' requires 16 connections, but only 8 given [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:238]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'lookup_table_trie' (18#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_pushing' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/buffer_pushing.v:1]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter PUSHING bound to: 3'b001 
	Parameter WAITING bound to: 3'b010 
	Parameter OVER bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'buffer_pushing' (19#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/buffer_pushing.v:1]
INFO: [Synth 8-6157] synthesizing module 'arp_module' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:12]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter ARP1 bound to: 4'b0010 
	Parameter OPCODE bound to: 4'b0011 
	Parameter READ_SENDER_MAC bound to: 4'b0100 
	Parameter READ_SENDER_IP bound to: 4'b0101 
	Parameter READ_TARGET_MAC bound to: 4'b0110 
	Parameter READ_TARGET_IP bound to: 4'b0111 
	Parameter DISCARD bound to: 4'b1000 
	Parameter READ_REST bound to: 4'b1001 
	Parameter READ_WAITING bound to: 4'b1010 
	Parameter OVER bound to: 4'b1011 
	Parameter WRITE_FRAME_DEST_MAC bound to: 4'b0001 
	Parameter WRITE_SENDER_MAC bound to: 4'b0010 
	Parameter WRITE_PUSHING bound to: 4'b0100 
	Parameter WRITE_OPCODE bound to: 4'b1000 
	Parameter WRITE_WAIT bound to: 4'b1111 
	Parameter WRITE_TOTAL bound to: 46 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:68]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:69]
INFO: [Synth 8-6157] synthesizing module 'async_equal' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:38]
	Parameter LEN bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_equal' (20#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:38]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (4) of module 'async_equal' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:92]
INFO: [Synth 8-6157] synthesizing module 'async_setter' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:2]
	Parameter LEN bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_setter' (21#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:2]
INFO: [Synth 8-6157] synthesizing module 'async_setter__parameterized0' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:2]
	Parameter LEN bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_setter__parameterized0' (21#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:2]
INFO: [Synth 8-6157] synthesizing module 'async_getter' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:21]
	Parameter LEN bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_getter' (22#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:21]
WARNING: [Synth 8-689] width (6) of port connection 'index' does not match port width (3) of module 'async_getter' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:233]
INFO: [Synth 8-6155] done synthesizing module 'arp_module' (23#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:12]
INFO: [Synth 8-6157] synthesizing module 'ipv4_module' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v:15]
	Parameter IDLE bound to: 5'b00000 
	Parameter START bound to: 5'b00001 
	Parameter HEADER_LEN bound to: 5'b00010 
	Parameter HEADER_SVC bound to: 5'b00011 
	Parameter TOTAL_LEN bound to: 5'b00100 
	Parameter ID_FLAG bound to: 5'b00101 
	Parameter TTL bound to: 5'b00110 
	Parameter PROTOCOL bound to: 5'b00111 
	Parameter CHECKSUM bound to: 5'b01000 
	Parameter SRC bound to: 5'b01001 
	Parameter DEST bound to: 5'b01010 
	Parameter VARIANT bound to: 5'b01011 
	Parameter BODY bound to: 5'b01100 
	Parameter TAIL bound to: 5'b01101 
	Parameter DISCARD bound to: 5'b01110 
	Parameter WAIT bound to: 5'b01111 
	Parameter OVER bound to: 5'b11111 
	Parameter WRITE_WAIT bound to: 5'b00001 
	Parameter WRITE_DEST_MAC_ADDR bound to: 5'b00010 
	Parameter WRITE_VLAN_PORT bound to: 5'b00011 
	Parameter WRITE_CHECKSUM bound to: 5'b00100 
	Parameter WRITE_BLOCKED bound to: 5'b00101 
	Parameter WRITE_ARPREQUEST bound to: 5'b00110 
	Parameter WRITE_PUSH bound to: 5'b00111 
	Parameter WRITE_TOCPU bound to: 5'b01000 
	Parameter WRITE_TOTAL bound to: 46 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v:80]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v:94]
INFO: [Synth 8-6157] synthesizing module 'arp_request_sender' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'index' does not match port width (3) of module 'async_getter' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:322]
WARNING: [Synth 8-689] width (32) of port connection 'index' does not match port width (3) of module 'async_getter' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:327]
INFO: [Synth 8-6157] synthesizing module 'async_getter__parameterized0' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:21]
	Parameter LEN bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_getter__parameterized0' (23#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'index' does not match port width (2) of module 'async_getter__parameterized0' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:337]
INFO: [Synth 8-6157] synthesizing module 'async_getter__parameterized1' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:21]
	Parameter LEN bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_getter__parameterized1' (23#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:21]
INFO: [Synth 8-6155] done synthesizing module 'arp_request_sender' (24#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/arp_module.v:298]
INFO: [Synth 8-6157] synthesizing module 'async_setter__parameterized1' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:2]
	Parameter LEN bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_setter__parameterized1' (24#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/multi_byte.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'value' does not match port width (32) of module 'async_setter__parameterized1' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v:372]
WARNING: [Synth 8-689] width (4) of port connection 'index' does not match port width (3) of module 'async_getter' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v:387]
INFO: [Synth 8-6155] done synthesizing module 'ipv4_module' (25#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v:15]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1/.Xil/Vivado-21101-dell/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (26#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1/.Xil/Vivado-21101-dell/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'blk_mem_inst'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:400]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ipv4_module_inst'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:343]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'arp_module_inst'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:309]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'buffer_pushing_i'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:290]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lookup_table_trie_inst'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:268]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'arp_table_inst'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:253]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pkg_classify' (27#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:12]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_tx_client_fifo' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v:101]
	Parameter FULL_DUPLEX_ONLY bound to: 0 - type: integer 
	Parameter IDLE_s bound to: 4'b0000 
	Parameter QUEUE1_s bound to: 4'b0001 
	Parameter QUEUE2_s bound to: 4'b0010 
	Parameter QUEUE3_s bound to: 4'b0011 
	Parameter START_DATA1_s bound to: 4'b0100 
	Parameter DATA_PRELOAD1_s bound to: 4'b0101 
	Parameter DATA_PRELOAD2_s bound to: 4'b0110 
	Parameter WAIT_HANDSHAKE_s bound to: 4'b0111 
	Parameter FRAME_s bound to: 4'b1000 
	Parameter HANDSHAKE_s bound to: 4'b1001 
	Parameter FINISH_s bound to: 4'b1010 
	Parameter DROP_ERR_s bound to: 4'b1011 
	Parameter DROP_s bound to: 4'b1100 
	Parameter RETRANSMIT_ERR_s bound to: 4'b1101 
	Parameter RETRANSMIT_WAIT_s bound to: 4'b1110 
	Parameter RETRANSMIT_s bound to: 4'b1111 
	Parameter WAIT_s bound to: 2'b00 
	Parameter DATA_s bound to: 2'b01 
	Parameter EOF_s bound to: 2'b10 
	Parameter OVFLOW_s bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v:249]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v:271]
INFO: [Synth 8-226] default block is never used [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v:578]
INFO: [Synth 8-226] default block is never used [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v:325]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_tx_client_fifo' (28#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v:101]
WARNING: [Synth 8-350] instance 'tx_fifo_i' of module 'eth_mac_tx_client_fifo' requires 17 connections, but only 15 given [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_fifo_i'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_fifo_i'. This will prevent further optimization [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:95]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_wrapper' (29#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/pc_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (30#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/pc_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/if_id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (31#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/if_id.v:1]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:3]
	Parameter INSTVALID bound to: 0 - type: integer 
	Parameter INSTINVALID bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'id' (32#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (33#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (34#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/ex.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/ex.v:85]
INFO: [Synth 8-6155] done synthesizing module 'ex' (35#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/ex_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (36#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:3]
WARNING: [Synth 8-6104] Input port 'ram_data_i' has an internal driver [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:40]
INFO: [Synth 8-6155] done synthesizing module 'mem' (37#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (38#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (39#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (40#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/cpu.v:1]
WARNING: [Synth 8-6014] Unused sequential element reset_of_clk10M_reg was removed.  [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:121]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net ch376t_sdi in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net ch376t_sck in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:55]
WARNING: [Synth 8-3848] Net ch376t_cs_n in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net ch376t_rst in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net number in module/entity thinpad_top does not have driver. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:149]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (41#1) [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3917] design thinpad_top has port uart_rdn driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port uart_wrn driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[3] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[2] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[1] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_ce_n driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_oe_n driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_we_n driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port ext_ram_ce_n driven by constant 0
WARNING: [Synth 8-3331] design mem_wb has unconnected port wb_stall
WARNING: [Synth 8-3331] design ex_mem has unconnected port mem_stall
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot
WARNING: [Synth 8-3331] design id has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design id has unconnected port pre_reg1_read
WARNING: [Synth 8-3331] design id has unconnected port pre_reg1_addr[4]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg1_addr[3]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg1_addr[2]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg1_addr[1]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg1_addr[0]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg2_read
WARNING: [Synth 8-3331] design id has unconnected port pre_reg2_addr[4]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg2_addr[3]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg2_addr[2]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg2_addr[1]
WARNING: [Synth 8-3331] design id has unconnected port pre_reg2_addr[0]
WARNING: [Synth 8-3331] design buffer_pushing has unconnected port tx_axis_fifo_tready
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[196]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[195]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[194]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[193]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[192]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[191]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[190]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[189]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[188]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[187]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[186]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[185]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[184]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[183]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[182]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[181]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[180]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[179]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[178]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[177]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[176]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[175]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[174]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[173]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[172]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[171]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[170]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[169]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[168]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[167]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[166]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[165]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[164]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[163]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[162]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[161]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[160]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[159]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[158]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[157]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[156]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[155]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[154]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[153]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[152]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[151]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[150]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[149]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[148]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[147]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[146]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[145]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[144]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[143]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[142]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[141]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[140]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[139]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[138]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[137]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[136]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[135]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[134]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[133]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[132]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[131]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[130]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[129]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[128]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.793 ; gain = 135.473 ; free physical = 1010 ; free virtual = 4925
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:sleep to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:76]
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:injectsbiterra to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:76]
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:injectdbiterra to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:76]
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:clkb to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:76]
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:rstb to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:76]
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:regceb to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:76]
WARNING: [Synth 8-3295] tying undriven pin segL:iDIG[3] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:150]
WARNING: [Synth 8-3295] tying undriven pin segL:iDIG[2] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:150]
WARNING: [Synth 8-3295] tying undriven pin segL:iDIG[1] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:150]
WARNING: [Synth 8-3295] tying undriven pin segL:iDIG[0] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:150]
WARNING: [Synth 8-3295] tying undriven pin segH:iDIG[3] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:151]
WARNING: [Synth 8-3295] tying undriven pin segH:iDIG[2] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:151]
WARNING: [Synth 8-3295] tying undriven pin segH:iDIG[1] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:151]
WARNING: [Synth 8-3295] tying undriven pin segH:iDIG[0] to constant 0 [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v:151]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1400.793 ; gain = 135.473 ; free physical = 1025 ; free virtual = 4933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1400.793 ; gain = 135.473 ; free physical = 1025 ; free virtual = 4933
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Finished Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc] for cell 'eth_mac_inst'
Finished Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc] for cell 'eth_mac_inst'
Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'eth_mac_wraper_i/pkg_classify_inst/blk_mem_inst'
Finished Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'eth_mac_wraper_i/pkg_classify_inst/blk_mem_inst'
Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk_50M' already exists, overwriting the previous clock with the same name. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc:19]
Finished Parsing XDC File [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/thinpad_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1756.551 ; gain = 0.000 ; free physical = 605 ; free virtual = 4512
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'eth_mac_wraper_i/pkg_classify_inst/blk_mem_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1756.551 ; gain = 491.230 ; free physical = 568 ; free virtual = 4479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1756.551 ; gain = 491.230 ; free physical = 568 ; free virtual = 4479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_50M. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_50M. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac/eth_mac_in_context.xdc, line 30).
Applied set_property DONT_TOUCH = true for clock_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth_mac_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth_mac_wraper_i/pkg_classify_inst/blk_mem_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1756.551 ; gain = 491.230 ; free physical = 567 ; free virtual = 4479
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "conf_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "config_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "config_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'entry_state_reg' in module 'eth_conf'
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OversamplingCnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
INFO: [Synth 8-5546] ROM "vdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_rx_client_fifo.v:504]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'eth_mac_rx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'eth_mac_rx_client_fifo'
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tlast_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_start_addr_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_store_frame_tog" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_overflow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "node_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "node_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_read_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_read_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "upd_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "upd_extend" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'buffer_pushing'
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_write_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_write_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_write_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_write_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "header_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "total_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'lookup_modify_in_nexthop_reg[31:0]' into 'lookup_modify_in_addr_reg[31:0]' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:111]
WARNING: [Synth 8-6014] Unused sequential element lookup_modify_in_nexthop_reg was removed.  [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v:111]
INFO: [Synth 8-5545] ROM "lookup_modify_in_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lookup_modify_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v:1149]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'eth_mac_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'eth_mac_tx_client_fifo'
INFO: [Synth 8-5544] ROM "rd_txfer_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_col_window_expire" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tdata_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_droperr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_retransmiterr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_addr_reload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eof_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_start_addr_reload" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_idle_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_oe_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'entry_state_reg' using encoding 'sequential' in module 'eth_conf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                  iSTATE |                      00000000010 |                             0100
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE4 |                      00000010000 |                             1010
                 iSTATE2 |                      00000100000 |                             1011
                 iSTATE3 |                      00001000000 |                             1100
                 iSTATE0 |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE1 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                         00000001 |                              000
                QUEUE1_s |                         00000010 |                              001
                QUEUE2_s |                         00000100 |                              010
                QUEUE3_s |                         00001000 |                              011
             QUEUE_SOF_s |                         00010000 |                              100
                  DATA_s |                         00100000 |                              110
                   EOF_s |                         01000000 |                              111
                   SOF_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'eth_mac_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                            00001 |                              000
                 FRAME_s |                            00010 |                              001
                OVFLOW_s |                            00100 |                              100
                    GF_s |                            01000 |                              010
                    BF_s |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'eth_mac_rx_client_fifo'
WARNING: [Synth 8-327] inferring latch for variable 'full_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:332]
WARNING: [Synth 8-327] inferring latch for variable 'new_read_enable_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:243]
WARNING: [Synth 8-327] inferring latch for variable 'new_read_addr_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:242]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                 PUSHING |                             1000 |                              001
                    OVER |                             0010 |                              011
                 WAITING |                             0100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'buffer_pushing'
WARNING: [Synth 8-327] inferring latch for variable 'arp_table_output_mac_addr_r_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v:388]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                             0111 |                             0000
                QUEUE1_s |                             1010 |                             0001
                QUEUE2_s |                             0101 |                             0010
                QUEUE3_s |                             0000 |                             0011
           START_DATA1_s |                             0010 |                             0100
         DATA_PRELOAD1_s |                             0011 |                             0101
       RETRANSMIT_WAIT_s |                             1111 |                             1110
         DATA_PRELOAD2_s |                             1110 |                             0110
        WAIT_HANDSHAKE_s |                             1101 |                             0111
                 FRAME_s |                             1100 |                             1000
              DROP_ERR_s |                             1000 |                             1011
                  DROP_s |                             0110 |                             1100
             HANDSHAKE_s |                             1011 |                             1001
        RETRANSMIT_ERR_s |                             0001 |                             1101
            RETRANSMIT_s |                             0100 |                             1111
                FINISH_s |                             1001 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'eth_mac_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                               01 |                               00
                  DATA_s |                               11 |                               01
                OVFLOW_s |                               00 |                               11
                   EOF_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'eth_mac_tx_client_fifo'
WARNING: [Synth 8-327] inferring latch for variable 'reg1_read_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_read_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'aluop_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'alusel_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'wd_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'next_inst_in_delayslot_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'ram_offset_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'ram_be_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'ram_we_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'ram_oe_o_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'data_to_write_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1756.551 ; gain = 491.230 ; free physical = 521 ; free virtual = 4439
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'segL' (SEG7_LUT) to 'segH'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 20    
	   3 Input     12 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	              197 Bit    Registers := 3     
	               88 Bit    Registers := 16    
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 18    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 102   
+---RAMs : 
	              36K Bit         RAMs := 2     
	              12K Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
+---Muxes : 
	   8 Input    197 Bit        Muxes := 2     
	   2 Input    197 Bit        Muxes := 4     
	   2 Input     88 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 34    
	   8 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 16    
	   4 Input     12 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 56    
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 95    
	   4 Input      4 Bit        Muxes := 15    
	  11 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 9     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 6     
	  43 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 27    
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 28    
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 14    
	   6 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 96    
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module thinpad_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module eth_conf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  15 Input     16 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module eth_mac_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module eth_mac_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module arp_table 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               88 Bit    Registers := 16    
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 16    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              197 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module lookup_table_trie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              197 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input    197 Bit        Muxes := 2     
	   2 Input    197 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
Module buffer_pushing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module async_equal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module async_setter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module async_setter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module async_getter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module arp_module 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module async_getter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module async_getter__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
Module arp_request_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module async_setter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module ipv4_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	  11 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
Module pkg_classify 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module eth_mac_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 72    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 6     
	  16 Input      4 Bit        Muxes := 6     
	  43 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "total_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_write_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_write_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'upd_child_reg[3:0]' into 'upd_child_reg[3:0]' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:155]
WARNING: [Synth 8-6014] Unused sequential element upd_child_reg was removed.  [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v:155]
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1760" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1680" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1600" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1520" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1440" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1360" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1280" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1200" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1120" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1040" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_960" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_880" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_800" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_720" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_640" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_560" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_480" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_400" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_320" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_240" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_160" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_184" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1760" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1680" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1600" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1520" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1440" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1360" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1280" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1200" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1120" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_1040" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_960" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_880" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_800" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_720" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_640" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_560" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_480" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_400" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_320" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_240" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_160" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pattern_getter/_value_184" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "total_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "lookup_modify_in_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "lookup_modify_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ID_EX/pre_aluop_reg[7:0]' into 'ID_EX/ex_aluop_reg[7:0]' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:59]
INFO: [Synth 8-4471] merging register 'ID_EX/pre_wreg_reg' into 'ID_EX/ex_wreg_reg' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:64]
INFO: [Synth 8-4471] merging register 'ID_EX/pre_wd_reg[4:0]' into 'ID_EX/ex_wd_reg[4:0]' [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:65]
WARNING: [Synth 8-6014] Unused sequential element ID_EX/pre_aluop_reg was removed.  [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:59]
WARNING: [Synth 8-6014] Unused sequential element ID_EX/pre_wreg_reg was removed.  [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:64]
WARNING: [Synth 8-6014] Unused sequential element ID_EX/pre_wd_reg was removed.  [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v:65]
WARNING: [Synth 8-6014] Unused sequential element ext_uart_r/RxD_endofpacket_reg was removed.  [/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/new/async.v:176]
INFO: [Synth 8-5546] ROM "vga800x600at75/vdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design thinpad_top has port dpy0[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port dpy1[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port uart_rdn driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port uart_wrn driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[3] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[2] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[1] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_ce_n driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_oe_n driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_we_n driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port ext_ram_ce_n driven by constant 0
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[7]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[8]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[9]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[1]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[10]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[11]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[3]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[12]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_data_reg[5]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'conf/reg_data_reg[6]' (FD) to 'conf/reg_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'CPU/ID/ram_offset_o_reg[15]' (LD) to 'CPU/ID/ram_offset_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/ID/ram_offset_o_reg[16]' (LD) to 'CPU/ID/ram_offset_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/ID/ram_offset_o_reg[17]' (LD) to 'CPU/ID/ram_offset_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'CPU/ID/ram_offset_o_reg[18]' (LD) to 'CPU/ID/ram_offset_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/ID/ram_offset_o_reg[19]' (LD) to 'CPU/ID/ram_offset_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'CPU/ID/ram_offset_o_reg[20]' (LD) to 'CPU/ID/ram_offset_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'conf/reg_addr_reg[14]' (FD) to 'conf/reg_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf/reg_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ex_ram_offset_reg[15]' (FDR) to 'CPU/ID_EX/ex_ram_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ex_ram_offset_reg[16]' (FDR) to 'CPU/ID_EX/ex_ram_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ex_ram_offset_reg[17]' (FDR) to 'CPU/ID_EX/ex_ram_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ex_ram_offset_reg[18]' (FDR) to 'CPU/ID_EX/ex_ram_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ex_ram_offset_reg[19]' (FDR) to 'CPU/ID_EX/ex_ram_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ex_ram_offset_reg[20]' (FDR) to 'CPU/ID_EX/ex_ram_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/ID/aluop_o_reg[6]' (LDC) to 'CPU/ID/aluop_o_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/ID/aluop_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf/conf_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ex_aluop_reg[6]' (FDR) to 'CPU/ID_EX/ex_aluop_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/EX_MEM/mem_alu_op_reg[7] )
INFO: [Synth 8-3886] merging instance 'CPU/EX_MEM/mem_alu_op_reg[6]' (FDR) to 'CPU/EX_MEM/mem_alu_op_reg[4]'
CRITICAL WARNING: [Synth 8-3352] multi-driven net is_in_delayslot_o with 1st driver pin 'CPU/ID/__2/is_in_delayslot_o'
CRITICAL WARNING: [Synth 8-3352] multi-driven net is_in_delayslot_o with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net is_in_delayslot_o is connected to constant driver, other driver is ignored
WARNING: [Synth 8-3332] Sequential element (CPU/ID/aluop_o_reg[7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/next_inst_in_delayslot_o_reg) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID/ram_offset_o_reg[22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[1]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/MEM/ram_addr_o_reg[0]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_aluop_reg[7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_is_in_delayslot_reg) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/ex_ram_offset_reg[22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/is_in_delayslot_o_reg) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg1_read_reg) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg1_addr_reg[4]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg1_addr_reg[3]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg1_addr_reg[2]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg1_addr_reg[1]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg1_addr_reg[0]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg2_read_reg) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg2_addr_reg[4]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg2_addr_reg[3]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg2_addr_reg[2]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg2_addr_reg[1]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/ID_EX/pre_reg2_addr_reg[0]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_alu_op_reg[7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (CPU/EX_MEM/mem_ram_addr_reg[22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (conf/conf_state_reg[2]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (conf/reg_addr_reg[13]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (conf/reg_data_reg[7]) is unused and will be removed from module thinpad_top.
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[0]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[1]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[2]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[3]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[4]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_len_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (eth_mac_wraper_i/pkg_classify_inst/\lookup_modify_in_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_mac_wraper_i/pkg_classify_inst/\lookup_modify_in_len_reg[6] )
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[3]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[4]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[5]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[6]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[7]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[10]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[11]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[12]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[13]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[14]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[15]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[16]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[17]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[18]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[19]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[20]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[21]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[22]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[23]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[24]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[25]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_mac_wraper_i/pkg_classify_inst/\lookup_modify_in_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (eth_mac_wraper_i/pkg_classify_inst/\lookup_modify_in_addr_reg[27] )
WARNING: [Synth 8-3332] Sequential element (lookup_modify_in_addr_reg[27]) is unused and will be removed from module pkg_classify.
WARNING: [Synth 8-3332] Sequential element (lookup_modify_in_addr_reg[26]) is unused and will be removed from module pkg_classify.
WARNING: [Synth 8-3332] Sequential element (lookup_modify_in_len_reg[6]) is unused and will be removed from module pkg_classify.
WARNING: [Synth 8-3332] Sequential element (lookup_modify_in_len_reg[5]) is unused and will be removed from module pkg_classify.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/\dest_vlan_port_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/dest_vlan_port_r_reg[4]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/dest_vlan_port_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/dest_vlan_port_r_reg[5]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/dest_vlan_port_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/dest_vlan_port_r_reg[6]' (FDRE) to 'eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/dest_vlan_port_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_mac_wraper_i/pkg_classify_inst/ipv4_module_inst/\dest_vlan_port_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (dest_vlan_port_r_reg[7]) is unused and will be removed from module ipv4_module.
WARNING: [Synth 8-3332] Sequential element (dest_vlan_port_r_reg[3]) is unused and will be removed from module ipv4_module.
INFO: [Synth 8-3886] merging instance 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_nextport_reg[1]' (FDE) to 'eth_mac_wraper_i/pkg_classify_inst/lookup_modify_in_addr_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 632 ; free virtual = 4625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|eth_mac_bram_tdp: | mem_reg                          | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:  | gen_wr_a.gen_word_narrow.mem_reg | 64 x 197(READ_FIRST)   | W |   | 64 x 197(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|eth_mac_bram_tdp: | mem_reg                          | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|thinpad_top | CPU/REGFILE/regs_reg | Implied   | 8 x 32               | RAM32M x 12   | 
+------------+----------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_gen/clk_out1' to pin 'clock_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_gen/clk_out2' to pin 'clock_gen/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_gen/clk_out3' to pin 'clock_gen/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_gen/clk_out4' to pin 'clock_gen/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_mac_inst/rgmii_txc' to pin 'eth_mac_inst/bbstub_rgmii_txc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_mac_inst/rx_mac_aclk' to pin 'eth_mac_inst/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_mac_inst/gtx_clk90_out' to pin 'eth_mac_inst/bbstub_gtx_clk90_out/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'eth_mac_inst/gtx_clk' to 'led_bits_reg[15]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_mac_inst/gtx_clk_out' to pin 'eth_mac_inst/bbstub_gtx_clk_out/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'eth_mac_inst/gtx_clk' to 'led_bits_reg[15]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_mac_inst/tx_mac_aclk' to pin 'eth_mac_inst/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'eth_mac_inst/gtx_clk' to 'led_bits_reg[15]/C'
WARNING: [Synth 8-565] redefining clock 'clk_50M'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:00 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 512 ; free virtual = 4507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 503 ; free virtual = 4489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|eth_mac_bram_tdp: | mem_reg                          | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:  | gen_wr_a.gen_word_narrow.mem_reg | 64 x 197(READ_FIRST)   | W |   | 64 x 197(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|eth_mac_bram_tdp: | mem_reg                          | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|thinpad_top | CPU/REGFILE/regs_reg | Implied   | 8 x 32               | RAM32M x 12   | 
+------------+----------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dep_reg[1]) is unused and will be removed from module lookup_table_trie.
WARNING: [Synth 8-3332] Sequential element (dep_reg[0]) is unused and will be removed from module lookup_table_trie.
INFO: [Synth 8-4480] The timing for the instance eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance eth_mac_wraper_i/pkg_classify_inst/lookup_table_trie_inst/trie_sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:08 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 614 ; free virtual = 4512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:sleep to constant 0
WARNING: [Synth 8-3295] tying undriven pin trie_sdpram:rstb to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:09 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 614 ; free virtual = 4511
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:09 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 614 ; free virtual = 4511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 617 ; free virtual = 4511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 617 ; free virtual = 4511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 617 ; free virtual = 4511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 617 ; free virtual = 4511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|eth_mac_rx_client_fifo | wr_data_bram_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-----------------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |pll_example   |         1|
|3     |eth_mac       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |eth_mac       |     1|
|3     |pll_example   |     1|
|4     |BUFG          |     3|
|5     |CARRY4        |   480|
|6     |LUT1          |   173|
|7     |LUT2          |   671|
|8     |LUT3          |   231|
|9     |LUT4          |   831|
|10    |LUT5          |   508|
|11    |LUT6          |  2914|
|12    |MUXF7         |    29|
|13    |MUXF8         |    10|
|14    |RAM32M        |    12|
|15    |RAMB36E1_1    |     3|
|16    |RAMB36E1_2    |     2|
|17    |SRL16E        |     8|
|18    |FDCE          |    41|
|19    |FDPE          |     5|
|20    |FDRE          |  3374|
|21    |FDSE          |    23|
|22    |LD            |   130|
|23    |LDC           |    49|
|24    |IBUF          |    34|
|25    |IOBUF         |    32|
|26    |OBUF          |   105|
|27    |OBUFT         |    33|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------------------------+------+
|      |Instance                                      |Module                         |Cells |
+------+----------------------------------------------+-------------------------------+------+
|1     |top                                           |                               |  9808|
|2     |  reset_sync_i                                |eth_mac_reset_sync             |     5|
|3     |  eth_mac_wraper_i                            |eth_mac_wrapper                |  7505|
|4     |    rx_fifo_i                                 |eth_mac_rx_client_fifo         |   250|
|5     |      resync_wr_store_frame_tog               |eth_mac_sync_block__1          |     5|
|6     |      sync_rd_addr_tog                        |eth_mac_sync_block__2          |     5|
|7     |      rx_ramgen_i                             |eth_mac_bram_tdp_1             |     7|
|8     |    pkg_classify_inst                         |pkg_classify                   |  6770|
|9     |      arp_table_inst                          |arp_table                      |  3352|
|10    |      lookup_table_trie_inst                  |lookup_table_trie              |  1856|
|11    |        trie_sdpram                           |xpm_memory_sdpram              |     4|
|12    |          xpm_memory_base_inst                |xpm_memory_base                |     4|
|13    |      buffer_pushing_i                        |buffer_pushing                 |    76|
|14    |      arp_module_inst                         |arp_module                     |   468|
|15    |        arp1_equal                            |async_equal                    |    11|
|16    |        sender_ip_setter                      |async_setter__parameterized0   |    37|
|17    |        sender_mac_setter                     |async_setter                   |    55|
|18    |        target_ip_setter                      |async_setter__parameterized0_0 |    52|
|19    |      ipv4_module_inst                        |ipv4_module                    |   767|
|20    |        arp_request_sender_inst               |arp_request_sender             |   147|
|21    |        dst_ip_setter                         |async_setter__parameterized1   |    51|
|22    |    tx_fifo_i                                 |eth_mac_tx_client_fifo         |   484|
|23    |      \gen_hd_count.resync_rd_tran_frame_tog  |eth_mac_sync_block__3          |     5|
|24    |      resync_rd_tran_frame_tog                |eth_mac_sync_block__4          |     5|
|25    |      resync_wr_frame_in_fifo                 |eth_mac_sync_block__5          |     5|
|26    |      resync_wr_frames_in_fifo                |eth_mac_sync_block__6          |     5|
|27    |      resync_fif_valid_tog                    |eth_mac_sync_block__7          |     5|
|28    |      resync_rd_txfer_tog                     |eth_mac_sync_block             |     5|
|29    |      tx_ramgen_i                             |eth_mac_bram_tdp               |    14|
|30    |  CPU                                         |cpu                            |  1627|
|31    |    EX                                        |ex                             |    14|
|32    |    EX_MEM                                    |ex_mem                         |   305|
|33    |    ID                                        |id                             |   145|
|34    |    ID_EX                                     |id_ex                          |   616|
|35    |    IF_ID                                     |if_id                          |   316|
|36    |    MEM                                       |mem                            |    65|
|37    |    MEM_WB                                    |mem_wb                         |   108|
|38    |    PC_REG                                    |pc_reg                         |    44|
|39    |    REGFILE                                   |regfile                        |    14|
|40    |  conf                                        |eth_conf                       |   131|
|41    |  ext_uart_r                                  |async_receiver                 |    77|
|42    |    tickgen                                   |BaudTickGen                    |    41|
|43    |  ext_uart_t                                  |async_transmitter              |    69|
|44    |    tickgen                                   |BaudTickGen__parameterized0    |    37|
|45    |  vga800x600at75                              |vga                            |    54|
+------+----------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1843.035 ; gain = 577.715 ; free physical = 617 ; free virtual = 4511
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 428 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1843.035 ; gain = 221.957 ; free physical = 670 ; free virtual = 4564
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1843.043 ; gain = 577.715 ; free physical = 678 ; free virtual = 4572
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_store_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_store_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_tran_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'gen_hd_count.wr_retran_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_txfer_tog_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_tran_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'gen_hd_count.rd_retran_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_txfer_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'frame_in_fifo_valid_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
INFO: [Netlist 29-17] Analyzing 781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 54 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 223 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LD => LDCE: 76 instances
  LD => LDCE (inverted pins: G): 54 instances
  LDC => LDCE: 49 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
405 Infos, 283 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1875.051 ; gain = 665.754 ; free physical = 690 ; free virtual = 4583
INFO: [Common 17-1381] The checkpoint '/home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1899.062 ; gain = 0.000 ; free physical = 677 ; free virtual = 4578
INFO: [Common 17-206] Exiting Vivado at Sat May 23 12:38:38 2020...
