#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 18 19:09:42 2020
# Process ID: 23988
# Current directory: C:/Users/lucas/Documents/fpga/lab6/lab6_1_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9568 C:\Users\lucas\Documents\fpga\lab6\lab6_1_5\lab6_1_5.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab6/lab6_1_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/lab6_1_5.xpr
update_compile_order -fileset sources_1
launch_simulation
source parallel_load_testbench.tcl
restart
run 400 ns
set_property used_in_implementation false [get_files  C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/lab6_1_5.srcs/sources_1/new/parallel_load_testbench.v]
set_property used_in_synthesis false [get_files  C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/lab6_1_5.srcs/sources_1/new/parallel_load_testbench.v]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_1_1/lab6_1_1.xpr
update_compile_order -fileset sources_1
current_project lab6_1_5
close_sim
close_project
close_project
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_1_2/lab6_1_2.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_1_3/lab6_1_3.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_4_1/lab6_4_1.xpr
update_compile_order -fileset sources_1
set_property used_in_implementation false [get_files  C:/Users/lucas/Documents/fpga/lab6/lab6_4_1/lab6_4_1.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v]
set_property used_in_synthesis false [get_files  C:/Users/lucas/Documents/fpga/lab6/lab6_4_1/lab6_4_1.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.xpr
update_compile_order -fileset sources_1
close_project
close_project
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_2_2/lab6_2_2.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/lucas/Documents/fpga/lab6/lab6_2_3/lab6_2_3.xpr
update_compile_order -fileset sources_1
set_property used_in_implementation false [get_files  C:/Users/lucas/Documents/fpga/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/count_down_counter_tb.v]
set_property used_in_synthesis false [get_files  C:/Users/lucas/Documents/fpga/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/count_down_counter_tb.v]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
