// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_axpy_Pipeline_VITIS_LOOP_25_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xin_i_dout,
        xin_i_num_data_valid,
        xin_i_fifo_cap,
        xin_i_empty_n,
        xin_i_read,
        aty_s_i_dout,
        aty_s_i_num_data_valid,
        aty_s_i_fifo_cap,
        aty_s_i_empty_n,
        aty_s_i_read,
        cost_s_i_dout,
        cost_s_i_num_data_valid,
        cost_s_i_fifo_cap,
        cost_s_i_empty_n,
        cost_s_i_read,
        temp_din,
        temp_num_data_valid,
        temp_fifo_cap,
        temp_full_n,
        temp_write,
        len,
        alpha_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [255:0] xin_i_dout;
input  [6:0] xin_i_num_data_valid;
input  [6:0] xin_i_fifo_cap;
input   xin_i_empty_n;
output   xin_i_read;
input  [255:0] aty_s_i_dout;
input  [6:0] aty_s_i_num_data_valid;
input  [6:0] aty_s_i_fifo_cap;
input   aty_s_i_empty_n;
output   aty_s_i_read;
input  [255:0] cost_s_i_dout;
input  [6:0] cost_s_i_num_data_valid;
input  [6:0] cost_s_i_fifo_cap;
input   cost_s_i_empty_n;
output   cost_s_i_read;
output  [255:0] temp_din;
input  [6:0] temp_num_data_valid;
input  [6:0] temp_fifo_cap;
input   temp_full_n;
output   temp_write;
input  [30:0] len;
input  [63:0] alpha_1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln25_fu_179_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    xin_i_blk_n;
wire    ap_block_pp0_stage0;
reg    aty_s_i_blk_n;
reg    cost_s_i_blk_n;
reg    temp_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] trunc_ln27_fu_205_p1;
reg   [63:0] trunc_ln27_reg_514;
reg   [63:0] trunc_ln27_reg_514_pp0_iter2_reg;
reg   [63:0] trunc_ln27_reg_514_pp0_iter3_reg;
reg   [63:0] trunc_ln27_reg_514_pp0_iter4_reg;
reg   [63:0] trunc_ln27_3_reg_519;
reg   [63:0] trunc_ln27_3_reg_519_pp0_iter2_reg;
reg   [63:0] trunc_ln27_3_reg_519_pp0_iter3_reg;
reg   [63:0] trunc_ln27_3_reg_519_pp0_iter4_reg;
reg   [63:0] trunc_ln27_4_reg_524;
reg   [63:0] trunc_ln27_4_reg_524_pp0_iter2_reg;
reg   [63:0] trunc_ln27_4_reg_524_pp0_iter3_reg;
reg   [63:0] trunc_ln27_4_reg_524_pp0_iter4_reg;
reg   [63:0] trunc_ln27_5_reg_529;
reg   [63:0] trunc_ln27_5_reg_529_pp0_iter2_reg;
reg   [63:0] trunc_ln27_5_reg_529_pp0_iter3_reg;
reg   [63:0] trunc_ln27_5_reg_529_pp0_iter4_reg;
wire   [63:0] grp_fu_105_p2;
wire   [63:0] grp_fu_109_p2;
wire   [63:0] grp_fu_113_p2;
wire   [63:0] grp_fu_117_p2;
wire   [63:0] grp_fu_137_p2;
reg   [63:0] mul_i_reg_598;
wire   [63:0] grp_fu_141_p2;
reg   [63:0] mul_1_i_reg_604;
wire   [63:0] grp_fu_145_p2;
reg   [63:0] mul_2_i_reg_610;
wire   [63:0] grp_fu_149_p2;
reg   [63:0] mul_3_i_reg_616;
reg   [29:0] i_fu_64;
wire   [29:0] add_ln25_fu_185_p2;
wire    ap_loop_init;
reg   [29:0] ap_sig_allocacmp_i_load;
reg    xin_i_read_local;
reg    aty_s_i_read_local;
reg    cost_s_i_read_local;
wire   [255:0] or_ln35_5_i_fu_471_p5;
reg    ap_block_pp0_stage0_01001;
reg    temp_write_local;
wire   [63:0] grp_fu_105_p0;
wire   [63:0] grp_fu_105_p1;
wire   [63:0] grp_fu_109_p0;
wire   [63:0] grp_fu_109_p1;
wire   [63:0] grp_fu_113_p0;
wire   [63:0] grp_fu_113_p1;
wire   [63:0] grp_fu_117_p0;
wire   [63:0] grp_fu_117_p1;
wire   [63:0] grp_fu_121_p0;
wire   [63:0] grp_fu_125_p0;
wire   [63:0] grp_fu_129_p0;
wire   [63:0] grp_fu_133_p0;
reg   [63:0] grp_fu_137_p0;
reg   [63:0] grp_fu_137_p1;
reg   [63:0] grp_fu_141_p0;
reg   [63:0] grp_fu_141_p1;
reg   [63:0] grp_fu_145_p0;
reg   [63:0] grp_fu_145_p1;
reg   [63:0] grp_fu_149_p0;
reg   [63:0] grp_fu_149_p1;
wire   [30:0] zext_ln21_fu_175_p1;
wire   [63:0] trunc_ln28_fu_241_p1;
wire   [63:0] trunc_ln28_3_fu_245_p4;
wire   [63:0] trunc_ln28_4_fu_255_p4;
wire   [63:0] trunc_ln28_5_fu_265_p4;
wire   [63:0] trunc_ln29_fu_297_p1;
wire   [63:0] trunc_ln29_3_fu_301_p4;
wire   [63:0] trunc_ln29_4_fu_311_p4;
wire   [63:0] trunc_ln29_5_fu_321_p4;
wire   [63:0] grp_fu_121_p2;
wire   [63:0] grp_fu_125_p2;
wire   [63:0] grp_fu_129_p2;
wire   [63:0] grp_fu_133_p2;
wire   [63:0] bitcast_ln35_3_fu_467_p1;
wire   [63:0] bitcast_ln35_2_fu_463_p1;
wire   [63:0] bitcast_ln35_1_fu_459_p1;
wire   [63:0] bitcast_ln35_fu_455_p1;
reg    grp_fu_105_ce;
reg    grp_fu_109_ce;
reg    grp_fu_113_ce;
reg    grp_fu_117_ce;
reg    grp_fu_121_ce;
reg    grp_fu_125_ce;
reg    grp_fu_129_ce;
reg    grp_fu_133_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 i_fu_64 = 30'd0;
#0 ap_done_reg = 1'b0;
end

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_105_p0),
    .din1(grp_fu_105_p1),
    .ce(grp_fu_105_ce),
    .dout(grp_fu_105_p2)
);

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_109_p0),
    .din1(grp_fu_109_p1),
    .ce(grp_fu_109_ce),
    .dout(grp_fu_109_p2)
);

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_113_p0),
    .din1(grp_fu_113_p1),
    .ce(grp_fu_113_ce),
    .dout(grp_fu_113_p2)
);

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_117_p0),
    .din1(grp_fu_117_p1),
    .ce(grp_fu_117_ce),
    .dout(grp_fu_117_p2)
);

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_121_p0),
    .din1(mul_i_reg_598),
    .ce(grp_fu_121_ce),
    .dout(grp_fu_121_p2)
);

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_125_p0),
    .din1(mul_1_i_reg_604),
    .ce(grp_fu_125_ce),
    .dout(grp_fu_125_p2)
);

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_129_p0),
    .din1(mul_2_i_reg_610),
    .ce(grp_fu_129_ce),
    .dout(grp_fu_129_p2)
);

pl_kernel_dsub_64ns_64ns_64_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_3_no_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_133_p0),
    .din1(mul_3_i_reg_616),
    .ce(grp_fu_133_ce),
    .dout(grp_fu_133_p2)
);

pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U34(
    .din0(grp_fu_137_p0),
    .din1(grp_fu_137_p1),
    .dout(grp_fu_137_p2)
);

pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U35(
    .din0(grp_fu_141_p0),
    .din1(grp_fu_141_p1),
    .dout(grp_fu_141_p2)
);

pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U36(
    .din0(grp_fu_145_p0),
    .din1(grp_fu_145_p1),
    .dout(grp_fu_145_p2)
);

pl_kernel_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U37(
    .din0(grp_fu_149_p0),
    .din1(grp_fu_149_p1),
    .dout(grp_fu_149_p2)
);

pl_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln25_fu_179_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_64 <= add_ln25_fu_185_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_64 <= 30'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln27_3_reg_519 <= {{xin_i_dout[127:64]}};
        trunc_ln27_4_reg_524 <= {{xin_i_dout[191:128]}};
        trunc_ln27_5_reg_529 <= {{xin_i_dout[255:192]}};
        trunc_ln27_reg_514 <= trunc_ln27_fu_205_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        mul_1_i_reg_604 <= grp_fu_141_p2;
        mul_2_i_reg_610 <= grp_fu_145_p2;
        mul_3_i_reg_616 <= grp_fu_149_p2;
        mul_i_reg_598 <= grp_fu_137_p2;
        trunc_ln27_3_reg_519_pp0_iter2_reg <= trunc_ln27_3_reg_519;
        trunc_ln27_3_reg_519_pp0_iter3_reg <= trunc_ln27_3_reg_519_pp0_iter2_reg;
        trunc_ln27_3_reg_519_pp0_iter4_reg <= trunc_ln27_3_reg_519_pp0_iter3_reg;
        trunc_ln27_4_reg_524_pp0_iter2_reg <= trunc_ln27_4_reg_524;
        trunc_ln27_4_reg_524_pp0_iter3_reg <= trunc_ln27_4_reg_524_pp0_iter2_reg;
        trunc_ln27_4_reg_524_pp0_iter4_reg <= trunc_ln27_4_reg_524_pp0_iter3_reg;
        trunc_ln27_5_reg_529_pp0_iter2_reg <= trunc_ln27_5_reg_529;
        trunc_ln27_5_reg_529_pp0_iter3_reg <= trunc_ln27_5_reg_529_pp0_iter2_reg;
        trunc_ln27_5_reg_529_pp0_iter4_reg <= trunc_ln27_5_reg_529_pp0_iter3_reg;
        trunc_ln27_reg_514_pp0_iter2_reg <= trunc_ln27_reg_514;
        trunc_ln27_reg_514_pp0_iter3_reg <= trunc_ln27_reg_514_pp0_iter2_reg;
        trunc_ln27_reg_514_pp0_iter4_reg <= trunc_ln27_reg_514_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_137_p0 <= grp_fu_105_p2;
        grp_fu_137_p1 <= alpha_1;
        grp_fu_141_p0 <= grp_fu_109_p2;
        grp_fu_141_p1 <= alpha_1;
        grp_fu_145_p0 <= grp_fu_113_p2;
        grp_fu_145_p1 <= alpha_1;
        grp_fu_149_p0 <= grp_fu_117_p2;
        grp_fu_149_p1 <= alpha_1;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_179_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 30'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        aty_s_i_blk_n = aty_s_i_empty_n;
    end else begin
        aty_s_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        aty_s_i_read_local = 1'b1;
    end else begin
        aty_s_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cost_s_i_blk_n = cost_s_i_empty_n;
    end else begin
        cost_s_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cost_s_i_read_local = 1'b1;
    end else begin
        cost_s_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_105_ce = 1'b1;
    end else begin
        grp_fu_105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_109_ce = 1'b1;
    end else begin
        grp_fu_109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_113_ce = 1'b1;
    end else begin
        grp_fu_113_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_117_ce = 1'b1;
    end else begin
        grp_fu_117_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_121_ce = 1'b1;
    end else begin
        grp_fu_121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_125_ce = 1'b1;
    end else begin
        grp_fu_125_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_129_ce = 1'b1;
    end else begin
        grp_fu_129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_133_ce = 1'b1;
    end else begin
        grp_fu_133_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        temp_blk_n = temp_full_n;
    end else begin
        temp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        temp_write_local = 1'b1;
    end else begin
        temp_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xin_i_blk_n = xin_i_empty_n;
    end else begin
        xin_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xin_i_read_local = 1'b1;
    end else begin
        xin_i_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_185_p2 = (ap_sig_allocacmp_i_load + 30'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((cost_s_i_empty_n == 1'b0) | (aty_s_i_empty_n == 1'b0) | (xin_i_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = (temp_full_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign aty_s_i_read = aty_s_i_read_local;

assign bitcast_ln35_1_fu_459_p1 = grp_fu_125_p2;

assign bitcast_ln35_2_fu_463_p1 = grp_fu_129_p2;

assign bitcast_ln35_3_fu_467_p1 = grp_fu_133_p2;

assign bitcast_ln35_fu_455_p1 = grp_fu_121_p2;

assign cost_s_i_read = cost_s_i_read_local;

assign grp_fu_105_p0 = trunc_ln29_fu_297_p1;

assign grp_fu_105_p1 = trunc_ln28_fu_241_p1;

assign grp_fu_109_p0 = trunc_ln29_3_fu_301_p4;

assign grp_fu_109_p1 = trunc_ln28_3_fu_245_p4;

assign grp_fu_113_p0 = trunc_ln29_4_fu_311_p4;

assign grp_fu_113_p1 = trunc_ln28_4_fu_255_p4;

assign grp_fu_117_p0 = trunc_ln29_5_fu_321_p4;

assign grp_fu_117_p1 = trunc_ln28_5_fu_265_p4;

assign grp_fu_121_p0 = trunc_ln27_reg_514_pp0_iter4_reg;

assign grp_fu_125_p0 = trunc_ln27_3_reg_519_pp0_iter4_reg;

assign grp_fu_129_p0 = trunc_ln27_4_reg_524_pp0_iter4_reg;

assign grp_fu_133_p0 = trunc_ln27_5_reg_529_pp0_iter4_reg;

assign icmp_ln25_fu_179_p2 = (($signed(zext_ln21_fu_175_p1) < $signed(len)) ? 1'b1 : 1'b0);

assign or_ln35_5_i_fu_471_p5 = {{{{bitcast_ln35_3_fu_467_p1}, {bitcast_ln35_2_fu_463_p1}}, {bitcast_ln35_1_fu_459_p1}}, {bitcast_ln35_fu_455_p1}};

assign temp_din = or_ln35_5_i_fu_471_p5;

assign temp_write = temp_write_local;

assign trunc_ln27_fu_205_p1 = xin_i_dout[63:0];

assign trunc_ln28_3_fu_245_p4 = {{aty_s_i_dout[127:64]}};

assign trunc_ln28_4_fu_255_p4 = {{aty_s_i_dout[191:128]}};

assign trunc_ln28_5_fu_265_p4 = {{aty_s_i_dout[255:192]}};

assign trunc_ln28_fu_241_p1 = aty_s_i_dout[63:0];

assign trunc_ln29_3_fu_301_p4 = {{cost_s_i_dout[127:64]}};

assign trunc_ln29_4_fu_311_p4 = {{cost_s_i_dout[191:128]}};

assign trunc_ln29_5_fu_321_p4 = {{cost_s_i_dout[255:192]}};

assign trunc_ln29_fu_297_p1 = cost_s_i_dout[63:0];

assign xin_i_read = xin_i_read_local;

assign zext_ln21_fu_175_p1 = ap_sig_allocacmp_i_load;

endmodule //pl_kernel_axpy_Pipeline_VITIS_LOOP_25_1
