============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:35:17 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                       launch                                   0 R 
(MultBlock.sdc_line_11_30_1)      ext delay                     +100     100 R 
X[1]                              in port        11 163.8    0    +0     100 R 
csa_tree_sub_42_28_groupi/in_2[2] 
  g1719__9771/A                                                   +0     100   
  g1719__9771/Z                   XOR2_C          1  19.8  179  +130     230 R 
  g2152__8867/CIN                                                 +0     230   
  g2152__8867/COUT                ADDF_E          1  19.8  110  +158     388 R 
  g2151__7654/CIN                                                 +0     388   
  g2151__7654/COUT                ADDF_E          1  19.8  109  +152     540 R 
  g2150__7557/CIN                                                 +0     540   
  g2150__7557/COUT                ADDF_E          1  19.8  109  +152     692 R 
  g2149__7837/CIN                                                 +0     692   
  g2149__7837/COUT                ADDF_E          1  19.8  109  +152     844 R 
  g2148__6179/CIN                                                 +0     844   
  g2148__6179/COUT                ADDF_E          1  19.8  109  +152     997 R 
  g2147__1279/CIN                                                 +0     997   
  g2147__1279/COUT                ADDF_E          1  19.8  109  +152    1149 R 
  g2146__3457/CIN                                                 +0    1149   
  g2146__3457/COUT                ADDF_E          1  19.8  109  +152    1301 R 
  g2145__9771/CIN                                                 +0    1301   
  g2145__9771/COUT                ADDF_E          1  19.8  109  +152    1453 R 
  g2144__2005/CIN                                                 +0    1453   
  g2144__2005/COUT                ADDF_E          1  19.8  109  +152    1606 R 
  g2143__1122/CIN                                                 +0    1606   
  g2143__1122/COUT                ADDF_E          1  19.8  109  +152    1758 R 
  g2142__2001/CIN                                                 +0    1758   
  g2142__2001/COUT                ADDF_E          1  19.8  109  +152    1910 R 
  g2141__5927/CIN                                                 +0    1910   
  g2141__5927/COUT                ADDF_E          1  19.8  109  +152    2062 R 
  g2140__6789/CIN                                                 +0    2062   
  g2140__6789/COUT                ADDF_E          1  19.8  109  +152    2214 R 
  g2139__1591/CIN                                                 +0    2214   
  g2139__1591/COUT                ADDF_E          1  19.8  109  +152    2366 R 
  g2138__9719/CIN                                                 +0    2366   
  g2138__9719/COUT                ADDF_E          1  19.8  109  +152    2519 R 
  g2137__3377/CIN                                                 +0    2519   
  g2137__3377/COUT                ADDF_E          1  19.8  109  +152    2671 R 
  g2136__9867/CIN                                                 +0    2671   
  g2136__9867/COUT                ADDF_E          1  19.8  109  +152    2823 R 
  g2135__7765/CIN                                                 +0    2823   
  g2135__7765/COUT                ADDF_E          1  19.8  109  +152    2975 R 
  g2134__7547/CIN                                                 +0    2975   
  g2134__7547/COUT                ADDF_E          1  19.8  109  +152    3128 R 
  g2133__2833/CIN                                                 +0    3128   
  g2133__2833/COUT                ADDF_E          1  19.8  109  +152    3280 R 
  g2132__2006/CIN                                                 +0    3280   
  g2132__2006/COUT                ADDF_E          1  19.8  109  +152    3432 R 
  g2131__1297/CIN                                                 +0    3432   
  g2131__1297/COUT                ADDF_E          1  19.8  109  +152    3584 R 
  g2130__1237/CIN                                                 +0    3584   
  g2130__1237/COUT                ADDF_E          1  19.8  109  +152    3736 R 
  g2129__2007/CIN                                                 +0    3736   
  g2129__2007/COUT                ADDF_E          1  19.8  109  +152    3888 R 
  g2128__3779/CIN                                                 +0    3888   
  g2128__3779/COUT                ADDF_E          1  19.8  109  +152    4041 R 
  g2127__4599/CIN                                                 +0    4041   
  g2127__4599/COUT                ADDF_E          1  19.8  109  +152    4193 R 
  g2126__3717/CIN                                                 +0    4193   
  g2126__3717/COUT                ADDF_E          1  19.8  109  +152    4345 R 
  g2125__1377/CIN                                                 +0    4345   
  g2125__1377/COUT                ADDF_E          1  18.5  104  +150    4495 R 
  g2124__8867/B                                                   +0    4495   
  g2124__8867/Z                   XOR2_C          1   8.8  140   +88    4582 R 
csa_tree_sub_42_28_groupi/out_0[30] 
Y[31]                        <<<  out port                        +0    4582 R 
(MultBlock.sdc_line_12)           ext delay                     +200    4782 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                              20000 R 
-------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15218ps 
Start-point  : X[1]
End-point    : Y[31]
