{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574402860452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574402860458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 00:07:40 2019 " "Processing started: Fri Nov 22 00:07:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574402860458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402860458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Acelerometro -c Acelerometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Acelerometro -c Acelerometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402860458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574402860993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574402860993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871423 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/divisor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acelerometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acelerometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Acelerometro-Behavioral " "Found design unit 1: Acelerometro-Behavioral" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Acelerometro " "Found entity 1: Acelerometro" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Behavioral " "Found design unit 1: Controller-Behavioral" {  } { { "output_files/Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "output_files/Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402871442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574402871512 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "particion Controller.vhd(27) " "VHDL Signal Declaration warning at Controller.vhd(27): used explicit default value for signal \"particion\" because signal was never assigned a value" {  } { { "output_files/Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574402871514 "|Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acelerometro Acelerometro:A1 " "Elaborating entity \"Acelerometro\" for hierarchy \"Acelerometro:A1\"" {  } { { "output_files/Controller.vhd" "A1" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574402871516 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(130) " "VHDL Process Statement warning at Acelerometro.vhd(130): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574402871517 "|Controller|Acelerometro:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(135) " "VHDL Process Statement warning at Acelerometro.vhd(135): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(143) " "VHDL Process Statement warning at Acelerometro.vhd(143): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(152) " "VHDL Process Statement warning at Acelerometro.vhd(152): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AX Acelerometro.vhd(91) " "VHDL Process Statement warning at Acelerometro.vhd(91): inferring latch(es) for signal or variable \"AX\", which holds its previous value in one or more paths through the process" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[0\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[0\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[1\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[1\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[2\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[2\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[3\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[3\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[4\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[4\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[5\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[5\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[6\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[6\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[7\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[7\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[8\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[8\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[9\] Acelerometro.vhd(91) " "Inferred latch for \"AX\[9\]\" at Acelerometro.vhd(91)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402871518 "|Controller|Acelerometro:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master Acelerometro:A1\|i2c_master:U1 " "Elaborating entity \"i2c_master\" for hierarchy \"Acelerometro:A1\|i2c_master:U1\"" {  } { { "Acelerometro.vhd" "U1" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574402871519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Acelerometro:A1\|Divisor:U2 " "Elaborating entity \"Divisor\" for hierarchy \"Acelerometro:A1\|Divisor:U2\"" {  } { { "Acelerometro.vhd" "U2" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/Acelerometro.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574402871523 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "output_files/Controller.vhd" "Mult0" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574402871959 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "output_files/Controller.vhd" "Mult1" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574402871959 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574402871959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "output_files/Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574402872028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872028 ""}  } { { "output_files/Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574402872028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ks " "Found entity 1: mult_6ks" {  } { { "db/mult_6ks.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/db/mult_6ks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574402872097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402872097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "output_files/Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574402872110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574402872110 ""}  } { { "output_files/Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_12/output_files/Controller.vhd" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574402872110 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "96 " "Ignored 96 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "96 " "Ignored 96 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1574402872397 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1574402872397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574402872904 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574402873758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574402873956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574402873956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "452 " "Implemented 452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574402874059 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574402874059 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574402874059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "427 " "Implemented 427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574402874059 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574402874059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574402874059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574402874098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 00:07:54 2019 " "Processing ended: Fri Nov 22 00:07:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574402874098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574402874098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574402874098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574402874098 ""}
