-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layer6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    corr5_out_V_valid_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_valid_V_empty_n : IN STD_LOGIC;
    corr5_out_V_valid_V_read : OUT STD_LOGIC;
    corr5_out_V_data_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    corr5_out_V_data_V_empty_n : IN STD_LOGIC;
    corr5_out_V_data_V_read : OUT STD_LOGIC;
    corr5_out_V_keep_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    corr5_out_V_keep_V_empty_n : IN STD_LOGIC;
    corr5_out_V_keep_V_read : OUT STD_LOGIC;
    corr5_out_V_user_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_user_V_empty_n : IN STD_LOGIC;
    corr5_out_V_user_V_read : OUT STD_LOGIC;
    corr5_out_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_last_V_empty_n : IN STD_LOGIC;
    corr5_out_V_last_V_read : OUT STD_LOGIC;
    corr5_out_V_id_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_id_V_empty_n : IN STD_LOGIC;
    corr5_out_V_id_V_read : OUT STD_LOGIC;
    corr5_out_V_dest_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_dest_V_empty_n : IN STD_LOGIC;
    corr5_out_V_dest_V_read : OUT STD_LOGIC;
    corr6_out_V_valid_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr6_out_V_valid_V_full_n : IN STD_LOGIC;
    corr6_out_V_valid_V_write : OUT STD_LOGIC;
    corr6_out_V_data_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    corr6_out_V_data_V_full_n : IN STD_LOGIC;
    corr6_out_V_data_V_write : OUT STD_LOGIC;
    corr6_out_V_keep_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    corr6_out_V_keep_V_full_n : IN STD_LOGIC;
    corr6_out_V_keep_V_write : OUT STD_LOGIC;
    corr6_out_V_user_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr6_out_V_user_V_full_n : IN STD_LOGIC;
    corr6_out_V_user_V_write : OUT STD_LOGIC;
    corr6_out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr6_out_V_last_V_full_n : IN STD_LOGIC;
    corr6_out_V_last_V_write : OUT STD_LOGIC;
    corr6_out_V_id_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr6_out_V_id_V_full_n : IN STD_LOGIC;
    corr6_out_V_id_V_write : OUT STD_LOGIC;
    corr6_out_V_dest_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr6_out_V_dest_V_full_n : IN STD_LOGIC;
    corr6_out_V_dest_V_write : OUT STD_LOGIC );
end;


architecture behav of layer6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (55 downto 0) := "00000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (55 downto 0) := "00000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (55 downto 0) := "00000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (55 downto 0) := "00000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (55 downto 0) := "00000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (55 downto 0) := "00000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (55 downto 0) := "00001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (55 downto 0) := "00010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (55 downto 0) := "00100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (55 downto 0) := "01000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (55 downto 0) := "10000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_40 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_const_lv13_41 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv12_630 : STD_LOGIC_VECTOR (11 downto 0) := "011000110000";
    constant ap_const_lv12_631 : STD_LOGIC_VECTOR (11 downto 0) := "011000110001";
    constant ap_const_lv12_670 : STD_LOGIC_VECTOR (11 downto 0) := "011001110000";
    constant ap_const_lv12_671 : STD_LOGIC_VECTOR (11 downto 0) := "011001110001";
    constant ap_const_lv11_318 : STD_LOGIC_VECTOR (10 downto 0) := "01100011000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_118 : STD_LOGIC_VECTOR (8 downto 0) := "100011000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal biases_layer6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal biases_layer6_V_ce0 : STD_LOGIC;
    signal biases_layer6_V_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weights_layer6_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal weights_layer6_V_ce0 : STD_LOGIC;
    signal weights_layer6_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal corr5_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal icmp_ln844_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal icmp_ln863_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal corr5_out_V_data_V_blk_n : STD_LOGIC;
    signal corr5_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr5_out_V_user_V_blk_n : STD_LOGIC;
    signal corr5_out_V_last_V_blk_n : STD_LOGIC;
    signal corr5_out_V_id_V_blk_n : STD_LOGIC;
    signal corr5_out_V_dest_V_blk_n : STD_LOGIC;
    signal corr6_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal corr6_out_V_data_V_blk_n : STD_LOGIC;
    signal corr6_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr6_out_V_user_V_blk_n : STD_LOGIC;
    signal corr6_out_V_last_V_blk_n : STD_LOGIC;
    signal corr6_out_V_id_V_blk_n : STD_LOGIC;
    signal corr6_out_V_dest_V_blk_n : STD_LOGIC;
    signal icmp_ln807_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal row_idx_fu_2352_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal row_idx_reg_3801 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln819_fu_2364_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln819_1_fu_2381_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln819_2_fu_2398_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln819_3_fu_2415_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln819_4_fu_2432_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln819_5_fu_2449_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln819_6_fu_2466_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln819_7_fu_2483_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal add_ln819_8_fu_2500_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal add_ln819_9_fu_2517_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal add_ln819_10_fu_2534_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal add_ln819_11_fu_2551_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal icmp_ln828_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_3902 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal icmp_ln841_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln841_reg_3906 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln860_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln860_reg_3910 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_reg_3914 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln321_fu_2622_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln321_reg_3918 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln860_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln860_reg_3924 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_input_channe_4_fu_2638_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_4_reg_3931 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal zext_ln830_fu_2644_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln830_reg_3936 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln825_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln896_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal filter_line_fu_2654_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal filter_line_reg_3949 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal add_ln321_29_fu_2723_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_29_reg_3954 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln830_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_31_fu_2792_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_31_reg_3959 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_33_fu_2819_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_33_reg_3964 : STD_LOGIC_VECTOR (12 downto 0);
    signal img_channel_valid_V_25_reg_3969 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_26_reg_3974 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_27_reg_3979 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_28_reg_3984 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_18_reg_3989 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_19_reg_3994 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_20_reg_3999 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_21_reg_4004 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_19_reg_4009 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_20_reg_4014 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_21_reg_4019 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_22_reg_4024 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_17_reg_4029 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_18_reg_4034 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_19_reg_4039 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_20_reg_4044 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_19_reg_4049 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_20_reg_4054 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_21_reg_4059 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_22_reg_4064 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_19_reg_4069 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_20_reg_4074 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_21_reg_4079 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_22_reg_4084 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_19_reg_4089 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_20_reg_4094 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_21_reg_4099 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_22_reg_4104 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_fu_2893_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_reg_4112 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal icmp_ln832_fu_2887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_37_fu_2919_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_37_reg_4122 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_input_element_8_fu_2960_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op454 : STD_LOGIC;
    signal ap_block_state31 : BOOLEAN;
    signal add_ln321_41_fu_3000_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_41_reg_4165 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal img_channel_valid_V_32_reg_4170 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_33_reg_4175 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_34_reg_4180 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_35_reg_4185 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_23_reg_4190 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_24_reg_4195 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_25_reg_4200 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_26_reg_4205 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_24_reg_4210 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_25_reg_4215 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_26_reg_4220 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_27_reg_4225 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_22_reg_4230 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_23_reg_4235 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_24_reg_4240 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_25_reg_4245 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_24_reg_4250 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_25_reg_4255 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_26_reg_4260 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_27_reg_4265 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_24_reg_4270 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_25_reg_4275 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_26_reg_4280 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_27_reg_4285 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_24_reg_4290 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_25_reg_4295 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_26_reg_4300 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_27_reg_4305 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_11_fu_3094_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op572 : STD_LOGIC;
    signal ap_block_state33 : BOOLEAN;
    signal add_ln321_46_fu_3128_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_46_reg_4318 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal add_ln321_48_fu_3151_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_48_reg_4323 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_input_element_13_fu_3163_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_13_reg_4331 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal icmp_ln881_fu_3157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_50_fu_3193_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_50_reg_4341 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_52_fu_3232_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_52_reg_4376 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_53_fu_3238_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_53_reg_4381 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_14_fu_3260_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_14_reg_4389 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal icmp_ln889_fu_3254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_55_fu_3290_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_55_reg_4399 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_filter_fu_3311_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_filter_reg_4437 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal zext_ln904_fu_3317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln904_reg_4442 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln898_fu_3305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln900_fu_3321_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln900_reg_4447 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_input_channe_5_fu_3331_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_5_reg_4455 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal zext_ln203_fu_3337_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_reg_4460 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln900_fu_3325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_15_fu_3353_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_15_reg_4465 : STD_LOGIC_VECTOR (7 downto 0);
    signal subfilter_element_fu_3365_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_reg_4478 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal add_ln203_17_fu_3406_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_17_reg_4483 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln902_fu_3359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal input_line_fu_3431_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal input_line_reg_4496 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal add_ln203_19_fu_3504_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_19_reg_4501 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln906_fu_3425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_20_fu_3522_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_20_reg_4506 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_input_element_10_fu_3534_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_10_reg_4514 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal icmp_ln908_fu_3528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_22_fu_3558_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_22_reg_4524 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_input_element_12_fu_3573_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_12_reg_4532 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal out_layer_0_data_V_9_reg_4537 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln914_fu_3567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_1_data_V_9_reg_4542 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_2_data_V_5_reg_4547 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_3_data_V_5_reg_4552 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_4_data_V_5_reg_4557 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_5_data_V_5_reg_4562 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_6_data_V_1_reg_4567 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_7_data_V_1_reg_4572 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_8_data_V_1_reg_4577 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_9_data_V_1_reg_4582 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_10_data_V_2_reg_4587 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_11_data_V_2_reg_4592 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln703_fu_3596_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_reg_4602 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal sext_ln1265_fu_3602_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1265_reg_4618 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal sext_ln703_fu_3606_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_reg_4623 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_input_element_9_fu_3616_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_9_reg_4631 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal zext_ln921_fu_3622_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln921_reg_4637 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln919_fu_3610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_data_V_11_reg_4653 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_1_data_V_11_reg_4658 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_2_data_V_7_reg_4663 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_3_data_V_7_reg_4668 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_4_data_V_7_reg_4673 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_5_data_V_7_reg_4678 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_6_data_V_3_reg_4683 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_7_data_V_3_reg_4688 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_8_data_V_3_reg_4693 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_9_data_V_3_reg_4698 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_10_data_V_4_reg_4703 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_11_data_V_4_reg_4708 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln203_fu_3647_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_reg_4713 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal icmp_ln1494_fu_3652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_4718 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln7_fu_3666_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln7_reg_4723 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_data_V_reg_4729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal subfilter_layer_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_layer_V_ce0 : STD_LOGIC;
    signal subfilter_layer_V_we0 : STD_LOGIC;
    signal subfilter_layer_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal subfilter_layer_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal correlate_img_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal correlate_img_ce0 : STD_LOGIC;
    signal correlate_img_we0 : STD_LOGIC;
    signal correlate_img_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce0 : STD_LOGIC;
    signal img_channel_valid_V_we0 : STD_LOGIC;
    signal img_channel_valid_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce1 : STD_LOGIC;
    signal img_channel_valid_V_we1 : STD_LOGIC;
    signal img_channel_valid_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce0 : STD_LOGIC;
    signal img_channel_data_V_we0 : STD_LOGIC;
    signal img_channel_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce1 : STD_LOGIC;
    signal img_channel_data_V_we1 : STD_LOGIC;
    signal img_channel_data_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce0 : STD_LOGIC;
    signal img_channel_keep_V_we0 : STD_LOGIC;
    signal img_channel_keep_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce1 : STD_LOGIC;
    signal img_channel_keep_V_we1 : STD_LOGIC;
    signal img_channel_keep_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce0 : STD_LOGIC;
    signal img_channel_user_V_we0 : STD_LOGIC;
    signal img_channel_user_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce1 : STD_LOGIC;
    signal img_channel_user_V_we1 : STD_LOGIC;
    signal img_channel_user_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce0 : STD_LOGIC;
    signal img_channel_last_V_we0 : STD_LOGIC;
    signal img_channel_last_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce1 : STD_LOGIC;
    signal img_channel_last_V_we1 : STD_LOGIC;
    signal img_channel_last_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce0 : STD_LOGIC;
    signal img_channel_id_V_we0 : STD_LOGIC;
    signal img_channel_id_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce1 : STD_LOGIC;
    signal img_channel_id_V_we1 : STD_LOGIC;
    signal img_channel_id_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce0 : STD_LOGIC;
    signal img_channel_dest_V_we0 : STD_LOGIC;
    signal img_channel_dest_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce1 : STD_LOGIC;
    signal img_channel_dest_V_we1 : STD_LOGIC;
    signal img_channel_dest_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal channel_from_prev_ou_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal channel_from_prev_ou_ce0 : STD_LOGIC;
    signal channel_from_prev_ou_we0 : STD_LOGIC;
    signal channel_from_prev_ou_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_0_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_0_valid_V_ce0 : STD_LOGIC;
    signal out_layer_0_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_1_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_1_valid_V_ce0 : STD_LOGIC;
    signal out_layer_1_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_2_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_2_valid_V_ce0 : STD_LOGIC;
    signal out_layer_2_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_3_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_3_valid_V_ce0 : STD_LOGIC;
    signal out_layer_3_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_4_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_4_valid_V_ce0 : STD_LOGIC;
    signal out_layer_4_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_5_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_5_valid_V_ce0 : STD_LOGIC;
    signal out_layer_5_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_6_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_6_valid_V_ce0 : STD_LOGIC;
    signal out_layer_6_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_7_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_7_valid_V_ce0 : STD_LOGIC;
    signal out_layer_7_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_8_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_8_valid_V_ce0 : STD_LOGIC;
    signal out_layer_8_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_9_valid_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_9_valid_V_ce0 : STD_LOGIC;
    signal out_layer_9_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_10_valid_s_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_10_valid_s_ce0 : STD_LOGIC;
    signal out_layer_10_valid_s_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_11_valid_s_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_11_valid_s_ce0 : STD_LOGIC;
    signal out_layer_11_valid_s_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_0_data_V_ce0 : STD_LOGIC;
    signal out_layer_0_data_V_we0 : STD_LOGIC;
    signal out_layer_0_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_0_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_1_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_1_data_V_ce0 : STD_LOGIC;
    signal out_layer_1_data_V_we0 : STD_LOGIC;
    signal out_layer_1_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_1_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_2_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_2_data_V_ce0 : STD_LOGIC;
    signal out_layer_2_data_V_we0 : STD_LOGIC;
    signal out_layer_2_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_2_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_3_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_3_data_V_ce0 : STD_LOGIC;
    signal out_layer_3_data_V_we0 : STD_LOGIC;
    signal out_layer_3_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_3_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_4_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_4_data_V_ce0 : STD_LOGIC;
    signal out_layer_4_data_V_we0 : STD_LOGIC;
    signal out_layer_4_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_4_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_5_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_5_data_V_ce0 : STD_LOGIC;
    signal out_layer_5_data_V_we0 : STD_LOGIC;
    signal out_layer_5_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_5_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_6_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_6_data_V_ce0 : STD_LOGIC;
    signal out_layer_6_data_V_we0 : STD_LOGIC;
    signal out_layer_6_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_6_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_7_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_7_data_V_ce0 : STD_LOGIC;
    signal out_layer_7_data_V_we0 : STD_LOGIC;
    signal out_layer_7_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_7_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_8_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_8_data_V_ce0 : STD_LOGIC;
    signal out_layer_8_data_V_we0 : STD_LOGIC;
    signal out_layer_8_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_8_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_9_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_9_data_V_ce0 : STD_LOGIC;
    signal out_layer_9_data_V_we0 : STD_LOGIC;
    signal out_layer_9_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_9_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_10_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_10_data_V_ce0 : STD_LOGIC;
    signal out_layer_10_data_V_we0 : STD_LOGIC;
    signal out_layer_10_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_10_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_11_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_layer_11_data_V_ce0 : STD_LOGIC;
    signal out_layer_11_data_V_we0 : STD_LOGIC;
    signal out_layer_11_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_11_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_CORRELATE_1_fu_2251_ap_start : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_ap_done : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_ap_idle : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_ap_ready : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_filter_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_CORRELATE_1_fu_2251_filter_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_correlate_img_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CORRELATE_1_fu_2251_correlate_img_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_correlate_img_V_we0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_correlate_img_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_idx_0_reg_1950 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal j_0_0_reg_1962 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln819_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_1_reg_1973 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln819_1_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_2_reg_1984 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln819_2_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_3_reg_1995 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln819_3_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_4_reg_2006 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln819_4_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_5_reg_2017 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln819_5_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_6_reg_2028 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln819_6_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_7_reg_2039 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln819_7_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_8_reg_2050 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal icmp_ln819_8_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_9_reg_2061 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln819_9_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_10_reg_2072 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal icmp_ln819_10_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_11_reg_2083 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal icmp_ln819_11_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_input_channe_reg_2094 : STD_LOGIC_VECTOR (3 downto 0);
    signal filter_line_0_reg_2106 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element_s_reg_2117 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal index_input_element1_reg_2128 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element2_reg_2139 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element2_4_reg_2150 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal index_input_element2_5_reg_2161 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal current_filter_0_reg_2172 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_7_reg_2184 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_0_reg_2195 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal input_line_0_reg_2207 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element2_6_reg_2218 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal index_input_element2_7_reg_2229 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal index_input_element2_8_reg_2240 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op1057 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_2251_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln821_fu_2370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_1_fu_2387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_2_fu_2404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_3_fu_2421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_4_fu_2438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_5_fu_2455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_6_fu_2472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_7_fu_2489_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_8_fu_2506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_9_fu_2523_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_10_fu_2540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln821_11_fu_2557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_52_fu_2842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_51_fu_2825_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_53_fu_2859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_54_fu_2876_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_56_fu_2908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_57_fu_2924_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_59_fu_2949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_66_fu_3023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_65_fu_3006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_67_fu_3040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_68_fu_3057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_70_fu_3083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_76_fu_3182_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_77_fu_3244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_83_fu_3279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_84_fu_3295_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_31_fu_3411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln904_1_fu_3415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_38_fu_3553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_39_fu_3563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln916_fu_3579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_61_fu_3757_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_valid_V_4_fu_3766_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2258_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln879_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2592_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_45_fu_2604_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln321_fu_2600_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_45_fu_2612_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln321_fu_2616_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_46_fu_2660_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_47_fu_2672_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_46_fu_2668_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_47_fu_2680_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_3_fu_2684_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_6_fu_2690_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_fu_2694_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_fu_2699_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_37_fu_2711_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_7_fu_2719_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_cast_fu_2703_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_48_fu_2729_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_2741_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_48_fu_2737_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_49_fu_2749_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_4_fu_2753_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_8_fu_2759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_30_fu_2763_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_4_fu_2768_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_38_fu_2780_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_9_fu_2788_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl11_cast_fu_2772_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_50_fu_2798_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_32_fu_2802_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_fu_2807_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_1_fu_2813_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln321_fu_2836_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_34_fu_2853_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_35_fu_2870_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_55_fu_2899_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_36_fu_2903_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_58_fu_2940_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_38_fu_2944_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_54_fu_2966_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_2978_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_63_fu_2986_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_62_fu_2974_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_40_fu_2990_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_64_fu_2996_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_42_fu_3017_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_43_fu_3034_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_44_fu_3051_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_69_fu_3074_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_45_fu_3078_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_56_fu_3104_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_57_fu_3116_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_72_fu_3112_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_73_fu_3124_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_71_fu_3100_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_47_fu_3134_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_2_fu_3139_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_3_fu_3145_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_75_fu_3173_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_49_fu_3177_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_74_fu_3169_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_58_fu_3198_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_59_fu_3210_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_79_fu_3218_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_78_fu_3206_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_51_fu_3222_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_80_fu_3228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_82_fu_3270_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_54_fu_3274_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_81_fu_3266_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_50_fu_3341_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_28_fu_3349_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_29_fu_3371_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_16_fu_3375_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_3388_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl15_cast_fu_3380_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_30_fu_3396_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_fu_3400_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_51_fu_3437_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_52_fu_3449_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln203_32_fu_3445_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_34_fu_3461_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln203_2_fu_3465_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln203_4_fu_3471_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_18_fu_3475_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln203_fu_3480_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_41_fu_3492_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln203_5_fu_3500_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl17_cast_fu_3484_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_53_fu_3510_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_33_fu_3457_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_35_fu_3518_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_37_fu_3544_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_21_fu_3548_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln203_36_fu_3540_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2316_p14 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1265_fu_3602_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln703_fu_3606_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln703_fu_3638_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal aux_sum_V_fu_3642_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_fu_3658_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1118_1_fu_3681_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_3674_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_fu_3688_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln14_fu_3698_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_fu_3704_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_3692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_fu_3712_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_3716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln321_60_fu_3744_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln321_39_fu_3747_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_10_fu_3753_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (55 downto 0);

    component CORRELATE_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        prev_output_channel_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        prev_output_channel_V_ce0 : OUT STD_LOGIC;
        prev_output_channel_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        filter_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        filter_V_ce0 : OUT STD_LOGIC;
        filter_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        correlate_img_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        correlate_img_V_ce0 : OUT STD_LOGIC;
        correlate_img_V_we0 : OUT STD_LOGIC;
        correlate_img_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component FSRCNN_mux_124_12bTr IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (11 downto 0);
        din4 : IN STD_LOGIC_VECTOR (11 downto 0);
        din5 : IN STD_LOGIC_VECTOR (11 downto 0);
        din6 : IN STD_LOGIC_VECTOR (11 downto 0);
        din7 : IN STD_LOGIC_VECTOR (11 downto 0);
        din8 : IN STD_LOGIC_VECTOR (11 downto 0);
        din9 : IN STD_LOGIC_VECTOR (11 downto 0);
        din10 : IN STD_LOGIC_VECTOR (11 downto 0);
        din11 : IN STD_LOGIC_VECTOR (11 downto 0);
        din12 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component FSRCNN_mux_124_1_bUr IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer6_biases_laybjl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component layer6_weights_labkl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component layer3_subfilter_Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer1_correlate_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeHfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer3_img_channeIfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeJfO IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component layer2_channel_fryd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer6_out_layer_bvn IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    biases_layer6_V_U : component layer6_biases_laybjl
    generic map (
        DataWidth => 3,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => biases_layer6_V_address0,
        ce0 => biases_layer6_V_ce0,
        q0 => biases_layer6_V_q0);

    weights_layer6_V_U : component layer6_weights_labkl
    generic map (
        DataWidth => 5,
        AddressRange => 1296,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights_layer6_V_address0,
        ce0 => weights_layer6_V_ce0,
        q0 => weights_layer6_V_q0);

    subfilter_layer_V_U : component layer3_subfilter_Ffa
    generic map (
        DataWidth => 12,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => subfilter_layer_V_address0,
        ce0 => subfilter_layer_V_ce0,
        we0 => subfilter_layer_V_we0,
        d0 => subfilter_layer_V_d0,
        q0 => subfilter_layer_V_q0);

    correlate_img_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => correlate_img_address0,
        ce0 => correlate_img_ce0,
        we0 => correlate_img_we0,
        d0 => grp_CORRELATE_1_fu_2251_correlate_img_V_d0,
        q0 => correlate_img_q0);

    img_channel_valid_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_valid_V_address0,
        ce0 => img_channel_valid_V_ce0,
        we0 => img_channel_valid_V_we0,
        d0 => img_channel_valid_V_d0,
        q0 => img_channel_valid_V_q0,
        address1 => img_channel_valid_V_address1,
        ce1 => img_channel_valid_V_ce1,
        we1 => img_channel_valid_V_we1,
        d1 => img_channel_valid_V_d1,
        q1 => img_channel_valid_V_q1);

    img_channel_data_V_U : component layer3_img_channeIfE
    generic map (
        DataWidth => 12,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_data_V_address0,
        ce0 => img_channel_data_V_ce0,
        we0 => img_channel_data_V_we0,
        d0 => img_channel_data_V_d0,
        q0 => img_channel_data_V_q0,
        address1 => img_channel_data_V_address1,
        ce1 => img_channel_data_V_ce1,
        we1 => img_channel_data_V_we1,
        d1 => img_channel_data_V_d1,
        q1 => img_channel_data_V_q1);

    img_channel_keep_V_U : component layer3_img_channeJfO
    generic map (
        DataWidth => 4,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_keep_V_address0,
        ce0 => img_channel_keep_V_ce0,
        we0 => img_channel_keep_V_we0,
        d0 => img_channel_keep_V_d0,
        q0 => img_channel_keep_V_q0,
        address1 => img_channel_keep_V_address1,
        ce1 => img_channel_keep_V_ce1,
        we1 => img_channel_keep_V_we1,
        d1 => img_channel_keep_V_d1,
        q1 => img_channel_keep_V_q1);

    img_channel_user_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_user_V_address0,
        ce0 => img_channel_user_V_ce0,
        we0 => img_channel_user_V_we0,
        d0 => img_channel_user_V_d0,
        q0 => img_channel_user_V_q0,
        address1 => img_channel_user_V_address1,
        ce1 => img_channel_user_V_ce1,
        we1 => img_channel_user_V_we1,
        d1 => img_channel_user_V_d1,
        q1 => img_channel_user_V_q1);

    img_channel_last_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_last_V_address0,
        ce0 => img_channel_last_V_ce0,
        we0 => img_channel_last_V_we0,
        d0 => img_channel_last_V_d0,
        q0 => img_channel_last_V_q0,
        address1 => img_channel_last_V_address1,
        ce1 => img_channel_last_V_ce1,
        we1 => img_channel_last_V_we1,
        d1 => img_channel_last_V_d1,
        q1 => img_channel_last_V_q1);

    img_channel_id_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_id_V_address0,
        ce0 => img_channel_id_V_ce0,
        we0 => img_channel_id_V_we0,
        d0 => img_channel_id_V_d0,
        q0 => img_channel_id_V_q0,
        address1 => img_channel_id_V_address1,
        ce1 => img_channel_id_V_ce1,
        we1 => img_channel_id_V_we1,
        d1 => img_channel_id_V_d1,
        q1 => img_channel_id_V_q1);

    img_channel_dest_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_dest_V_address0,
        ce0 => img_channel_dest_V_ce0,
        we0 => img_channel_dest_V_we0,
        d0 => img_channel_dest_V_d0,
        q0 => img_channel_dest_V_q0,
        address1 => img_channel_dest_V_address1,
        ce1 => img_channel_dest_V_ce1,
        we1 => img_channel_dest_V_we1,
        d1 => img_channel_dest_V_d1,
        q1 => img_channel_dest_V_q1);

    channel_from_prev_ou_U : component layer2_channel_fryd2
    generic map (
        DataWidth => 12,
        AddressRange => 5508,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => channel_from_prev_ou_address0,
        ce0 => channel_from_prev_ou_ce0,
        we0 => channel_from_prev_ou_we0,
        d0 => img_channel_data_V_q0,
        q0 => channel_from_prev_ou_q0);

    out_layer_0_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_0_valid_V_address0,
        ce0 => out_layer_0_valid_V_ce0,
        q0 => out_layer_0_valid_V_q0);

    out_layer_1_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_1_valid_V_address0,
        ce0 => out_layer_1_valid_V_ce0,
        q0 => out_layer_1_valid_V_q0);

    out_layer_2_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_2_valid_V_address0,
        ce0 => out_layer_2_valid_V_ce0,
        q0 => out_layer_2_valid_V_q0);

    out_layer_3_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_3_valid_V_address0,
        ce0 => out_layer_3_valid_V_ce0,
        q0 => out_layer_3_valid_V_q0);

    out_layer_4_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_4_valid_V_address0,
        ce0 => out_layer_4_valid_V_ce0,
        q0 => out_layer_4_valid_V_q0);

    out_layer_5_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_5_valid_V_address0,
        ce0 => out_layer_5_valid_V_ce0,
        q0 => out_layer_5_valid_V_q0);

    out_layer_6_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_6_valid_V_address0,
        ce0 => out_layer_6_valid_V_ce0,
        q0 => out_layer_6_valid_V_q0);

    out_layer_7_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_7_valid_V_address0,
        ce0 => out_layer_7_valid_V_ce0,
        q0 => out_layer_7_valid_V_q0);

    out_layer_8_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_8_valid_V_address0,
        ce0 => out_layer_8_valid_V_ce0,
        q0 => out_layer_8_valid_V_q0);

    out_layer_9_valid_V_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_9_valid_V_address0,
        ce0 => out_layer_9_valid_V_ce0,
        q0 => out_layer_9_valid_V_q0);

    out_layer_10_valid_s_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_10_valid_s_address0,
        ce0 => out_layer_10_valid_s_ce0,
        q0 => out_layer_10_valid_s_q0);

    out_layer_11_valid_s_U : component layer6_out_layer_bvn
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_11_valid_s_address0,
        ce0 => out_layer_11_valid_s_ce0,
        q0 => out_layer_11_valid_s_q0);

    out_layer_0_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_0_data_V_address0,
        ce0 => out_layer_0_data_V_ce0,
        we0 => out_layer_0_data_V_we0,
        d0 => out_layer_0_data_V_d0,
        q0 => out_layer_0_data_V_q0);

    out_layer_1_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_1_data_V_address0,
        ce0 => out_layer_1_data_V_ce0,
        we0 => out_layer_1_data_V_we0,
        d0 => out_layer_1_data_V_d0,
        q0 => out_layer_1_data_V_q0);

    out_layer_2_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_2_data_V_address0,
        ce0 => out_layer_2_data_V_ce0,
        we0 => out_layer_2_data_V_we0,
        d0 => out_layer_2_data_V_d0,
        q0 => out_layer_2_data_V_q0);

    out_layer_3_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_3_data_V_address0,
        ce0 => out_layer_3_data_V_ce0,
        we0 => out_layer_3_data_V_we0,
        d0 => out_layer_3_data_V_d0,
        q0 => out_layer_3_data_V_q0);

    out_layer_4_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_4_data_V_address0,
        ce0 => out_layer_4_data_V_ce0,
        we0 => out_layer_4_data_V_we0,
        d0 => out_layer_4_data_V_d0,
        q0 => out_layer_4_data_V_q0);

    out_layer_5_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_5_data_V_address0,
        ce0 => out_layer_5_data_V_ce0,
        we0 => out_layer_5_data_V_we0,
        d0 => out_layer_5_data_V_d0,
        q0 => out_layer_5_data_V_q0);

    out_layer_6_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_6_data_V_address0,
        ce0 => out_layer_6_data_V_ce0,
        we0 => out_layer_6_data_V_we0,
        d0 => out_layer_6_data_V_d0,
        q0 => out_layer_6_data_V_q0);

    out_layer_7_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_7_data_V_address0,
        ce0 => out_layer_7_data_V_ce0,
        we0 => out_layer_7_data_V_we0,
        d0 => out_layer_7_data_V_d0,
        q0 => out_layer_7_data_V_q0);

    out_layer_8_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_8_data_V_address0,
        ce0 => out_layer_8_data_V_ce0,
        we0 => out_layer_8_data_V_we0,
        d0 => out_layer_8_data_V_d0,
        q0 => out_layer_8_data_V_q0);

    out_layer_9_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_9_data_V_address0,
        ce0 => out_layer_9_data_V_ce0,
        we0 => out_layer_9_data_V_we0,
        d0 => out_layer_9_data_V_d0,
        q0 => out_layer_9_data_V_q0);

    out_layer_10_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_10_data_V_address0,
        ce0 => out_layer_10_data_V_ce0,
        we0 => out_layer_10_data_V_we0,
        d0 => out_layer_10_data_V_d0,
        q0 => out_layer_10_data_V_q0);

    out_layer_11_data_V_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_11_data_V_address0,
        ce0 => out_layer_11_data_V_ce0,
        we0 => out_layer_11_data_V_we0,
        d0 => out_layer_11_data_V_d0,
        q0 => out_layer_11_data_V_q0);

    grp_CORRELATE_1_fu_2251 : component CORRELATE_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CORRELATE_1_fu_2251_ap_start,
        ap_done => grp_CORRELATE_1_fu_2251_ap_done,
        ap_idle => grp_CORRELATE_1_fu_2251_ap_idle,
        ap_ready => grp_CORRELATE_1_fu_2251_ap_ready,
        prev_output_channel_V_address0 => grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0,
        prev_output_channel_V_ce0 => grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0,
        prev_output_channel_V_q0 => channel_from_prev_ou_q0,
        filter_V_address0 => grp_CORRELATE_1_fu_2251_filter_V_address0,
        filter_V_ce0 => grp_CORRELATE_1_fu_2251_filter_V_ce0,
        filter_V_q0 => subfilter_layer_V_q0,
        correlate_img_V_address0 => grp_CORRELATE_1_fu_2251_correlate_img_V_address0,
        correlate_img_V_ce0 => grp_CORRELATE_1_fu_2251_correlate_img_V_ce0,
        correlate_img_V_we0 => grp_CORRELATE_1_fu_2251_correlate_img_V_we0,
        correlate_img_V_d0 => grp_CORRELATE_1_fu_2251_correlate_img_V_d0);

    FSRCNN_mux_124_12bTr_U113 : component FSRCNN_mux_124_12bTr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 4,
        dout_WIDTH => 12)
    port map (
        din0 => out_layer_0_data_V_q0,
        din1 => out_layer_1_data_V_q0,
        din2 => out_layer_2_data_V_q0,
        din3 => out_layer_3_data_V_q0,
        din4 => out_layer_4_data_V_q0,
        din5 => out_layer_5_data_V_q0,
        din6 => out_layer_6_data_V_q0,
        din7 => out_layer_7_data_V_q0,
        din8 => out_layer_8_data_V_q0,
        din9 => out_layer_9_data_V_q0,
        din10 => out_layer_10_data_V_q0,
        din11 => out_layer_11_data_V_q0,
        din12 => current_filter_0_reg_2172,
        dout => grp_fu_2316_p14);

    FSRCNN_mux_124_1_bUr_U114 : component FSRCNN_mux_124_1_bUr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => out_layer_0_valid_V_q0,
        din1 => out_layer_1_valid_V_q0,
        din2 => out_layer_2_valid_V_q0,
        din3 => out_layer_3_valid_V_q0,
        din4 => out_layer_4_valid_V_q0,
        din5 => out_layer_5_valid_V_q0,
        din6 => out_layer_6_valid_V_q0,
        din7 => out_layer_7_valid_V_q0,
        din8 => out_layer_8_valid_V_q0,
        din9 => out_layer_9_valid_V_q0,
        din10 => out_layer_10_valid_s_q0,
        din11 => out_layer_11_valid_s_q0,
        din12 => current_filter_0_reg_2172,
        dout => tmp_valid_V_4_fu_3766_p14);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln807_fu_2346_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_CORRELATE_1_fu_2251_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CORRELATE_1_fu_2251_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln906_fu_3425_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    grp_CORRELATE_1_fu_2251_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CORRELATE_1_fu_2251_ap_ready = ap_const_logic_1)) then 
                    grp_CORRELATE_1_fu_2251_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    current_filter_0_reg_2172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln825_fu_2632_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27) and (grp_fu_2268_p2 = ap_const_lv1_0))) then 
                current_filter_0_reg_2172 <= ap_const_lv4_0;
            elsif (((icmp_ln919_fu_3610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
                current_filter_0_reg_2172 <= current_filter_reg_4437;
            end if; 
        end if;
    end process;

    current_input_channe_7_reg_2184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln914_fu_3567_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
                current_input_channe_7_reg_2184 <= current_input_channe_5_reg_4455;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln898_fu_3305_p2 = ap_const_lv1_0) and (icmp_ln896_reg_3942 = ap_const_lv1_0))) then 
                current_input_channe_7_reg_2184 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    current_input_channe_reg_2094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                current_input_channe_reg_2094 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state37) and ((icmp_ln889_fu_3254_p2 = ap_const_lv1_1) or (icmp_ln860_reg_3910 = ap_const_lv1_0)))) then 
                current_input_channe_reg_2094 <= current_input_channe_4_reg_3931;
            end if; 
        end if;
    end process;

    filter_line_0_reg_2106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln832_fu_2887_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                filter_line_0_reg_2106 <= filter_line_reg_3949;
            elsif (((icmp_ln828_reg_3902 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln825_fu_2632_p2 = ap_const_lv1_0))) then 
                filter_line_0_reg_2106 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    index_input_element1_reg_2128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((icmp_ln841_reg_3906 = ap_const_lv1_1) and (icmp_ln828_reg_3902 = ap_const_lv1_0)) or ((icmp_ln830_fu_2648_p2 = ap_const_lv1_1) and (icmp_ln841_reg_3906 = ap_const_lv1_1))))) then 
                index_input_element1_reg_2128 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
                index_input_element1_reg_2128 <= index_input_element_8_fu_2960_p2;
            end if; 
        end if;
    end process;

    index_input_element2_4_reg_2150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln879_reg_3914) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
                index_input_element2_4_reg_2150 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                index_input_element2_4_reg_2150 <= index_input_element_13_reg_4331;
            end if; 
        end if;
    end process;

    index_input_element2_5_reg_2161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (((icmp_ln860_reg_3910 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln879_reg_3914)) or ((icmp_ln881_fu_3157_p2 = ap_const_lv1_1) and (icmp_ln860_reg_3910 = ap_const_lv1_1))))) then 
                index_input_element2_5_reg_2161 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                index_input_element2_5_reg_2161 <= index_input_element_14_reg_4389;
            end if; 
        end if;
    end process;

    index_input_element2_6_reg_2218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln906_fu_3425_p2 = ap_const_lv1_0))) then 
                index_input_element2_6_reg_2218 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                index_input_element2_6_reg_2218 <= index_input_element_10_reg_4514;
            end if; 
        end if;
    end process;

    index_input_element2_7_reg_2229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                index_input_element2_7_reg_2229 <= index_input_element_12_reg_4532;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state47) and (grp_CORRELATE_1_fu_2251_ap_done = ap_const_logic_1))) then 
                index_input_element2_7_reg_2229 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    index_input_element2_8_reg_2240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                index_input_element2_8_reg_2240 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
                index_input_element2_8_reg_2240 <= index_input_element_9_reg_4631;
            end if; 
        end if;
    end process;

    index_input_element2_reg_2139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state32) and (or_ln860_reg_3924 = ap_const_lv1_0))) then 
                index_input_element2_reg_2139 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
                index_input_element2_reg_2139 <= index_input_element_11_fu_3094_p2;
            end if; 
        end if;
    end process;

    index_input_element_s_reg_2117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln828_reg_3902 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln830_fu_2648_p2 = ap_const_lv1_0))) then 
                index_input_element_s_reg_2117 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                index_input_element_s_reg_2117 <= index_input_element_reg_4112;
            end if; 
        end if;
    end process;

    input_line_0_reg_2207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln902_fu_3359_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                input_line_0_reg_2207 <= ap_const_lv2_0;
            elsif (((icmp_ln908_fu_3528_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                input_line_0_reg_2207 <= input_line_reg_4496;
            end if; 
        end if;
    end process;

    j_0_0_reg_1962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln819_fu_2358_p2 = ap_const_lv1_0))) then 
                j_0_0_reg_1962 <= add_ln819_fu_2364_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln807_fu_2346_p2 = ap_const_lv1_0))) then 
                j_0_0_reg_1962 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_10_reg_2072_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln819_10_fu_2528_p2 = ap_const_lv1_0))) then 
                j_0_10_reg_2072 <= add_ln819_10_fu_2534_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                j_0_10_reg_2072 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_11_reg_2083_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (icmp_ln819_11_fu_2545_p2 = ap_const_lv1_0))) then 
                j_0_11_reg_2083 <= add_ln819_11_fu_2551_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                j_0_11_reg_2083 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_1_reg_1973_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln819_1_fu_2375_p2 = ap_const_lv1_0))) then 
                j_0_1_reg_1973 <= add_ln819_1_fu_2381_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_0_1_reg_1973 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_2_reg_1984_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln819_2_fu_2392_p2 = ap_const_lv1_0))) then 
                j_0_2_reg_1984 <= add_ln819_2_fu_2398_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                j_0_2_reg_1984 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_3_reg_1995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln819_3_fu_2409_p2 = ap_const_lv1_0))) then 
                j_0_3_reg_1995 <= add_ln819_3_fu_2415_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j_0_3_reg_1995 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_4_reg_2006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln819_4_fu_2426_p2 = ap_const_lv1_0))) then 
                j_0_4_reg_2006 <= add_ln819_4_fu_2432_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                j_0_4_reg_2006 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_5_reg_2017_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln819_5_fu_2443_p2 = ap_const_lv1_0))) then 
                j_0_5_reg_2017 <= add_ln819_5_fu_2449_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                j_0_5_reg_2017 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_6_reg_2028_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln819_6_fu_2460_p2 = ap_const_lv1_0))) then 
                j_0_6_reg_2028 <= add_ln819_6_fu_2466_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                j_0_6_reg_2028 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_7_reg_2039_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln819_7_fu_2477_p2 = ap_const_lv1_0))) then 
                j_0_7_reg_2039 <= add_ln819_7_fu_2483_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                j_0_7_reg_2039 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_8_reg_2050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln819_8_fu_2494_p2 = ap_const_lv1_0))) then 
                j_0_8_reg_2050 <= add_ln819_8_fu_2500_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                j_0_8_reg_2050 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_9_reg_2061_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln819_9_fu_2511_p2 = ap_const_lv1_0))) then 
                j_0_9_reg_2061 <= add_ln819_9_fu_2517_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                j_0_9_reg_2061 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    row_idx_0_reg_1950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_idx_0_reg_1950 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and ((icmp_ln898_fu_3305_p2 = ap_const_lv1_1) or (icmp_ln896_reg_3942 = ap_const_lv1_1)))) then 
                row_idx_0_reg_1950 <= row_idx_reg_3801;
            end if; 
        end if;
    end process;

    subfilter_element_0_reg_2195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln900_fu_3325_p2 = ap_const_lv1_0))) then 
                subfilter_element_0_reg_2195 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                subfilter_element_0_reg_2195 <= subfilter_element_reg_4478;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln900_fu_3325_p2 = ap_const_lv1_0))) then
                add_ln203_15_reg_4465 <= add_ln203_15_fu_3353_p2;
                    zext_ln203_reg_4460(3 downto 0) <= zext_ln203_fu_3337_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state41) and (icmp_ln902_fu_3359_p2 = ap_const_lv1_0))) then
                add_ln203_17_reg_4483 <= add_ln203_17_fu_3406_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln906_fu_3425_p2 = ap_const_lv1_0))) then
                    add_ln203_19_reg_4501(12 downto 1) <= add_ln203_19_fu_3504_p2(12 downto 1);
                    add_ln203_20_reg_4506(8 downto 2) <= add_ln203_20_fu_3522_p2(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln908_fu_3528_p2 = ap_const_lv1_0))) then
                add_ln203_22_reg_4524 <= add_ln203_22_fu_3558_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                add_ln203_reg_4713 <= add_ln203_fu_3647_p2;
                icmp_ln1494_reg_4718 <= icmp_ln1494_fu_3652_p2;
                select_ln7_reg_4723 <= select_ln7_fu_3666_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln828_reg_3902 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln830_fu_2648_p2 = ap_const_lv1_0))) then
                    add_ln321_29_reg_3954(12 downto 1) <= add_ln321_29_fu_2723_p2(12 downto 1);
                    add_ln321_31_reg_3959(12 downto 1) <= add_ln321_31_fu_2792_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((icmp_ln841_reg_3906 = ap_const_lv1_1) and (icmp_ln828_reg_3902 = ap_const_lv1_0)) or ((icmp_ln830_fu_2648_p2 = ap_const_lv1_1) and (icmp_ln841_reg_3906 = ap_const_lv1_1))))) then
                    add_ln321_33_reg_3964(12 downto 1) <= add_ln321_33_fu_2819_p2(12 downto 1);
                    img_channel_data_V_a_18_reg_3989(11 downto 1) <= zext_ln321_52_fu_2842_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_19_reg_3994(11 downto 1) <= zext_ln321_51_fu_2825_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_20_reg_3999(11 downto 1) <= zext_ln321_53_fu_2859_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_21_reg_4004(11 downto 1) <= zext_ln321_54_fu_2876_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_19_reg_4089(11 downto 1) <= zext_ln321_52_fu_2842_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_20_reg_4094(11 downto 1) <= zext_ln321_51_fu_2825_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_21_reg_4099(11 downto 1) <= zext_ln321_53_fu_2859_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_22_reg_4104(11 downto 1) <= zext_ln321_54_fu_2876_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_19_reg_4069(11 downto 1) <= zext_ln321_52_fu_2842_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_20_reg_4074(11 downto 1) <= zext_ln321_51_fu_2825_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_21_reg_4079(11 downto 1) <= zext_ln321_53_fu_2859_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_22_reg_4084(11 downto 1) <= zext_ln321_54_fu_2876_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_19_reg_4009(11 downto 1) <= zext_ln321_52_fu_2842_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_20_reg_4014(11 downto 1) <= zext_ln321_51_fu_2825_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_21_reg_4019(11 downto 1) <= zext_ln321_53_fu_2859_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_22_reg_4024(11 downto 1) <= zext_ln321_54_fu_2876_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_19_reg_4049(11 downto 1) <= zext_ln321_52_fu_2842_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_20_reg_4054(11 downto 1) <= zext_ln321_51_fu_2825_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_21_reg_4059(11 downto 1) <= zext_ln321_53_fu_2859_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_22_reg_4064(11 downto 1) <= zext_ln321_54_fu_2876_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_17_reg_4029(11 downto 1) <= zext_ln321_52_fu_2842_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_18_reg_4034(11 downto 1) <= zext_ln321_51_fu_2825_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_19_reg_4039(11 downto 1) <= zext_ln321_53_fu_2859_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_20_reg_4044(11 downto 1) <= zext_ln321_54_fu_2876_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_25_reg_3969(11 downto 1) <= zext_ln321_52_fu_2842_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_26_reg_3974(11 downto 1) <= zext_ln321_51_fu_2825_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_27_reg_3979(11 downto 1) <= zext_ln321_53_fu_2859_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_28_reg_3984(11 downto 1) <= zext_ln321_54_fu_2876_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln832_fu_2887_p2 = ap_const_lv1_0))) then
                add_ln321_37_reg_4122 <= add_ln321_37_fu_2919_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state32) and (or_ln860_reg_3924 = ap_const_lv1_0))) then
                    add_ln321_41_reg_4165(11 downto 1) <= add_ln321_41_fu_3000_p2(11 downto 1);
                    img_channel_data_V_a_23_reg_4190(11 downto 1) <= zext_ln321_66_fu_3023_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_24_reg_4195(11 downto 1) <= zext_ln321_65_fu_3006_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_25_reg_4200(11 downto 1) <= zext_ln321_67_fu_3040_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_26_reg_4205(11 downto 1) <= zext_ln321_68_fu_3057_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_24_reg_4290(11 downto 1) <= zext_ln321_66_fu_3023_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_25_reg_4295(11 downto 1) <= zext_ln321_65_fu_3006_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_26_reg_4300(11 downto 1) <= zext_ln321_67_fu_3040_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_27_reg_4305(11 downto 1) <= zext_ln321_68_fu_3057_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_24_reg_4270(11 downto 1) <= zext_ln321_66_fu_3023_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_25_reg_4275(11 downto 1) <= zext_ln321_65_fu_3006_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_26_reg_4280(11 downto 1) <= zext_ln321_67_fu_3040_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_27_reg_4285(11 downto 1) <= zext_ln321_68_fu_3057_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_24_reg_4210(11 downto 1) <= zext_ln321_66_fu_3023_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_25_reg_4215(11 downto 1) <= zext_ln321_65_fu_3006_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_26_reg_4220(11 downto 1) <= zext_ln321_67_fu_3040_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_27_reg_4225(11 downto 1) <= zext_ln321_68_fu_3057_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_24_reg_4250(11 downto 1) <= zext_ln321_66_fu_3023_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_25_reg_4255(11 downto 1) <= zext_ln321_65_fu_3006_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_26_reg_4260(11 downto 1) <= zext_ln321_67_fu_3040_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_27_reg_4265(11 downto 1) <= zext_ln321_68_fu_3057_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_22_reg_4230(11 downto 1) <= zext_ln321_66_fu_3023_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_23_reg_4235(11 downto 1) <= zext_ln321_65_fu_3006_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_24_reg_4240(11 downto 1) <= zext_ln321_67_fu_3040_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_25_reg_4245(11 downto 1) <= zext_ln321_68_fu_3057_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_32_reg_4170(11 downto 1) <= zext_ln321_66_fu_3023_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_33_reg_4175(11 downto 1) <= zext_ln321_65_fu_3006_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_34_reg_4180(11 downto 1) <= zext_ln321_67_fu_3040_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_35_reg_4185(11 downto 1) <= zext_ln321_68_fu_3057_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln879_reg_3914) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    add_ln321_46_reg_4318(10 downto 1) <= add_ln321_46_fu_3128_p2(10 downto 1);
                    add_ln321_48_reg_4323(12 downto 1) <= add_ln321_48_fu_3151_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln879_reg_3914) and (ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln881_fu_3157_p2 = ap_const_lv1_0))) then
                add_ln321_50_reg_4341 <= add_ln321_50_fu_3193_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (((icmp_ln860_reg_3910 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln879_reg_3914)) or ((icmp_ln881_fu_3157_p2 = ap_const_lv1_1) and (icmp_ln860_reg_3910 = ap_const_lv1_1))))) then
                    add_ln321_52_reg_4376(10 downto 1) <= add_ln321_52_fu_3232_p2(10 downto 1);
                    add_ln321_53_reg_4381(11 downto 1) <= add_ln321_53_fu_3238_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln860_reg_3910 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln889_fu_3254_p2 = ap_const_lv1_0))) then
                add_ln321_55_reg_4399 <= add_ln321_55_fu_3290_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                add_ln703_reg_4602 <= add_ln703_fu_3596_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                and_ln879_reg_3914 <= and_ln879_fu_2586_p2;
                icmp_ln828_reg_3902 <= icmp_ln828_fu_2562_p2;
                icmp_ln841_reg_3906 <= icmp_ln841_fu_2568_p2;
                icmp_ln860_reg_3910 <= icmp_ln860_fu_2574_p2;
                or_ln860_reg_3924 <= or_ln860_fu_2626_p2;
                    sext_ln321_reg_3918(12 downto 2) <= sext_ln321_fu_2622_p1(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln896_reg_3942 = ap_const_lv1_0))) then
                current_filter_reg_4437 <= current_filter_fu_3311_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                current_input_channe_4_reg_3931 <= current_input_channe_4_fu_2638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                current_input_channe_5_reg_4455 <= current_input_channe_5_fu_3331_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln828_reg_3902 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                filter_line_reg_3949 <= filter_line_fu_2654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln825_fu_2632_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                icmp_ln896_reg_3942 <= grp_fu_2268_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                index_input_element_10_reg_4514 <= index_input_element_10_fu_3534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                index_input_element_12_reg_4532 <= index_input_element_12_fu_3573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln879_reg_3914) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                index_input_element_13_reg_4331 <= index_input_element_13_fu_3163_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln860_reg_3910 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                index_input_element_14_reg_4389 <= index_input_element_14_fu_3260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                index_input_element_9_reg_4631 <= index_input_element_9_fu_3616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                index_input_element_reg_4112 <= index_input_element_fu_2893_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                input_line_reg_4496 <= input_line_fu_3431_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (icmp_ln919_fu_3610_p2 = ap_const_lv1_0))) then
                out_layer_0_data_V_11_reg_4653 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_10_data_V_4_reg_4703 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_11_data_V_4_reg_4708 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_1_data_V_11_reg_4658 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_2_data_V_7_reg_4663 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_3_data_V_7_reg_4668 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_4_data_V_7_reg_4673 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_5_data_V_7_reg_4678 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_6_data_V_3_reg_4683 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_7_data_V_3_reg_4688 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_8_data_V_3_reg_4693 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                out_layer_9_data_V_3_reg_4698 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
                    zext_ln921_reg_4637(6 downto 0) <= zext_ln921_fu_3622_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state48) and (icmp_ln914_fu_3567_p2 = ap_const_lv1_0))) then
                out_layer_0_data_V_9_reg_4537 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_10_data_V_2_reg_4587 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_11_data_V_2_reg_4592 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_1_data_V_9_reg_4542 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_2_data_V_5_reg_4547 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_3_data_V_5_reg_4552 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_4_data_V_5_reg_4557 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_5_data_V_5_reg_4562 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_6_data_V_1_reg_4567 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_7_data_V_1_reg_4572 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_8_data_V_1_reg_4577 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
                out_layer_9_data_V_1_reg_4582 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                row_idx_reg_3801 <= row_idx_fu_2352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                sext_ln1265_reg_4618 <= sext_ln1265_fu_3602_p1;
                sext_ln703_reg_4623 <= sext_ln703_fu_3606_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                subfilter_element_reg_4478 <= subfilter_element_fu_3365_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                tmp_data_V_reg_4729 <= ret_V_fu_3716_p2(15 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln828_reg_3902 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln825_fu_2632_p2 = ap_const_lv1_0))) then
                    zext_ln830_reg_3936(3 downto 0) <= zext_ln830_fu_2644_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln898_fu_3305_p2 = ap_const_lv1_0) and (icmp_ln896_reg_3942 = ap_const_lv1_0))) then
                    zext_ln900_reg_4447(3 downto 0) <= zext_ln900_fu_3321_p1(3 downto 0);
                    zext_ln904_reg_4442(3 downto 0) <= zext_ln904_fu_3317_p1(3 downto 0);
            end if;
        end if;
    end process;
    sext_ln321_reg_3918(1 downto 0) <= "00";
    zext_ln830_reg_3936(7 downto 4) <= "0000";
    add_ln321_29_reg_3954(0) <= '0';
    add_ln321_31_reg_3959(0) <= '0';
    add_ln321_33_reg_3964(0) <= '0';
    img_channel_valid_V_25_reg_3969(0) <= '1';
    img_channel_valid_V_26_reg_3974(0) <= '0';
    img_channel_valid_V_27_reg_3979(0) <= '0';
    img_channel_valid_V_28_reg_3984(0) <= '1';
    img_channel_data_V_a_18_reg_3989(0) <= '1';
    img_channel_data_V_a_19_reg_3994(0) <= '0';
    img_channel_data_V_a_20_reg_3999(0) <= '0';
    img_channel_data_V_a_21_reg_4004(0) <= '1';
    img_channel_keep_V_a_19_reg_4009(0) <= '1';
    img_channel_keep_V_a_20_reg_4014(0) <= '0';
    img_channel_keep_V_a_21_reg_4019(0) <= '0';
    img_channel_keep_V_a_22_reg_4024(0) <= '1';
    img_channel_user_V_a_17_reg_4029(0) <= '1';
    img_channel_user_V_a_18_reg_4034(0) <= '0';
    img_channel_user_V_a_19_reg_4039(0) <= '0';
    img_channel_user_V_a_20_reg_4044(0) <= '1';
    img_channel_last_V_a_19_reg_4049(0) <= '1';
    img_channel_last_V_a_20_reg_4054(0) <= '0';
    img_channel_last_V_a_21_reg_4059(0) <= '0';
    img_channel_last_V_a_22_reg_4064(0) <= '1';
    img_channel_id_V_add_19_reg_4069(0) <= '1';
    img_channel_id_V_add_20_reg_4074(0) <= '0';
    img_channel_id_V_add_21_reg_4079(0) <= '0';
    img_channel_id_V_add_22_reg_4084(0) <= '1';
    img_channel_dest_V_a_19_reg_4089(0) <= '1';
    img_channel_dest_V_a_20_reg_4094(0) <= '0';
    img_channel_dest_V_a_21_reg_4099(0) <= '0';
    img_channel_dest_V_a_22_reg_4104(0) <= '1';
    add_ln321_41_reg_4165(0) <= '0';
    img_channel_valid_V_32_reg_4170(0) <= '1';
    img_channel_valid_V_33_reg_4175(0) <= '0';
    img_channel_valid_V_34_reg_4180(0) <= '0';
    img_channel_valid_V_35_reg_4185(0) <= '1';
    img_channel_data_V_a_23_reg_4190(0) <= '1';
    img_channel_data_V_a_24_reg_4195(0) <= '0';
    img_channel_data_V_a_25_reg_4200(0) <= '0';
    img_channel_data_V_a_26_reg_4205(0) <= '1';
    img_channel_keep_V_a_24_reg_4210(0) <= '1';
    img_channel_keep_V_a_25_reg_4215(0) <= '0';
    img_channel_keep_V_a_26_reg_4220(0) <= '0';
    img_channel_keep_V_a_27_reg_4225(0) <= '1';
    img_channel_user_V_a_22_reg_4230(0) <= '1';
    img_channel_user_V_a_23_reg_4235(0) <= '0';
    img_channel_user_V_a_24_reg_4240(0) <= '0';
    img_channel_user_V_a_25_reg_4245(0) <= '1';
    img_channel_last_V_a_24_reg_4250(0) <= '1';
    img_channel_last_V_a_25_reg_4255(0) <= '0';
    img_channel_last_V_a_26_reg_4260(0) <= '0';
    img_channel_last_V_a_27_reg_4265(0) <= '1';
    img_channel_id_V_add_24_reg_4270(0) <= '1';
    img_channel_id_V_add_25_reg_4275(0) <= '0';
    img_channel_id_V_add_26_reg_4280(0) <= '0';
    img_channel_id_V_add_27_reg_4285(0) <= '1';
    img_channel_dest_V_a_24_reg_4290(0) <= '1';
    img_channel_dest_V_a_25_reg_4295(0) <= '0';
    img_channel_dest_V_a_26_reg_4300(0) <= '0';
    img_channel_dest_V_a_27_reg_4305(0) <= '1';
    add_ln321_46_reg_4318(0) <= '0';
    add_ln321_48_reg_4323(0) <= '0';
    add_ln321_52_reg_4376(0) <= '0';
    add_ln321_53_reg_4381(0) <= '0';
    zext_ln904_reg_4442(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln900_reg_4447(11 downto 4) <= "00000000";
    zext_ln203_reg_4460(7 downto 4) <= "0000";
    add_ln203_19_reg_4501(0) <= '0';
    add_ln203_20_reg_4506(1 downto 0) <= "00";
    zext_ln921_reg_4637(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state56, icmp_ln807_fu_2346_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, icmp_ln828_reg_3902, icmp_ln841_reg_3906, icmp_ln860_reg_3910, and_ln879_reg_3914, or_ln860_reg_3924, ap_CS_fsm_state27, icmp_ln825_fu_2632_p2, icmp_ln896_reg_3942, ap_CS_fsm_state28, icmp_ln830_fu_2648_p2, ap_CS_fsm_state29, icmp_ln832_fu_2887_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state35, icmp_ln881_fu_3157_p2, ap_CS_fsm_state37, icmp_ln889_fu_3254_p2, ap_CS_fsm_state39, icmp_ln898_fu_3305_p2, ap_CS_fsm_state40, icmp_ln900_fu_3325_p2, ap_CS_fsm_state41, icmp_ln902_fu_3359_p2, ap_CS_fsm_state44, icmp_ln906_fu_3425_p2, ap_CS_fsm_state45, icmp_ln908_fu_3528_p2, ap_CS_fsm_state48, icmp_ln914_fu_3567_p2, ap_CS_fsm_state52, icmp_ln919_fu_3610_p2, grp_CORRELATE_1_fu_2251_ap_done, icmp_ln819_fu_2358_p2, icmp_ln819_1_fu_2375_p2, icmp_ln819_2_fu_2392_p2, icmp_ln819_3_fu_2409_p2, icmp_ln819_4_fu_2426_p2, icmp_ln819_5_fu_2443_p2, icmp_ln819_6_fu_2460_p2, icmp_ln819_7_fu_2477_p2, icmp_ln819_8_fu_2494_p2, icmp_ln819_9_fu_2511_p2, icmp_ln819_10_fu_2528_p2, icmp_ln819_11_fu_2545_p2, ap_CS_fsm_state47, io_acc_block_signal_op1057)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln807_fu_2346_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln819_fu_2358_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln819_1_fu_2375_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln819_2_fu_2392_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln819_3_fu_2409_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln819_4_fu_2426_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln819_5_fu_2443_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln819_6_fu_2460_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln819_7_fu_2477_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln819_8_fu_2494_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln819_9_fu_2511_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln819_10_fu_2528_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (icmp_ln819_11_fu_2545_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((icmp_ln825_fu_2632_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((icmp_ln841_reg_3906 = ap_const_lv1_1) and (icmp_ln828_reg_3902 = ap_const_lv1_0)) or ((icmp_ln830_fu_2648_p2 = ap_const_lv1_1) and (icmp_ln841_reg_3906 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (((icmp_ln841_reg_3906 = ap_const_lv1_0) and (icmp_ln828_reg_3902 = ap_const_lv1_0)) or ((icmp_ln830_fu_2648_p2 = ap_const_lv1_1) and (icmp_ln841_reg_3906 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state29 => 
                if (((icmp_ln832_fu_2887_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state31 => 
                if ((not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                elsif ((not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (or_ln860_reg_3924 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state33 => 
                if ((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                elsif ((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and ((icmp_ln881_fu_3157_p2 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln879_reg_3914)))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and ((icmp_ln889_fu_3254_p2 = ap_const_lv1_1) or (icmp_ln860_reg_3910 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and ((icmp_ln898_fu_3305_p2 = ap_const_lv1_1) or (icmp_ln896_reg_3942 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln900_fu_3325_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state41 => 
                if (((icmp_ln902_fu_3359_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln906_fu_3425_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state45 => 
                if (((icmp_ln908_fu_3528_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (grp_CORRELATE_1_fu_2251_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                if (((icmp_ln914_fu_3567_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((icmp_ln919_fu_3610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln203_15_fu_3353_p2 <= std_logic_vector(unsigned(zext_ln203_fu_3337_p1) + unsigned(zext_ln203_28_fu_3349_p1));
    add_ln203_16_fu_3375_p2 <= std_logic_vector(unsigned(zext_ln203_29_fu_3371_p1) + unsigned(add_ln203_15_reg_4465));
    add_ln203_17_fu_3406_p2 <= std_logic_vector(unsigned(zext_ln900_reg_4447) + unsigned(sub_ln203_fu_3400_p2));
    add_ln203_18_fu_3475_p2 <= std_logic_vector(signed(sext_ln203_4_fu_3471_p1) + signed(zext_ln203_reg_4460));
    add_ln203_19_fu_3504_p2 <= std_logic_vector(signed(sext_ln203_5_fu_3500_p1) + signed(p_shl17_cast_fu_3484_p3));
    add_ln203_20_fu_3522_p2 <= std_logic_vector(unsigned(zext_ln203_33_fu_3457_p1) + unsigned(zext_ln203_35_fu_3518_p1));
    add_ln203_21_fu_3548_p2 <= std_logic_vector(unsigned(add_ln203_19_reg_4501) + unsigned(zext_ln203_37_fu_3544_p1));
    add_ln203_22_fu_3558_p2 <= std_logic_vector(unsigned(add_ln203_20_reg_4506) + unsigned(zext_ln203_36_fu_3540_p1));
    add_ln203_fu_3647_p2 <= std_logic_vector(unsigned(trunc_ln703_fu_3638_p1) + unsigned(sext_ln703_reg_4623));
    add_ln321_29_fu_2723_p2 <= std_logic_vector(signed(sext_ln321_7_fu_2719_p1) + signed(p_shl_cast_fu_2703_p3));
    add_ln321_30_fu_2763_p2 <= std_logic_vector(signed(sext_ln321_8_fu_2759_p1) + signed(zext_ln830_reg_3936));
    add_ln321_31_fu_2792_p2 <= std_logic_vector(signed(sext_ln321_9_fu_2788_p1) + signed(p_shl11_cast_fu_2772_p3));
    add_ln321_32_fu_2802_p2 <= std_logic_vector(unsigned(zext_ln321_50_fu_2798_p1) + unsigned(sext_ln321_reg_3918));
    add_ln321_33_fu_2819_p2 <= std_logic_vector(unsigned(shl_ln321_fu_2807_p2) + unsigned(shl_ln321_1_fu_2813_p2));
    add_ln321_34_fu_2853_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(add_ln321_33_fu_2819_p2));
    add_ln321_35_fu_2870_p2 <= std_logic_vector(unsigned(ap_const_lv13_41) + unsigned(add_ln321_33_fu_2819_p2));
    add_ln321_36_fu_2903_p2 <= std_logic_vector(unsigned(add_ln321_31_reg_3959) + unsigned(zext_ln321_55_fu_2899_p1));
    add_ln321_37_fu_2919_p2 <= std_logic_vector(unsigned(add_ln321_29_reg_3954) + unsigned(zext_ln321_55_fu_2899_p1));
    add_ln321_38_fu_2944_p2 <= std_logic_vector(unsigned(add_ln321_33_reg_3964) + unsigned(zext_ln321_58_fu_2940_p1));
    add_ln321_39_fu_3747_p2 <= std_logic_vector(unsigned(zext_ln321_60_fu_3744_p1) + unsigned(ap_const_lv9_118));
    add_ln321_40_fu_2990_p2 <= std_logic_vector(unsigned(zext_ln321_63_fu_2986_p1) + unsigned(zext_ln321_62_fu_2974_p1));
    add_ln321_41_fu_3000_p2 <= std_logic_vector(unsigned(zext_ln321_64_fu_2996_p1) + unsigned(ap_const_lv12_630));
    add_ln321_42_fu_3017_p2 <= std_logic_vector(unsigned(zext_ln321_64_fu_2996_p1) + unsigned(ap_const_lv12_631));
    add_ln321_43_fu_3034_p2 <= std_logic_vector(unsigned(zext_ln321_64_fu_2996_p1) + unsigned(ap_const_lv12_670));
    add_ln321_44_fu_3051_p2 <= std_logic_vector(unsigned(zext_ln321_64_fu_2996_p1) + unsigned(ap_const_lv12_671));
    add_ln321_45_fu_3078_p2 <= std_logic_vector(unsigned(add_ln321_41_reg_4165) + unsigned(zext_ln321_69_fu_3074_p1));
    add_ln321_46_fu_3128_p2 <= std_logic_vector(unsigned(zext_ln321_72_fu_3112_p1) + unsigned(zext_ln321_73_fu_3124_p1));
    add_ln321_47_fu_3134_p2 <= std_logic_vector(unsigned(zext_ln321_71_fu_3100_p1) + unsigned(sext_ln321_reg_3918));
    add_ln321_48_fu_3151_p2 <= std_logic_vector(unsigned(shl_ln321_2_fu_3139_p2) + unsigned(shl_ln321_3_fu_3145_p2));
    add_ln321_49_fu_3177_p2 <= std_logic_vector(unsigned(add_ln321_46_reg_4318) + unsigned(zext_ln321_75_fu_3173_p1));
    add_ln321_50_fu_3193_p2 <= std_logic_vector(unsigned(add_ln321_48_reg_4323) + unsigned(zext_ln321_74_fu_3169_p1));
    add_ln321_51_fu_3222_p2 <= std_logic_vector(unsigned(zext_ln321_79_fu_3218_p1) + unsigned(zext_ln321_78_fu_3206_p1));
    add_ln321_52_fu_3232_p2 <= std_logic_vector(unsigned(add_ln321_51_fu_3222_p2) + unsigned(ap_const_lv11_318));
    add_ln321_53_fu_3238_p2 <= std_logic_vector(unsigned(zext_ln321_80_fu_3228_p1) + unsigned(ap_const_lv12_630));
    add_ln321_54_fu_3274_p2 <= std_logic_vector(unsigned(add_ln321_52_reg_4376) + unsigned(zext_ln321_82_fu_3270_p1));
    add_ln321_55_fu_3290_p2 <= std_logic_vector(unsigned(add_ln321_53_reg_4381) + unsigned(zext_ln321_81_fu_3266_p1));
    add_ln321_fu_2694_p2 <= std_logic_vector(signed(sext_ln321_6_fu_2690_p1) + signed(zext_ln830_reg_3936));
    add_ln703_fu_3596_p2 <= std_logic_vector(unsigned(correlate_img_q0) + unsigned(grp_fu_2316_p14));
    add_ln819_10_fu_2534_p2 <= std_logic_vector(unsigned(j_0_10_reg_2072) + unsigned(ap_const_lv7_1));
    add_ln819_11_fu_2551_p2 <= std_logic_vector(unsigned(j_0_11_reg_2083) + unsigned(ap_const_lv7_1));
    add_ln819_1_fu_2381_p2 <= std_logic_vector(unsigned(j_0_1_reg_1973) + unsigned(ap_const_lv7_1));
    add_ln819_2_fu_2398_p2 <= std_logic_vector(unsigned(j_0_2_reg_1984) + unsigned(ap_const_lv7_1));
    add_ln819_3_fu_2415_p2 <= std_logic_vector(unsigned(j_0_3_reg_1995) + unsigned(ap_const_lv7_1));
    add_ln819_4_fu_2432_p2 <= std_logic_vector(unsigned(j_0_4_reg_2006) + unsigned(ap_const_lv7_1));
    add_ln819_5_fu_2449_p2 <= std_logic_vector(unsigned(j_0_5_reg_2017) + unsigned(ap_const_lv7_1));
    add_ln819_6_fu_2466_p2 <= std_logic_vector(unsigned(j_0_6_reg_2028) + unsigned(ap_const_lv7_1));
    add_ln819_7_fu_2483_p2 <= std_logic_vector(unsigned(j_0_7_reg_2039) + unsigned(ap_const_lv7_1));
    add_ln819_8_fu_2500_p2 <= std_logic_vector(unsigned(j_0_8_reg_2050) + unsigned(ap_const_lv7_1));
    add_ln819_9_fu_2517_p2 <= std_logic_vector(unsigned(j_0_9_reg_2061) + unsigned(ap_const_lv7_1));
    add_ln819_fu_2364_p2 <= std_logic_vector(unsigned(j_0_0_reg_1962) + unsigned(ap_const_lv7_1));
    and_ln879_fu_2586_p2 <= (icmp_ln879_fu_2580_p2 and grp_fu_2268_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state31_assign_proc : process(icmp_ln844_fu_2934_p2, io_acc_block_signal_op454)
    begin
                ap_block_state31 <= ((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0));
    end process;


    ap_block_state33_assign_proc : process(icmp_ln863_fu_3068_p2, io_acc_block_signal_op572)
    begin
                ap_block_state33 <= ((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln807_fu_2346_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln807_fu_2346_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    aux_sum_V_fu_3642_p2 <= std_logic_vector(unsigned(grp_fu_2316_p14) + unsigned(sext_ln1265_reg_4618));
    biases_layer6_V_address0 <= zext_ln904_reg_4442(4 - 1 downto 0);

    biases_layer6_V_ce0_assign_proc : process(ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            biases_layer6_V_ce0 <= ap_const_logic_1;
        else 
            biases_layer6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_address0_assign_proc : process(grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0, ap_CS_fsm_state46, ap_CS_fsm_state47, zext_ln203_39_fu_3563_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            channel_from_prev_ou_address0 <= zext_ln203_39_fu_3563_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            channel_from_prev_ou_address0 <= grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0;
        else 
            channel_from_prev_ou_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    channel_from_prev_ou_ce0_assign_proc : process(grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0, ap_CS_fsm_state46, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            channel_from_prev_ou_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            channel_from_prev_ou_ce0 <= grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0;
        else 
            channel_from_prev_ou_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_we0_assign_proc : process(ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            channel_from_prev_ou_we0 <= ap_const_logic_1;
        else 
            channel_from_prev_ou_we0 <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_data_V_blk_n_assign_proc : process(corr5_out_V_data_V_empty_n, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_data_V_blk_n <= corr5_out_V_data_V_empty_n;
        else 
            corr5_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr5_out_V_data_V_read_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, io_acc_block_signal_op572)
    begin
        if (((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_data_V_read <= ap_const_logic_1;
        else 
            corr5_out_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_dest_V_blk_n_assign_proc : process(corr5_out_V_dest_V_empty_n, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_dest_V_blk_n <= corr5_out_V_dest_V_empty_n;
        else 
            corr5_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr5_out_V_dest_V_read_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, io_acc_block_signal_op572)
    begin
        if (((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_dest_V_read <= ap_const_logic_1;
        else 
            corr5_out_V_dest_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_id_V_blk_n_assign_proc : process(corr5_out_V_id_V_empty_n, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_id_V_blk_n <= corr5_out_V_id_V_empty_n;
        else 
            corr5_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr5_out_V_id_V_read_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, io_acc_block_signal_op572)
    begin
        if (((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_id_V_read <= ap_const_logic_1;
        else 
            corr5_out_V_id_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_keep_V_blk_n_assign_proc : process(corr5_out_V_keep_V_empty_n, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_keep_V_blk_n <= corr5_out_V_keep_V_empty_n;
        else 
            corr5_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr5_out_V_keep_V_read_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, io_acc_block_signal_op572)
    begin
        if (((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_keep_V_read <= ap_const_logic_1;
        else 
            corr5_out_V_keep_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_last_V_blk_n_assign_proc : process(corr5_out_V_last_V_empty_n, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_last_V_blk_n <= corr5_out_V_last_V_empty_n;
        else 
            corr5_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr5_out_V_last_V_read_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, io_acc_block_signal_op572)
    begin
        if (((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_last_V_read <= ap_const_logic_1;
        else 
            corr5_out_V_last_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_user_V_blk_n_assign_proc : process(corr5_out_V_user_V_empty_n, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_user_V_blk_n <= corr5_out_V_user_V_empty_n;
        else 
            corr5_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr5_out_V_user_V_read_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, io_acc_block_signal_op572)
    begin
        if (((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_user_V_read <= ap_const_logic_1;
        else 
            corr5_out_V_user_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_valid_V_blk_n_assign_proc : process(corr5_out_V_valid_V_empty_n, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_valid_V_blk_n <= corr5_out_V_valid_V_empty_n;
        else 
            corr5_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr5_out_V_valid_V_read_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, io_acc_block_signal_op572)
    begin
        if (((not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            corr5_out_V_valid_V_read <= ap_const_logic_1;
        else 
            corr5_out_V_valid_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr6_out_V_data_V_blk_n_assign_proc : process(corr6_out_V_data_V_full_n, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            corr6_out_V_data_V_blk_n <= corr6_out_V_data_V_full_n;
        else 
            corr6_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr6_out_V_data_V_din <= tmp_data_V_reg_4729;

    corr6_out_V_data_V_write_assign_proc : process(ap_CS_fsm_state56, io_acc_block_signal_op1057)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
            corr6_out_V_data_V_write <= ap_const_logic_1;
        else 
            corr6_out_V_data_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr6_out_V_dest_V_blk_n_assign_proc : process(corr6_out_V_dest_V_full_n, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            corr6_out_V_dest_V_blk_n <= corr6_out_V_dest_V_full_n;
        else 
            corr6_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr6_out_V_dest_V_din <= img_channel_dest_V_q0;

    corr6_out_V_dest_V_write_assign_proc : process(ap_CS_fsm_state56, io_acc_block_signal_op1057)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
            corr6_out_V_dest_V_write <= ap_const_logic_1;
        else 
            corr6_out_V_dest_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr6_out_V_id_V_blk_n_assign_proc : process(corr6_out_V_id_V_full_n, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            corr6_out_V_id_V_blk_n <= corr6_out_V_id_V_full_n;
        else 
            corr6_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr6_out_V_id_V_din <= img_channel_id_V_q0;

    corr6_out_V_id_V_write_assign_proc : process(ap_CS_fsm_state56, io_acc_block_signal_op1057)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
            corr6_out_V_id_V_write <= ap_const_logic_1;
        else 
            corr6_out_V_id_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr6_out_V_keep_V_blk_n_assign_proc : process(corr6_out_V_keep_V_full_n, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            corr6_out_V_keep_V_blk_n <= corr6_out_V_keep_V_full_n;
        else 
            corr6_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr6_out_V_keep_V_din <= img_channel_keep_V_q0;

    corr6_out_V_keep_V_write_assign_proc : process(ap_CS_fsm_state56, io_acc_block_signal_op1057)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
            corr6_out_V_keep_V_write <= ap_const_logic_1;
        else 
            corr6_out_V_keep_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr6_out_V_last_V_blk_n_assign_proc : process(corr6_out_V_last_V_full_n, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            corr6_out_V_last_V_blk_n <= corr6_out_V_last_V_full_n;
        else 
            corr6_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr6_out_V_last_V_din <= img_channel_last_V_q0;

    corr6_out_V_last_V_write_assign_proc : process(ap_CS_fsm_state56, io_acc_block_signal_op1057)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
            corr6_out_V_last_V_write <= ap_const_logic_1;
        else 
            corr6_out_V_last_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr6_out_V_user_V_blk_n_assign_proc : process(corr6_out_V_user_V_full_n, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            corr6_out_V_user_V_blk_n <= corr6_out_V_user_V_full_n;
        else 
            corr6_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr6_out_V_user_V_din <= img_channel_user_V_q0;

    corr6_out_V_user_V_write_assign_proc : process(ap_CS_fsm_state56, io_acc_block_signal_op1057)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
            corr6_out_V_user_V_write <= ap_const_logic_1;
        else 
            corr6_out_V_user_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr6_out_V_valid_V_blk_n_assign_proc : process(corr6_out_V_valid_V_full_n, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            corr6_out_V_valid_V_blk_n <= corr6_out_V_valid_V_full_n;
        else 
            corr6_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr6_out_V_valid_V_din <= tmp_valid_V_4_fu_3766_p14;

    corr6_out_V_valid_V_write_assign_proc : process(ap_CS_fsm_state56, io_acc_block_signal_op1057)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state56) and (io_acc_block_signal_op1057 = ap_const_logic_1))) then 
            corr6_out_V_valid_V_write <= ap_const_logic_1;
        else 
            corr6_out_V_valid_V_write <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_address0_assign_proc : process(ap_CS_fsm_state48, grp_CORRELATE_1_fu_2251_correlate_img_V_address0, ap_CS_fsm_state47, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            correlate_img_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            correlate_img_address0 <= grp_CORRELATE_1_fu_2251_correlate_img_V_address0;
        else 
            correlate_img_address0 <= "XXXXXX";
        end if; 
    end process;


    correlate_img_ce0_assign_proc : process(ap_CS_fsm_state48, grp_CORRELATE_1_fu_2251_correlate_img_V_ce0, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            correlate_img_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            correlate_img_ce0 <= grp_CORRELATE_1_fu_2251_correlate_img_V_ce0;
        else 
            correlate_img_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_we0_assign_proc : process(grp_CORRELATE_1_fu_2251_correlate_img_V_we0, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            correlate_img_we0 <= grp_CORRELATE_1_fu_2251_correlate_img_V_we0;
        else 
            correlate_img_we0 <= ap_const_logic_0;
        end if; 
    end process;

    current_filter_fu_3311_p2 <= std_logic_vector(unsigned(current_filter_0_reg_2172) + unsigned(ap_const_lv4_1));
    current_input_channe_4_fu_2638_p2 <= std_logic_vector(unsigned(current_input_channe_reg_2094) + unsigned(ap_const_lv4_1));
    current_input_channe_5_fu_3331_p2 <= std_logic_vector(unsigned(current_input_channe_7_reg_2184) + unsigned(ap_const_lv4_1));
    filter_line_fu_2654_p2 <= std_logic_vector(unsigned(filter_line_0_reg_2106) + unsigned(ap_const_lv2_1));
    grp_CORRELATE_1_fu_2251_ap_start <= grp_CORRELATE_1_fu_2251_ap_start_reg;
    grp_fu_2258_p4 <= row_idx_0_reg_1950(6 downto 1);
    grp_fu_2268_p2 <= "1" when (grp_fu_2258_p4 = ap_const_lv6_0) else "0";
    icmp_ln1494_fu_3652_p2 <= "1" when (signed(aux_sum_V_fu_3642_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln807_fu_2346_p2 <= "1" when (row_idx_0_reg_1950 = ap_const_lv7_42) else "0";
    icmp_ln819_10_fu_2528_p2 <= "1" when (j_0_10_reg_2072 = ap_const_lv7_40) else "0";
    icmp_ln819_11_fu_2545_p2 <= "1" when (j_0_11_reg_2083 = ap_const_lv7_40) else "0";
    icmp_ln819_1_fu_2375_p2 <= "1" when (j_0_1_reg_1973 = ap_const_lv7_40) else "0";
    icmp_ln819_2_fu_2392_p2 <= "1" when (j_0_2_reg_1984 = ap_const_lv7_40) else "0";
    icmp_ln819_3_fu_2409_p2 <= "1" when (j_0_3_reg_1995 = ap_const_lv7_40) else "0";
    icmp_ln819_4_fu_2426_p2 <= "1" when (j_0_4_reg_2006 = ap_const_lv7_40) else "0";
    icmp_ln819_5_fu_2443_p2 <= "1" when (j_0_5_reg_2017 = ap_const_lv7_40) else "0";
    icmp_ln819_6_fu_2460_p2 <= "1" when (j_0_6_reg_2028 = ap_const_lv7_40) else "0";
    icmp_ln819_7_fu_2477_p2 <= "1" when (j_0_7_reg_2039 = ap_const_lv7_40) else "0";
    icmp_ln819_8_fu_2494_p2 <= "1" when (j_0_8_reg_2050 = ap_const_lv7_40) else "0";
    icmp_ln819_9_fu_2511_p2 <= "1" when (j_0_9_reg_2061 = ap_const_lv7_40) else "0";
    icmp_ln819_fu_2358_p2 <= "1" when (j_0_0_reg_1962 = ap_const_lv7_40) else "0";
    icmp_ln825_fu_2632_p2 <= "1" when (current_input_channe_reg_2094 = ap_const_lv4_C) else "0";
    icmp_ln828_fu_2562_p2 <= "1" when (unsigned(row_idx_0_reg_1950) > unsigned(ap_const_lv7_2)) else "0";
    icmp_ln830_fu_2648_p2 <= "1" when (filter_line_0_reg_2106 = ap_const_lv2_2) else "0";
    icmp_ln832_fu_2887_p2 <= "1" when (index_input_element_s_reg_2117 = ap_const_lv7_42) else "0";
    icmp_ln841_fu_2568_p2 <= "1" when (row_idx_0_reg_1950 = ap_const_lv7_0) else "0";
    icmp_ln844_fu_2934_p2 <= "1" when (index_input_element1_reg_2128 = ap_const_lv7_41) else "0";
    icmp_ln860_fu_2574_p2 <= "1" when (unsigned(row_idx_0_reg_1950) > unsigned(ap_const_lv7_40)) else "0";
    icmp_ln863_fu_3068_p2 <= "1" when (index_input_element2_reg_2139 = ap_const_lv7_41) else "0";
    icmp_ln879_fu_2580_p2 <= "0" when (row_idx_0_reg_1950 = ap_const_lv7_0) else "1";
    icmp_ln881_fu_3157_p2 <= "1" when (index_input_element2_4_reg_2150 = ap_const_lv7_42) else "0";
    icmp_ln889_fu_3254_p2 <= "1" when (index_input_element2_5_reg_2161 = ap_const_lv7_42) else "0";
    icmp_ln898_fu_3305_p2 <= "1" when (current_filter_0_reg_2172 = ap_const_lv4_C) else "0";
    icmp_ln900_fu_3325_p2 <= "1" when (current_input_channe_7_reg_2184 = ap_const_lv4_C) else "0";
    icmp_ln902_fu_3359_p2 <= "1" when (subfilter_element_0_reg_2195 = ap_const_lv4_9) else "0";
    icmp_ln906_fu_3425_p2 <= "1" when (input_line_0_reg_2207 = ap_const_lv2_3) else "0";
    icmp_ln908_fu_3528_p2 <= "1" when (index_input_element2_6_reg_2218 = ap_const_lv7_42) else "0";
    icmp_ln914_fu_3567_p2 <= "1" when (index_input_element2_7_reg_2229 = ap_const_lv7_40) else "0";
    icmp_ln919_fu_3610_p2 <= "1" when (index_input_element2_8_reg_2240 = ap_const_lv7_40) else "0";

    img_channel_data_V_address0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, img_channel_data_V_a_18_reg_3989, img_channel_data_V_a_21_reg_4004, ap_CS_fsm_state29, ap_CS_fsm_state32, img_channel_data_V_a_25_reg_4200, img_channel_data_V_a_26_reg_4205, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state30, zext_ln321_56_fu_2908_p1, zext_ln321_57_fu_2924_p1, zext_ln321_59_fu_2949_p1, zext_ln321_83_fu_3279_p1, zext_ln203_38_fu_3553_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            img_channel_data_V_address0 <= zext_ln203_38_fu_3553_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_channel_data_V_address0 <= zext_ln321_83_fu_3279_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_26_reg_4205;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_25_reg_4200;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_21_reg_4004;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_18_reg_3989;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address0 <= zext_ln321_59_fu_2949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_data_V_address0 <= zext_ln321_57_fu_2924_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            img_channel_data_V_address0 <= zext_ln321_56_fu_2908_p1(12 - 1 downto 0);
        else 
            img_channel_data_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, img_channel_data_V_a_19_reg_3994, img_channel_data_V_a_20_reg_3999, ap_CS_fsm_state32, img_channel_data_V_a_23_reg_4190, img_channel_data_V_a_24_reg_4195, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38, zext_ln321_70_fu_3083_p1, zext_ln321_76_fu_3182_p1, zext_ln321_77_fu_3244_p1, zext_ln321_84_fu_3295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            img_channel_data_V_address1 <= zext_ln321_84_fu_3295_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            img_channel_data_V_address1 <= zext_ln321_77_fu_3244_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_channel_data_V_address1 <= zext_ln321_76_fu_3182_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_24_reg_4195;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_23_reg_4190;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address1 <= zext_ln321_70_fu_3083_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_19_reg_3994;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_20_reg_3999;
        else 
            img_channel_data_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_ce0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state29, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_ce1_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            img_channel_data_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_d0_assign_proc : process(corr5_out_V_data_V_dout, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_data_V_d0 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d0 <= corr5_out_V_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            img_channel_data_V_d0 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_d1_assign_proc : process(corr5_out_V_data_V_dout, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d1 <= corr5_out_V_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_we0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, io_acc_block_signal_op454, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we0 <= ap_const_logic_1;
        else 
            img_channel_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_we1_assign_proc : process(ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we1 <= ap_const_logic_1;
        else 
            img_channel_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_address0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, img_channel_dest_V_a_19_reg_4089, img_channel_dest_V_a_22_reg_4104, ap_CS_fsm_state29, ap_CS_fsm_state32, img_channel_dest_V_a_26_reg_4300, img_channel_dest_V_a_27_reg_4305, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30, zext_ln321_56_fu_2908_p1, zext_ln321_57_fu_2924_p1, zext_ln321_59_fu_2949_p1, zext_ln321_83_fu_3279_p1, zext_ln321_61_fu_3757_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            img_channel_dest_V_address0 <= zext_ln321_61_fu_3757_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_channel_dest_V_address0 <= zext_ln321_83_fu_3279_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_27_reg_4305;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_26_reg_4300;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_22_reg_4104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_19_reg_4089;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address0 <= zext_ln321_59_fu_2949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_dest_V_address0 <= zext_ln321_57_fu_2924_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            img_channel_dest_V_address0 <= zext_ln321_56_fu_2908_p1(12 - 1 downto 0);
        else 
            img_channel_dest_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, img_channel_dest_V_a_20_reg_4094, img_channel_dest_V_a_21_reg_4099, ap_CS_fsm_state32, img_channel_dest_V_a_24_reg_4290, img_channel_dest_V_a_25_reg_4295, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38, zext_ln321_70_fu_3083_p1, zext_ln321_76_fu_3182_p1, zext_ln321_77_fu_3244_p1, zext_ln321_84_fu_3295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            img_channel_dest_V_address1 <= zext_ln321_84_fu_3295_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            img_channel_dest_V_address1 <= zext_ln321_77_fu_3244_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_channel_dest_V_address1 <= zext_ln321_76_fu_3182_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_25_reg_4295;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_24_reg_4290;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address1 <= zext_ln321_70_fu_3083_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_20_reg_4094;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_21_reg_4099;
        else 
            img_channel_dest_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_ce0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state29, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_ce1_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            img_channel_dest_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_d0_assign_proc : process(corr5_out_V_dest_V_dout, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d0 <= corr5_out_V_dest_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d0 <= "X";
        end if; 
    end process;


    img_channel_dest_V_d1_assign_proc : process(corr5_out_V_dest_V_dout, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d1 <= corr5_out_V_dest_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d1 <= "X";
        end if; 
    end process;


    img_channel_dest_V_we0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, io_acc_block_signal_op454, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_we1_assign_proc : process(ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_address0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, img_channel_id_V_add_19_reg_4069, img_channel_id_V_add_22_reg_4084, ap_CS_fsm_state29, ap_CS_fsm_state32, img_channel_id_V_add_26_reg_4280, img_channel_id_V_add_27_reg_4285, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30, zext_ln321_56_fu_2908_p1, zext_ln321_57_fu_2924_p1, zext_ln321_59_fu_2949_p1, zext_ln321_83_fu_3279_p1, zext_ln321_61_fu_3757_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            img_channel_id_V_address0 <= zext_ln321_61_fu_3757_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_channel_id_V_address0 <= zext_ln321_83_fu_3279_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_27_reg_4285;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_26_reg_4280;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_22_reg_4084;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_19_reg_4069;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address0 <= zext_ln321_59_fu_2949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_id_V_address0 <= zext_ln321_57_fu_2924_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            img_channel_id_V_address0 <= zext_ln321_56_fu_2908_p1(12 - 1 downto 0);
        else 
            img_channel_id_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, img_channel_id_V_add_20_reg_4074, img_channel_id_V_add_21_reg_4079, ap_CS_fsm_state32, img_channel_id_V_add_24_reg_4270, img_channel_id_V_add_25_reg_4275, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38, zext_ln321_70_fu_3083_p1, zext_ln321_76_fu_3182_p1, zext_ln321_77_fu_3244_p1, zext_ln321_84_fu_3295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            img_channel_id_V_address1 <= zext_ln321_84_fu_3295_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            img_channel_id_V_address1 <= zext_ln321_77_fu_3244_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_channel_id_V_address1 <= zext_ln321_76_fu_3182_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_25_reg_4275;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_24_reg_4270;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address1 <= zext_ln321_70_fu_3083_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_20_reg_4074;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_21_reg_4079;
        else 
            img_channel_id_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_ce0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state29, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_ce1_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            img_channel_id_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_d0_assign_proc : process(corr5_out_V_id_V_dout, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_id_V_d0 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d0 <= corr5_out_V_id_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            img_channel_id_V_d0 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d0 <= "X";
        end if; 
    end process;


    img_channel_id_V_d1_assign_proc : process(corr5_out_V_id_V_dout, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d1 <= corr5_out_V_id_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d1 <= "X";
        end if; 
    end process;


    img_channel_id_V_we0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, io_acc_block_signal_op454, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we0 <= ap_const_logic_1;
        else 
            img_channel_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_we1_assign_proc : process(ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we1 <= ap_const_logic_1;
        else 
            img_channel_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_address0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, img_channel_keep_V_a_19_reg_4009, img_channel_keep_V_a_22_reg_4024, ap_CS_fsm_state29, ap_CS_fsm_state32, img_channel_keep_V_a_26_reg_4220, img_channel_keep_V_a_27_reg_4225, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30, zext_ln321_56_fu_2908_p1, zext_ln321_57_fu_2924_p1, zext_ln321_59_fu_2949_p1, zext_ln321_83_fu_3279_p1, zext_ln321_61_fu_3757_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            img_channel_keep_V_address0 <= zext_ln321_61_fu_3757_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_channel_keep_V_address0 <= zext_ln321_83_fu_3279_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_27_reg_4225;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_26_reg_4220;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_22_reg_4024;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_19_reg_4009;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address0 <= zext_ln321_59_fu_2949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_keep_V_address0 <= zext_ln321_57_fu_2924_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            img_channel_keep_V_address0 <= zext_ln321_56_fu_2908_p1(12 - 1 downto 0);
        else 
            img_channel_keep_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, img_channel_keep_V_a_20_reg_4014, img_channel_keep_V_a_21_reg_4019, ap_CS_fsm_state32, img_channel_keep_V_a_24_reg_4210, img_channel_keep_V_a_25_reg_4215, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38, zext_ln321_70_fu_3083_p1, zext_ln321_76_fu_3182_p1, zext_ln321_77_fu_3244_p1, zext_ln321_84_fu_3295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            img_channel_keep_V_address1 <= zext_ln321_84_fu_3295_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            img_channel_keep_V_address1 <= zext_ln321_77_fu_3244_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_channel_keep_V_address1 <= zext_ln321_76_fu_3182_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_25_reg_4215;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_24_reg_4210;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address1 <= zext_ln321_70_fu_3083_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_20_reg_4014;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_21_reg_4019;
        else 
            img_channel_keep_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_ce0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state29, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_ce1_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            img_channel_keep_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_d0_assign_proc : process(corr5_out_V_keep_V_dout, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d0 <= corr5_out_V_keep_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d0 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_d1_assign_proc : process(corr5_out_V_keep_V_dout, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d1 <= corr5_out_V_keep_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d1 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_we0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, io_acc_block_signal_op454, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_we1_assign_proc : process(ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_address0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, img_channel_last_V_a_19_reg_4049, img_channel_last_V_a_22_reg_4064, ap_CS_fsm_state29, ap_CS_fsm_state32, img_channel_last_V_a_26_reg_4260, img_channel_last_V_a_27_reg_4265, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30, zext_ln321_56_fu_2908_p1, zext_ln321_57_fu_2924_p1, zext_ln321_59_fu_2949_p1, zext_ln321_83_fu_3279_p1, zext_ln321_61_fu_3757_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            img_channel_last_V_address0 <= zext_ln321_61_fu_3757_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_channel_last_V_address0 <= zext_ln321_83_fu_3279_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_27_reg_4265;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_26_reg_4260;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_22_reg_4064;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_19_reg_4049;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address0 <= zext_ln321_59_fu_2949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_last_V_address0 <= zext_ln321_57_fu_2924_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            img_channel_last_V_address0 <= zext_ln321_56_fu_2908_p1(12 - 1 downto 0);
        else 
            img_channel_last_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, img_channel_last_V_a_20_reg_4054, img_channel_last_V_a_21_reg_4059, ap_CS_fsm_state32, img_channel_last_V_a_24_reg_4250, img_channel_last_V_a_25_reg_4255, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38, zext_ln321_70_fu_3083_p1, zext_ln321_76_fu_3182_p1, zext_ln321_77_fu_3244_p1, zext_ln321_84_fu_3295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            img_channel_last_V_address1 <= zext_ln321_84_fu_3295_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            img_channel_last_V_address1 <= zext_ln321_77_fu_3244_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_channel_last_V_address1 <= zext_ln321_76_fu_3182_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_25_reg_4255;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_24_reg_4250;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address1 <= zext_ln321_70_fu_3083_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_20_reg_4054;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_21_reg_4059;
        else 
            img_channel_last_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_ce0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state29, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_ce1_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            img_channel_last_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_d0_assign_proc : process(corr5_out_V_last_V_dout, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_last_V_d0 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d0 <= corr5_out_V_last_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            img_channel_last_V_d0 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d0 <= "X";
        end if; 
    end process;


    img_channel_last_V_d1_assign_proc : process(corr5_out_V_last_V_dout, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d1 <= corr5_out_V_last_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d1 <= "X";
        end if; 
    end process;


    img_channel_last_V_we0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, io_acc_block_signal_op454, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we0 <= ap_const_logic_1;
        else 
            img_channel_last_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_we1_assign_proc : process(ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we1 <= ap_const_logic_1;
        else 
            img_channel_last_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_address0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, img_channel_user_V_a_17_reg_4029, img_channel_user_V_a_20_reg_4044, ap_CS_fsm_state29, ap_CS_fsm_state32, img_channel_user_V_a_24_reg_4240, img_channel_user_V_a_25_reg_4245, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30, zext_ln321_56_fu_2908_p1, zext_ln321_57_fu_2924_p1, zext_ln321_59_fu_2949_p1, zext_ln321_83_fu_3279_p1, zext_ln321_61_fu_3757_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            img_channel_user_V_address0 <= zext_ln321_61_fu_3757_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_channel_user_V_address0 <= zext_ln321_83_fu_3279_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_25_reg_4245;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_24_reg_4240;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_20_reg_4044;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_17_reg_4029;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address0 <= zext_ln321_59_fu_2949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_user_V_address0 <= zext_ln321_57_fu_2924_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            img_channel_user_V_address0 <= zext_ln321_56_fu_2908_p1(12 - 1 downto 0);
        else 
            img_channel_user_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, img_channel_user_V_a_18_reg_4034, img_channel_user_V_a_19_reg_4039, ap_CS_fsm_state32, img_channel_user_V_a_22_reg_4230, img_channel_user_V_a_23_reg_4235, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38, zext_ln321_70_fu_3083_p1, zext_ln321_76_fu_3182_p1, zext_ln321_77_fu_3244_p1, zext_ln321_84_fu_3295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            img_channel_user_V_address1 <= zext_ln321_84_fu_3295_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            img_channel_user_V_address1 <= zext_ln321_77_fu_3244_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_channel_user_V_address1 <= zext_ln321_76_fu_3182_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_23_reg_4235;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_22_reg_4230;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address1 <= zext_ln321_70_fu_3083_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_18_reg_4034;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_19_reg_4039;
        else 
            img_channel_user_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_ce0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state29, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state55, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_ce1_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            img_channel_user_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_d0_assign_proc : process(corr5_out_V_user_V_dout, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_user_V_d0 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d0 <= corr5_out_V_user_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            img_channel_user_V_d0 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d0 <= "X";
        end if; 
    end process;


    img_channel_user_V_d1_assign_proc : process(corr5_out_V_user_V_dout, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d1 <= corr5_out_V_user_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d1 <= "X";
        end if; 
    end process;


    img_channel_user_V_we0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, io_acc_block_signal_op454, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we0 <= ap_const_logic_1;
        else 
            img_channel_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_we1_assign_proc : process(ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we1 <= ap_const_logic_1;
        else 
            img_channel_user_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_address0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, img_channel_valid_V_25_reg_3969, img_channel_valid_V_28_reg_3984, ap_CS_fsm_state29, ap_CS_fsm_state32, img_channel_valid_V_34_reg_4180, img_channel_valid_V_35_reg_4185, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state30, zext_ln321_56_fu_2908_p1, zext_ln321_57_fu_2924_p1, zext_ln321_59_fu_2949_p1, zext_ln321_83_fu_3279_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_channel_valid_V_address0 <= zext_ln321_83_fu_3279_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_35_reg_4185;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_34_reg_4180;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_28_reg_3984;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_25_reg_3969;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address0 <= zext_ln321_59_fu_2949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_valid_V_address0 <= zext_ln321_57_fu_2924_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            img_channel_valid_V_address0 <= zext_ln321_56_fu_2908_p1(12 - 1 downto 0);
        else 
            img_channel_valid_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, img_channel_valid_V_26_reg_3974, img_channel_valid_V_27_reg_3979, ap_CS_fsm_state32, img_channel_valid_V_32_reg_4170, img_channel_valid_V_33_reg_4175, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38, zext_ln321_70_fu_3083_p1, zext_ln321_76_fu_3182_p1, zext_ln321_77_fu_3244_p1, zext_ln321_84_fu_3295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            img_channel_valid_V_address1 <= zext_ln321_84_fu_3295_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            img_channel_valid_V_address1 <= zext_ln321_77_fu_3244_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_channel_valid_V_address1 <= zext_ln321_76_fu_3182_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_33_reg_4175;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_32_reg_4170;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address1 <= zext_ln321_70_fu_3083_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_26_reg_3974;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_27_reg_3979;
        else 
            img_channel_valid_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_ce0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state29, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_ce1_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, io_acc_block_signal_op454, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            img_channel_valid_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_d0_assign_proc : process(corr5_out_V_valid_V_dout, ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d0 <= corr5_out_V_valid_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d0 <= "X";
        end if; 
    end process;


    img_channel_valid_V_d1_assign_proc : process(corr5_out_V_valid_V_dout, ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, ap_CS_fsm_state32, ap_CS_fsm_state34, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d1 <= corr5_out_V_valid_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d1 <= "X";
        end if; 
    end process;


    img_channel_valid_V_we0_assign_proc : process(ap_CS_fsm_state31, icmp_ln844_fu_2934_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, io_acc_block_signal_op454, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op454 = ap_const_logic_0) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln844_fu_2934_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_we1_assign_proc : process(ap_CS_fsm_state33, icmp_ln863_fu_3068_p2, icmp_ln841_reg_3906, or_ln860_reg_3924, ap_CS_fsm_state32, io_acc_block_signal_op572, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (or_ln860_reg_3924 = ap_const_lv1_0)) or ((icmp_ln841_reg_3906 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((io_acc_block_signal_op572 = ap_const_logic_0) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln863_fu_3068_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    index_input_element_10_fu_3534_p2 <= std_logic_vector(unsigned(index_input_element2_6_reg_2218) + unsigned(ap_const_lv7_1));
    index_input_element_11_fu_3094_p2 <= std_logic_vector(unsigned(index_input_element2_reg_2139) + unsigned(ap_const_lv7_1));
    index_input_element_12_fu_3573_p2 <= std_logic_vector(unsigned(index_input_element2_7_reg_2229) + unsigned(ap_const_lv7_1));
    index_input_element_13_fu_3163_p2 <= std_logic_vector(unsigned(index_input_element2_4_reg_2150) + unsigned(ap_const_lv7_1));
    index_input_element_14_fu_3260_p2 <= std_logic_vector(unsigned(index_input_element2_5_reg_2161) + unsigned(ap_const_lv7_1));
    index_input_element_8_fu_2960_p2 <= std_logic_vector(unsigned(index_input_element1_reg_2128) + unsigned(ap_const_lv7_1));
    index_input_element_9_fu_3616_p2 <= std_logic_vector(unsigned(index_input_element2_8_reg_2240) + unsigned(ap_const_lv7_1));
    index_input_element_fu_2893_p2 <= std_logic_vector(unsigned(index_input_element_s_reg_2117) + unsigned(ap_const_lv7_1));
    input_line_fu_3431_p2 <= std_logic_vector(unsigned(input_line_0_reg_2207) + unsigned(ap_const_lv2_1));

    internal_ap_ready_assign_proc : process(icmp_ln807_fu_2346_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln807_fu_2346_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op1057 <= (corr6_out_V_valid_V_full_n and corr6_out_V_user_V_full_n and corr6_out_V_last_V_full_n and corr6_out_V_keep_V_full_n and corr6_out_V_id_V_full_n and corr6_out_V_dest_V_full_n and corr6_out_V_data_V_full_n);
    io_acc_block_signal_op454 <= (corr5_out_V_valid_V_empty_n and corr5_out_V_user_V_empty_n and corr5_out_V_last_V_empty_n and corr5_out_V_keep_V_empty_n and corr5_out_V_id_V_empty_n and corr5_out_V_dest_V_empty_n and corr5_out_V_data_V_empty_n);
    io_acc_block_signal_op572 <= (corr5_out_V_valid_V_empty_n and corr5_out_V_user_V_empty_n and corr5_out_V_last_V_empty_n and corr5_out_V_keep_V_empty_n and corr5_out_V_id_V_empty_n and corr5_out_V_dest_V_empty_n and corr5_out_V_data_V_empty_n);
    lhs_V_fu_3704_p3 <= (select_ln14_fu_3698_p3 & ap_const_lv4_0);
    or_ln321_fu_2836_p2 <= (ap_const_lv13_1 or add_ln321_33_fu_2819_p2);
    or_ln860_fu_2626_p2 <= (icmp_ln860_fu_2574_p2 or grp_fu_2268_p2);

    out_layer_0_data_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state48, out_layer_0_data_V_9_reg_4537, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_0_data_V_11_reg_4653, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_fu_2370_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_0_data_V_address0 <= out_layer_0_data_V_11_reg_4653;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_0_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_0_data_V_address0 <= out_layer_0_data_V_9_reg_4537;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_0_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_layer_0_data_V_address0 <= zext_ln821_fu_2370_p1(6 - 1 downto 0);
        else 
            out_layer_0_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_0_data_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_0_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_0_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_0_data_V_d0_assign_proc : process(ap_CS_fsm_state3, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_0_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_0_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_layer_0_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_0_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_0_data_V_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state54, icmp_ln819_fu_2358_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln819_fu_2358_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_0)))) then 
            out_layer_0_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_0_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_0_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_0_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_0_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_0_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_10_data_V_address0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state48, out_layer_10_data_V_2_reg_4587, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_10_data_V_4_reg_4703, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_10_fu_2540_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_10_data_V_address0 <= out_layer_10_data_V_4_reg_4703;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_10_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_10_data_V_address0 <= out_layer_10_data_V_2_reg_4587;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_10_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out_layer_10_data_V_address0 <= zext_ln821_10_fu_2540_p1(6 - 1 downto 0);
        else 
            out_layer_10_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_10_data_V_ce0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_10_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_10_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_10_data_V_d0_assign_proc : process(ap_CS_fsm_state23, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_10_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_10_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out_layer_10_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_10_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_10_data_V_we0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state54, icmp_ln819_10_fu_2528_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln819_10_fu_2528_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_A)))) then 
            out_layer_10_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_10_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_10_valid_s_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_10_valid_s_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_10_valid_s_ce0 <= ap_const_logic_1;
        else 
            out_layer_10_valid_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_11_data_V_address0_assign_proc : process(ap_CS_fsm_state25, ap_CS_fsm_state48, out_layer_11_data_V_2_reg_4592, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_11_data_V_4_reg_4708, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_11_fu_2557_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_11_data_V_address0 <= out_layer_11_data_V_4_reg_4708;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_11_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_11_data_V_address0 <= out_layer_11_data_V_2_reg_4592;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_11_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            out_layer_11_data_V_address0 <= zext_ln821_11_fu_2557_p1(6 - 1 downto 0);
        else 
            out_layer_11_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_11_data_V_ce0_assign_proc : process(ap_CS_fsm_state25, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_11_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_11_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_11_data_V_d0_assign_proc : process(ap_CS_fsm_state25, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_11_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_11_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            out_layer_11_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_11_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_11_data_V_we0_assign_proc : process(ap_CS_fsm_state25, ap_CS_fsm_state54, icmp_ln819_11_fu_2545_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and ((current_filter_0_reg_2172 = ap_const_lv4_B) or ((current_filter_0_reg_2172 = ap_const_lv4_C) or ((current_filter_0_reg_2172 = ap_const_lv4_D) or ((current_filter_0_reg_2172 = ap_const_lv4_E) or (current_filter_0_reg_2172 = ap_const_lv4_F)))))) or ((ap_const_logic_1 = ap_CS_fsm_state25) and (icmp_ln819_11_fu_2545_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and ((current_filter_0_reg_2172 = ap_const_lv4_B) or ((current_filter_0_reg_2172 = ap_const_lv4_C) or ((current_filter_0_reg_2172 = ap_const_lv4_D) or ((current_filter_0_reg_2172 = ap_const_lv4_E) or (current_filter_0_reg_2172 = ap_const_lv4_F)))))))) then 
            out_layer_11_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_11_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_11_valid_s_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_11_valid_s_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_11_valid_s_ce0 <= ap_const_logic_1;
        else 
            out_layer_11_valid_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_1_data_V_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state48, out_layer_1_data_V_9_reg_4542, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_1_data_V_11_reg_4658, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_1_fu_2387_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_1_data_V_address0 <= out_layer_1_data_V_11_reg_4658;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_1_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_1_data_V_address0 <= out_layer_1_data_V_9_reg_4542;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_1_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_layer_1_data_V_address0 <= zext_ln821_1_fu_2387_p1(6 - 1 downto 0);
        else 
            out_layer_1_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_1_data_V_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_1_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_1_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_1_data_V_d0_assign_proc : process(ap_CS_fsm_state5, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_1_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_1_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_layer_1_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_1_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_1_data_V_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state54, icmp_ln819_1_fu_2375_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln819_1_fu_2375_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_1)))) then 
            out_layer_1_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_1_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_1_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_1_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_1_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_1_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_2_data_V_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state48, out_layer_2_data_V_5_reg_4547, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_2_data_V_7_reg_4663, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_2_fu_2404_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_2_data_V_address0 <= out_layer_2_data_V_7_reg_4663;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_2_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_2_data_V_address0 <= out_layer_2_data_V_5_reg_4547;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_2_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_layer_2_data_V_address0 <= zext_ln821_2_fu_2404_p1(6 - 1 downto 0);
        else 
            out_layer_2_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_2_data_V_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_2_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_2_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_2_data_V_d0_assign_proc : process(ap_CS_fsm_state7, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_2_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_2_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_layer_2_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_2_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_2_data_V_we0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state54, icmp_ln819_2_fu_2392_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln819_2_fu_2392_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_2)))) then 
            out_layer_2_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_2_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_2_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_2_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_2_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_2_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_3_data_V_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state48, out_layer_3_data_V_5_reg_4552, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_3_data_V_7_reg_4668, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_3_fu_2421_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_3_data_V_address0 <= out_layer_3_data_V_7_reg_4668;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_3_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_3_data_V_address0 <= out_layer_3_data_V_5_reg_4552;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_3_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_layer_3_data_V_address0 <= zext_ln821_3_fu_2421_p1(6 - 1 downto 0);
        else 
            out_layer_3_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_3_data_V_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_3_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_3_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_3_data_V_d0_assign_proc : process(ap_CS_fsm_state9, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_3_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_3_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_layer_3_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_3_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_3_data_V_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state54, icmp_ln819_3_fu_2409_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln819_3_fu_2409_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_3)))) then 
            out_layer_3_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_3_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_3_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_3_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_3_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_3_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_4_data_V_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state48, out_layer_4_data_V_5_reg_4557, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_4_data_V_7_reg_4673, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_4_fu_2438_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_4_data_V_address0 <= out_layer_4_data_V_7_reg_4673;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_4_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_4_data_V_address0 <= out_layer_4_data_V_5_reg_4557;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_4_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_layer_4_data_V_address0 <= zext_ln821_4_fu_2438_p1(6 - 1 downto 0);
        else 
            out_layer_4_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_4_data_V_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_4_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_4_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_4_data_V_d0_assign_proc : process(ap_CS_fsm_state11, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_4_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_4_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_layer_4_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_4_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_4_data_V_we0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state54, icmp_ln819_4_fu_2426_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln819_4_fu_2426_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_4)))) then 
            out_layer_4_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_4_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_4_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_4_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_4_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_4_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_5_data_V_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state48, out_layer_5_data_V_5_reg_4562, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_5_data_V_7_reg_4678, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_5_fu_2455_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_5_data_V_address0 <= out_layer_5_data_V_7_reg_4678;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_5_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_5_data_V_address0 <= out_layer_5_data_V_5_reg_4562;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_5_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_layer_5_data_V_address0 <= zext_ln821_5_fu_2455_p1(6 - 1 downto 0);
        else 
            out_layer_5_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_5_data_V_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_5_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_5_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_5_data_V_d0_assign_proc : process(ap_CS_fsm_state13, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_5_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_5_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_layer_5_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_5_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_5_data_V_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state54, icmp_ln819_5_fu_2443_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln819_5_fu_2443_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_5)))) then 
            out_layer_5_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_5_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_5_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_5_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_5_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_5_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_6_data_V_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state48, out_layer_6_data_V_1_reg_4567, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_6_data_V_3_reg_4683, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_6_fu_2472_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_6_data_V_address0 <= out_layer_6_data_V_3_reg_4683;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_6_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_6_data_V_address0 <= out_layer_6_data_V_1_reg_4567;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_6_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_layer_6_data_V_address0 <= zext_ln821_6_fu_2472_p1(6 - 1 downto 0);
        else 
            out_layer_6_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_6_data_V_ce0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_6_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_6_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_6_data_V_d0_assign_proc : process(ap_CS_fsm_state15, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_6_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_6_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_layer_6_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_6_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_6_data_V_we0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state54, icmp_ln819_6_fu_2460_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln819_6_fu_2460_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_6)))) then 
            out_layer_6_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_6_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_6_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_6_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_6_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_6_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_7_data_V_address0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state48, out_layer_7_data_V_1_reg_4572, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_7_data_V_3_reg_4688, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_7_fu_2489_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_7_data_V_address0 <= out_layer_7_data_V_3_reg_4688;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_7_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_7_data_V_address0 <= out_layer_7_data_V_1_reg_4572;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_7_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            out_layer_7_data_V_address0 <= zext_ln821_7_fu_2489_p1(6 - 1 downto 0);
        else 
            out_layer_7_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_7_data_V_ce0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_7_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_7_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_7_data_V_d0_assign_proc : process(ap_CS_fsm_state17, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_7_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_7_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            out_layer_7_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_7_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_7_data_V_we0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state54, icmp_ln819_7_fu_2477_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln819_7_fu_2477_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_7)))) then 
            out_layer_7_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_7_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_7_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_7_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_7_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_7_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_8_data_V_address0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state48, out_layer_8_data_V_1_reg_4577, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_8_data_V_3_reg_4693, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_8_fu_2506_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_8_data_V_address0 <= out_layer_8_data_V_3_reg_4693;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_8_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_8_data_V_address0 <= out_layer_8_data_V_1_reg_4577;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_8_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            out_layer_8_data_V_address0 <= zext_ln821_8_fu_2506_p1(6 - 1 downto 0);
        else 
            out_layer_8_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_8_data_V_ce0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_8_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_8_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_8_data_V_d0_assign_proc : process(ap_CS_fsm_state19, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_8_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_8_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            out_layer_8_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_8_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_8_data_V_we0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state54, icmp_ln819_8_fu_2494_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln819_8_fu_2494_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_8)))) then 
            out_layer_8_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_8_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_8_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_8_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_8_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_8_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_9_data_V_address0_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state48, out_layer_9_data_V_1_reg_4582, ap_CS_fsm_state52, zext_ln921_fu_3622_p1, out_layer_9_data_V_3_reg_4698, ap_CS_fsm_state54, ap_CS_fsm_state50, zext_ln821_9_fu_2523_p1, zext_ln916_fu_3579_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_9_data_V_address0 <= out_layer_9_data_V_3_reg_4698;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_9_data_V_address0 <= zext_ln921_fu_3622_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_9_data_V_address0 <= out_layer_9_data_V_1_reg_4582;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_9_data_V_address0 <= zext_ln916_fu_3579_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            out_layer_9_data_V_address0 <= zext_ln821_9_fu_2523_p1(6 - 1 downto 0);
        else 
            out_layer_9_data_V_address0 <= "XXXXXX";
        end if; 
    end process;


    out_layer_9_data_V_ce0_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            out_layer_9_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_9_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_9_data_V_d0_assign_proc : process(ap_CS_fsm_state21, add_ln703_reg_4602, ap_CS_fsm_state54, ap_CS_fsm_state50, ret_V_fu_3716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            out_layer_9_data_V_d0 <= ret_V_fu_3716_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_9_data_V_d0 <= add_ln703_reg_4602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            out_layer_9_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_9_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_9_data_V_we0_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state54, icmp_ln819_9_fu_2511_p2, current_filter_0_reg_2172, ap_CS_fsm_state50)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (current_filter_0_reg_2172 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln819_9_fu_2511_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state50) and (current_filter_0_reg_2172 = ap_const_lv4_9)))) then 
            out_layer_9_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_9_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_9_valid_V_address0 <= zext_ln921_reg_4637(6 - 1 downto 0);

    out_layer_9_valid_V_ce0_assign_proc : process(ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_layer_9_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_9_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl11_cast_fu_2772_p3 <= (trunc_ln321_4_fu_2768_p1 & ap_const_lv6_0);
    p_shl15_cast_fu_3380_p3 <= (add_ln203_16_fu_3375_p2 & ap_const_lv4_0);
    p_shl17_cast_fu_3484_p3 <= (trunc_ln203_fu_3480_p1 & ap_const_lv6_0);
    p_shl_cast_fu_2703_p3 <= (trunc_ln321_fu_2699_p1 & ap_const_lv6_0);
    r_V_fu_3692_p2 <= std_logic_vector(unsigned(shl_ln_fu_3674_p3) - unsigned(sext_ln1118_fu_3688_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_fu_3716_p2 <= std_logic_vector(unsigned(r_V_fu_3692_p2) + unsigned(zext_ln728_fu_3712_p1));
    row_idx_fu_2352_p2 <= std_logic_vector(unsigned(row_idx_0_reg_1950) + unsigned(ap_const_lv7_1));
    select_ln14_fu_3698_p3 <= 
        add_ln203_reg_4713 when (icmp_ln1494_reg_4718(0) = '1') else 
        ap_const_lv11_0;
    select_ln7_fu_3666_p3 <= 
        aux_sum_V_fu_3642_p2 when (tmp_39_fu_3658_p3(0) = '1') else 
        ap_const_lv12_0;
        sext_ln1118_fu_3688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_3681_p3),16));

    sext_ln1265_fu_3602_p0 <= biases_layer6_V_q0;
        sext_ln1265_fu_3602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1265_fu_3602_p0),12));

        sext_ln203_4_fu_3471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln203_2_fu_3465_p2),8));

        sext_ln203_5_fu_3500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_41_fu_3492_p3),13));

        sext_ln321_10_fu_3753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln321_39_fu_3747_p2),10));

        sext_ln321_6_fu_2690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_3_fu_2684_p2),8));

        sext_ln321_7_fu_2719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_37_fu_2711_p3),13));

        sext_ln321_8_fu_2759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_4_fu_2753_p2),8));

        sext_ln321_9_fu_2788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_2780_p3),13));

        sext_ln321_fu_2622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_fu_2616_p2),13));

    sext_ln703_fu_3606_p0 <= biases_layer6_V_q0;
        sext_ln703_fu_3606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_3606_p0),11));

    shl_ln1118_1_fu_3681_p3 <= (select_ln7_reg_4723 & ap_const_lv2_0);
    shl_ln321_1_fu_2813_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_32_fu_2802_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_2_fu_3139_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_47_fu_3134_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln321_3_fu_3145_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_47_fu_3134_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_fu_2807_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_32_fu_2802_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln_fu_3674_p3 <= (select_ln7_reg_4723 & ap_const_lv4_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln203_2_fu_3465_p2 <= std_logic_vector(unsigned(zext_ln203_32_fu_3445_p1) - unsigned(zext_ln203_34_fu_3461_p1));
    sub_ln203_fu_3400_p2 <= std_logic_vector(unsigned(p_shl15_cast_fu_3380_p3) - unsigned(zext_ln203_30_fu_3396_p1));
    sub_ln321_3_fu_2684_p2 <= std_logic_vector(unsigned(zext_ln321_46_fu_2668_p1) - unsigned(zext_ln321_47_fu_2680_p1));
    sub_ln321_4_fu_2753_p2 <= std_logic_vector(unsigned(zext_ln321_48_fu_2737_p1) - unsigned(zext_ln321_49_fu_2749_p1));
    sub_ln321_fu_2616_p2 <= std_logic_vector(unsigned(zext_ln321_fu_2600_p1) - unsigned(zext_ln321_45_fu_2612_p1));
    subfilter_element_fu_3365_p2 <= std_logic_vector(unsigned(subfilter_element_0_reg_2195) + unsigned(ap_const_lv4_1));

    subfilter_layer_V_address0_assign_proc : process(grp_CORRELATE_1_fu_2251_filter_V_address0, ap_CS_fsm_state43, ap_CS_fsm_state47, zext_ln904_1_fu_3415_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            subfilter_layer_V_address0 <= zext_ln904_1_fu_3415_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            subfilter_layer_V_address0 <= grp_CORRELATE_1_fu_2251_filter_V_address0;
        else 
            subfilter_layer_V_address0 <= "XXXX";
        end if; 
    end process;


    subfilter_layer_V_ce0_assign_proc : process(grp_CORRELATE_1_fu_2251_filter_V_ce0, ap_CS_fsm_state43, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            subfilter_layer_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            subfilter_layer_V_ce0 <= grp_CORRELATE_1_fu_2251_filter_V_ce0;
        else 
            subfilter_layer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        subfilter_layer_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(weights_layer6_V_q0),12));


    subfilter_layer_V_we0_assign_proc : process(ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            subfilter_layer_V_we0 <= ap_const_logic_1;
        else 
            subfilter_layer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_37_fu_2711_p3 <= (add_ln321_fu_2694_p2 & ap_const_lv1_0);
    tmp_38_fu_2780_p3 <= (add_ln321_30_fu_2763_p2 & ap_const_lv1_0);
    tmp_39_fu_3658_p3 <= aux_sum_V_fu_3642_p2(11 downto 11);
    tmp_40_fu_3388_p3 <= (add_ln203_16_fu_3375_p2 & ap_const_lv2_0);
    tmp_41_fu_3492_p3 <= (add_ln203_18_fu_3475_p2 & ap_const_lv1_0);
    tmp_44_fu_2592_p3 <= (row_idx_0_reg_1950 & ap_const_lv4_0);
    tmp_45_fu_2604_p3 <= (row_idx_0_reg_1950 & ap_const_lv2_0);
    tmp_46_fu_2660_p3 <= (filter_line_0_reg_2106 & ap_const_lv4_0);
    tmp_47_fu_2672_p3 <= (filter_line_0_reg_2106 & ap_const_lv2_0);
    tmp_48_fu_2729_p3 <= (filter_line_fu_2654_p2 & ap_const_lv4_0);
    tmp_49_fu_2741_p3 <= (filter_line_fu_2654_p2 & ap_const_lv2_0);
    tmp_50_fu_3341_p3 <= (current_input_channe_7_reg_2184 & ap_const_lv3_0);
    tmp_51_fu_3437_p3 <= (input_line_0_reg_2207 & ap_const_lv4_0);
    tmp_52_fu_3449_p3 <= (input_line_0_reg_2207 & ap_const_lv2_0);
    tmp_53_fu_3510_p3 <= (input_line_0_reg_2207 & ap_const_lv6_0);
    tmp_54_fu_2966_p3 <= (current_input_channe_reg_2094 & ap_const_lv6_0);
    tmp_55_fu_2978_p3 <= (current_input_channe_reg_2094 & ap_const_lv1_0);
    tmp_56_fu_3104_p3 <= (current_input_channe_reg_2094 & ap_const_lv6_0);
    tmp_57_fu_3116_p3 <= (current_input_channe_reg_2094 & ap_const_lv1_0);
    tmp_58_fu_3198_p3 <= (current_input_channe_reg_2094 & ap_const_lv6_0);
    tmp_59_fu_3210_p3 <= (current_input_channe_reg_2094 & ap_const_lv1_0);
    trunc_ln203_fu_3480_p1 <= add_ln203_18_fu_3475_p2(7 - 1 downto 0);
    trunc_ln321_4_fu_2768_p1 <= add_ln321_30_fu_2763_p2(7 - 1 downto 0);
    trunc_ln321_fu_2699_p1 <= add_ln321_fu_2694_p2(7 - 1 downto 0);
    trunc_ln703_fu_3638_p1 <= grp_fu_2316_p14(11 - 1 downto 0);
    weights_layer6_V_address0 <= zext_ln203_31_fu_3411_p1(11 - 1 downto 0);

    weights_layer6_V_ce0_assign_proc : process(ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            weights_layer6_V_ce0 <= ap_const_logic_1;
        else 
            weights_layer6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln203_28_fu_3349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_3341_p3),8));
    zext_ln203_29_fu_3371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_2195),8));
    zext_ln203_30_fu_3396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_3388_p3),12));
    zext_ln203_31_fu_3411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_17_reg_4483),64));
    zext_ln203_32_fu_3445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_3437_p3),7));
    zext_ln203_33_fu_3457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_3449_p3),9));
    zext_ln203_34_fu_3461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_3449_p3),7));
    zext_ln203_35_fu_3518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_3510_p3),9));
    zext_ln203_36_fu_3540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_6_reg_2218),9));
    zext_ln203_37_fu_3544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_6_reg_2218),13));
    zext_ln203_38_fu_3553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_21_fu_3548_p2),64));
    zext_ln203_39_fu_3563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_22_reg_4524),64));
    zext_ln203_fu_3337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_7_reg_2184),8));
    zext_ln321_45_fu_2612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_2604_p3),12));
    zext_ln321_46_fu_2668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_fu_2660_p3),7));
    zext_ln321_47_fu_2680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_2672_p3),7));
    zext_ln321_48_fu_2737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_2729_p3),7));
    zext_ln321_49_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_2741_p3),7));
    zext_ln321_50_fu_2798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_2094),13));
    zext_ln321_51_fu_2825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_33_fu_2819_p2),64));
    zext_ln321_52_fu_2842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln321_fu_2836_p2),64));
    zext_ln321_53_fu_2859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_34_fu_2853_p2),64));
    zext_ln321_54_fu_2876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_35_fu_2870_p2),64));
    zext_ln321_55_fu_2899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_s_reg_2117),13));
    zext_ln321_56_fu_2908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_36_fu_2903_p2),64));
    zext_ln321_57_fu_2924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_37_reg_4122),64));
    zext_ln321_58_fu_2940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element1_reg_2128),13));
    zext_ln321_59_fu_2949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_38_fu_2944_p2),64));
    zext_ln321_60_fu_3744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_9_reg_4631),9));
    zext_ln321_61_fu_3757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln321_10_fu_3753_p1),64));
    zext_ln321_62_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_2966_p3),11));
    zext_ln321_63_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_2978_p3),11));
    zext_ln321_64_fu_2996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_40_fu_2990_p2),12));
    zext_ln321_65_fu_3006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_41_fu_3000_p2),64));
    zext_ln321_66_fu_3023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_42_fu_3017_p2),64));
    zext_ln321_67_fu_3040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_43_fu_3034_p2),64));
    zext_ln321_68_fu_3057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_44_fu_3051_p2),64));
    zext_ln321_69_fu_3074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_reg_2139),12));
    zext_ln321_70_fu_3083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_45_fu_3078_p2),64));
    zext_ln321_71_fu_3100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_2094),13));
    zext_ln321_72_fu_3112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_3104_p3),11));
    zext_ln321_73_fu_3124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_3116_p3),11));
    zext_ln321_74_fu_3169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_4_reg_2150),13));
    zext_ln321_75_fu_3173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_4_reg_2150),11));
    zext_ln321_76_fu_3182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_49_fu_3177_p2),64));
    zext_ln321_77_fu_3244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_50_reg_4341),64));
    zext_ln321_78_fu_3206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_fu_3198_p3),11));
    zext_ln321_79_fu_3218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_3210_p3),11));
    zext_ln321_80_fu_3228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_51_fu_3222_p2),12));
    zext_ln321_81_fu_3266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_5_reg_2161),12));
    zext_ln321_82_fu_3270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_5_reg_2161),11));
    zext_ln321_83_fu_3279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_54_fu_3274_p2),64));
    zext_ln321_84_fu_3295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_55_reg_4399),64));
    zext_ln321_fu_2600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_2592_p3),12));
    zext_ln728_fu_3712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_3704_p3),16));
    zext_ln821_10_fu_2540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_10_reg_2072),64));
    zext_ln821_11_fu_2557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_11_reg_2083),64));
    zext_ln821_1_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_1_reg_1973),64));
    zext_ln821_2_fu_2404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_2_reg_1984),64));
    zext_ln821_3_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_3_reg_1995),64));
    zext_ln821_4_fu_2438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_4_reg_2006),64));
    zext_ln821_5_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_5_reg_2017),64));
    zext_ln821_6_fu_2472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_6_reg_2028),64));
    zext_ln821_7_fu_2489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_7_reg_2039),64));
    zext_ln821_8_fu_2506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_8_reg_2050),64));
    zext_ln821_9_fu_2523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_9_reg_2061),64));
    zext_ln821_fu_2370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_reg_1962),64));
    zext_ln830_fu_2644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_2094),8));
    zext_ln900_fu_3321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_2172),12));
    zext_ln904_1_fu_3415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_2195),64));
    zext_ln904_fu_3317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_2172),64));
    zext_ln916_fu_3579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_7_reg_2229),64));
    zext_ln921_fu_3622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_8_reg_2240),64));
end behav;
