///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_cc_mccc_seq_hwioreg.h : automatically generated by Autoseq  2.4.4 10/18/2016 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDR_CC_MCCC_SEQ_REG_H__
#define __DDR_CC_MCCC_SEQ_REG_H__

#include "seq_hwio.h"
#include "HALhwio.h"
#include "ddr_cc_mccc_seq_hwiobase.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_CC_MCCC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRCC_MCCC_TOP_CFG ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x)                  (x+0x00000090)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_PHYS(x)                  (x+0x00000090)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_RMSK                     0xffffffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_SHFT                              0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_ABORT_ST_BMSK       0xf0000000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_ABORT_ST_SHFT             0x1c

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_NEW_FREQ_ST_BMSK    0x0f000000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_NEW_FREQ_ST_SHFT          0x18

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_BMSK       0x00f00000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_SHFT             0x14

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_BMSK    0x000f0000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_SHFT          0x10

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_BMSK 0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_SHFT        0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_BMSK 0x00000f00
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_SHFT        0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_BMSK  0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_SHFT         0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_BMSK 0x00000008
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_SHFT        0x3

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_BMSK         0x00000004
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_SHFT                0x2

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_BMSK 0x00000002
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_SHFT        0x1

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_BMSK 0x00000001
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_SHFT        0x0

//// Register DDRCC_MCCC_TOP_STATUS ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x)               (x+0x00000094)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_PHYS(x)               (x+0x00000094)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_RMSK                  0x007fffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_SHFT                           0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PLL_SELECT_BMSK 0x00400000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PLL_SELECT_SHFT       0x16

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_NEW_FREQ_ST_BMSK 0x00200000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_NEW_FREQ_ST_SHFT       0x15

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_CDIV_ARES_ST_BMSK 0x00100000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_CDIV_ARES_ST_SHFT       0x14

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_DEASSERT_ST_BMSK 0x00080000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_DEASSERT_ST_SHFT       0x13

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_RX_VALID_ST_BMSK 0x00040000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_RX_VALID_ST_SHFT       0x12

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_TX_OE_ST_BMSK 0x00020000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_TX_OE_ST_SHFT       0x11

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_ST_BMSK 0x00010000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_ST_SHFT       0x10

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_FREQ_SW_STATE_ACK_BMSK 0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_FREQ_SW_STATE_ACK_SHFT        0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_MC_QFI_FREQ_SW_STATE_BIN_BMSK 0x00000f00
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_MC_QFI_FREQ_SW_STATE_BIN_SHFT        0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PREV_LOCAL_STATE_GRAY_BMSK 0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PREV_LOCAL_STATE_GRAY_SHFT        0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_LOCAL_STATE_GRAY_BMSK 0x0000000f
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_LOCAL_STATE_GRAY_SHFT        0x0

//// Register DDRCC_MCCC_TOP_CFG1 ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x)                 (x+0x00000098)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_PHYS(x)                 (x+0x00000098)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RMSK                    0xf000f1f7
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_SHFT                             0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RFU_BMSK                0xf0000000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RFU_SHFT                      0x1c

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_BMSK  0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_SHFT         0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_BMSK      0x00000100
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_SHFT             0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_BMSK  0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_SHFT         0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_BMSK      0x00000004
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_SHFT             0x2

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_BMSK 0x00000002
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_SHFT        0x1

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_BMSK 0x00000001
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_SHFT        0x0

//// Register DDRCC_MCCC_TOP_CFG2 ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x)                 (x+0x0000009c)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_PHYS(x)                 (x+0x0000009c)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_RMSK                    0xffffffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_SHFT                             0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_MCCC_FPM_PERIOD_BMSK    0xffffffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_MCCC_FPM_PERIOD_SHFT           0x0

//// Register DDRCC_MCCC_TOP_CFG3 ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x)                 (x+0x000000a0)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_PHYS(x)                 (x+0x000000a0)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_RMSK                    0x0000fff3
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_SHFT                             0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE8_DELAY_CNTR_BMSK 0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE8_DELAY_CNTR_SHFT        0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE7_DELAY_CNTR_BMSK 0x00000f00
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE7_DELAY_CNTR_SHFT        0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE6_DELAY_CNTR_BMSK 0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE6_DELAY_CNTR_SHFT        0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_FREQ_RATIO_BMSK    0x00000003
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_FREQ_RATIO_SHFT           0x0


#endif

