
BopIt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be00  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d94  0800bfc0  0800bfc0  0001bfc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd54  0800cd54  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd54  0800cd54  0001cd54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd5c  0800cd5c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd5c  0800cd5c  0001cd5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd60  0800cd60  0001cd60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800cd64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001e4  0800cf48  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  0800cf48  0002048c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e58a  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003525  00000000  00000000  0003e79e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b0  00000000  00000000  00041cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001640  00000000  00000000  00043478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004439  00000000  00000000  00044ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d277  00000000  00000000  00048ef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012561f  00000000  00000000  00066168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  0018b787  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b10  00000000  00000000  0018b84c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000fa  00000000  00000000  0019335c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800bfa8 	.word	0x0800bfa8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	0800bfa8 	.word	0x0800bfa8

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b9aa 	b.w	8001024 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468e      	mov	lr, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d14d      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d62:	428a      	cmp	r2, r1
 8000d64:	4694      	mov	ip, r2
 8000d66:	d969      	bls.n	8000e3c <__udivmoddi4+0xe8>
 8000d68:	fab2 f282 	clz	r2, r2
 8000d6c:	b152      	cbz	r2, 8000d84 <__udivmoddi4+0x30>
 8000d6e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d72:	f1c2 0120 	rsb	r1, r2, #32
 8000d76:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d82:	4094      	lsls	r4, r2
 8000d84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d88:	0c21      	lsrs	r1, r4, #16
 8000d8a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d8e:	fa1f f78c 	uxth.w	r7, ip
 8000d92:	fb08 e316 	mls	r3, r8, r6, lr
 8000d96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9a:	fb06 f107 	mul.w	r1, r6, r7
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000daa:	f080 811f 	bcs.w	8000fec <__udivmoddi4+0x298>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 811c 	bls.w	8000fec <__udivmoddi4+0x298>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 f707 	mul.w	r7, r0, r7
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x92>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dd8:	f080 810a 	bcs.w	8000ff0 <__udivmoddi4+0x29c>
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	f240 8107 	bls.w	8000ff0 <__udivmoddi4+0x29c>
 8000de2:	4464      	add	r4, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dea:	1be4      	subs	r4, r4, r7
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa4>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xc2>
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	f000 80ef 	beq.w	8000fe6 <__udivmoddi4+0x292>
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0e:	4630      	mov	r0, r6
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f683 	clz	r6, r3
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	d14a      	bne.n	8000eb4 <__udivmoddi4+0x160>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd4>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80f9 	bhi.w	800101a <__udivmoddi4+0x2c6>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	469e      	mov	lr, r3
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa4>
 8000e36:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xec>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 8092 	bne.w	8000f6e <__udivmoddi4+0x21a>
 8000e4a:	eba1 010c 	sub.w	r1, r1, ip
 8000e4e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	2601      	movs	r6, #1
 8000e58:	0c20      	lsrs	r0, r4, #16
 8000e5a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e5e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e62:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e66:	fb0e f003 	mul.w	r0, lr, r3
 8000e6a:	4288      	cmp	r0, r1
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x12c>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x12a>
 8000e78:	4288      	cmp	r0, r1
 8000e7a:	f200 80cb 	bhi.w	8001014 <__udivmoddi4+0x2c0>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e90:	fb0e fe00 	mul.w	lr, lr, r0
 8000e94:	45a6      	cmp	lr, r4
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x156>
 8000e98:	eb1c 0404 	adds.w	r4, ip, r4
 8000e9c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x154>
 8000ea2:	45a6      	cmp	lr, r4
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2ca>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb2:	e79c      	b.n	8000dee <__udivmoddi4+0x9a>
 8000eb4:	f1c6 0720 	rsb	r7, r6, #32
 8000eb8:	40b3      	lsls	r3, r6
 8000eba:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ebe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ec6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eca:	431c      	orrs	r4, r3
 8000ecc:	40f9      	lsrs	r1, r7
 8000ece:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eda:	0c20      	lsrs	r0, r4, #16
 8000edc:	fa1f fe8c 	uxth.w	lr, ip
 8000ee0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ee8:	fb08 f00e 	mul.w	r0, r8, lr
 8000eec:	4288      	cmp	r0, r1
 8000eee:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef2:	d90b      	bls.n	8000f0c <__udivmoddi4+0x1b8>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000efc:	f080 8088 	bcs.w	8001010 <__udivmoddi4+0x2bc>
 8000f00:	4288      	cmp	r0, r1
 8000f02:	f240 8085 	bls.w	8001010 <__udivmoddi4+0x2bc>
 8000f06:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	1a09      	subs	r1, r1, r0
 8000f0e:	b2a4      	uxth	r4, r4
 8000f10:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f14:	fb09 1110 	mls	r1, r9, r0, r1
 8000f18:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f20:	458e      	cmp	lr, r1
 8000f22:	d908      	bls.n	8000f36 <__udivmoddi4+0x1e2>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f2c:	d26c      	bcs.n	8001008 <__udivmoddi4+0x2b4>
 8000f2e:	458e      	cmp	lr, r1
 8000f30:	d96a      	bls.n	8001008 <__udivmoddi4+0x2b4>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4461      	add	r1, ip
 8000f36:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f3e:	eba1 010e 	sub.w	r1, r1, lr
 8000f42:	42a1      	cmp	r1, r4
 8000f44:	46c8      	mov	r8, r9
 8000f46:	46a6      	mov	lr, r4
 8000f48:	d356      	bcc.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f4a:	d053      	beq.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f4c:	b15d      	cbz	r5, 8000f66 <__udivmoddi4+0x212>
 8000f4e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f52:	eb61 010e 	sbc.w	r1, r1, lr
 8000f56:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f5e:	40f1      	lsrs	r1, r6
 8000f60:	431f      	orrs	r7, r3
 8000f62:	e9c5 7100 	strd	r7, r1, [r5]
 8000f66:	2600      	movs	r6, #0
 8000f68:	4631      	mov	r1, r6
 8000f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f6e:	f1c2 0320 	rsb	r3, r2, #32
 8000f72:	40d8      	lsrs	r0, r3
 8000f74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f78:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	4301      	orrs	r1, r0
 8000f80:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f84:	fa1f fe8c 	uxth.w	lr, ip
 8000f88:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f8c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f90:	0c0b      	lsrs	r3, r1, #16
 8000f92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f96:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9a:	429e      	cmp	r6, r3
 8000f9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x260>
 8000fa2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000faa:	d22f      	bcs.n	800100c <__udivmoddi4+0x2b8>
 8000fac:	429e      	cmp	r6, r3
 8000fae:	d92d      	bls.n	800100c <__udivmoddi4+0x2b8>
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	1b9b      	subs	r3, r3, r6
 8000fb6:	b289      	uxth	r1, r1
 8000fb8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fbc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x28a>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fd4:	d216      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fd6:	428b      	cmp	r3, r1
 8000fd8:	d914      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fda:	3e02      	subs	r6, #2
 8000fdc:	4461      	add	r1, ip
 8000fde:	1ac9      	subs	r1, r1, r3
 8000fe0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe4:	e738      	b.n	8000e58 <__udivmoddi4+0x104>
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e705      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e3      	b.n	8000db8 <__udivmoddi4+0x64>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6f8      	b.n	8000de6 <__udivmoddi4+0x92>
 8000ff4:	454b      	cmp	r3, r9
 8000ff6:	d2a9      	bcs.n	8000f4c <__udivmoddi4+0x1f8>
 8000ff8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ffc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001000:	3801      	subs	r0, #1
 8001002:	e7a3      	b.n	8000f4c <__udivmoddi4+0x1f8>
 8001004:	4646      	mov	r6, r8
 8001006:	e7ea      	b.n	8000fde <__udivmoddi4+0x28a>
 8001008:	4620      	mov	r0, r4
 800100a:	e794      	b.n	8000f36 <__udivmoddi4+0x1e2>
 800100c:	4640      	mov	r0, r8
 800100e:	e7d1      	b.n	8000fb4 <__udivmoddi4+0x260>
 8001010:	46d0      	mov	r8, sl
 8001012:	e77b      	b.n	8000f0c <__udivmoddi4+0x1b8>
 8001014:	3b02      	subs	r3, #2
 8001016:	4461      	add	r1, ip
 8001018:	e732      	b.n	8000e80 <__udivmoddi4+0x12c>
 800101a:	4630      	mov	r0, r6
 800101c:	e709      	b.n	8000e32 <__udivmoddi4+0xde>
 800101e:	4464      	add	r4, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x156>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <BSP_GYRO_GetXYZ+0x2c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d009      	beq.n	800104c <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <BSP_GYRO_GetXYZ+0x2c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	2b00      	cmp	r3, #0
 8001040:	d004      	beq.n	800104c <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 8001042:	4b04      	ldr	r3, [pc, #16]	; (8001054 <BSP_GYRO_GetXYZ+0x2c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	4798      	blx	r3
    }
  }
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000200 	.word	0x20000200

08001058 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800105e:	2300      	movs	r3, #0
 8001060:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001062:	2003      	movs	r0, #3
 8001064:	f001 fba4 	bl	80027b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001068:	2000      	movs	r0, #0
 800106a:	f000 f80d 	bl	8001088 <HAL_InitTick>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d002      	beq.n	800107a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	71fb      	strb	r3, [r7, #7]
 8001078:	e001      	b.n	800107e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107a:	f005 ff85 	bl	8006f88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800107e:	79fb      	ldrb	r3, [r7, #7]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001090:	2300      	movs	r3, #0
 8001092:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001094:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <HAL_InitTick+0x6c>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d023      	beq.n	80010e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800109c:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <HAL_InitTick+0x70>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <HAL_InitTick+0x6c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 fbb1 	bl	800281a <HAL_SYSTICK_Config>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10f      	bne.n	80010de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2b0f      	cmp	r3, #15
 80010c2:	d809      	bhi.n	80010d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c4:	2200      	movs	r2, #0
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010cc:	f001 fb7b 	bl	80027c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d0:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <HAL_InitTick+0x74>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6013      	str	r3, [r2, #0]
 80010d6:	e007      	b.n	80010e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e004      	b.n	80010e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
 80010e2:	e001      	b.n	80010e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000004 	.word	0x20000004
 80010f8:	2000000c 	.word	0x2000000c
 80010fc:	20000000 	.word	0x20000000

08001100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <HAL_IncTick+0x20>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	461a      	mov	r2, r3
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_IncTick+0x24>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4413      	add	r3, r2
 8001110:	4a04      	ldr	r2, [pc, #16]	; (8001124 <HAL_IncTick+0x24>)
 8001112:	6013      	str	r3, [r2, #0]
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000004 	.word	0x20000004
 8001124:	20000204 	.word	0x20000204

08001128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return uwTick;
 800112c:	4b03      	ldr	r3, [pc, #12]	; (800113c <HAL_GetTick+0x14>)
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	20000204 	.word	0x20000204

08001140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001148:	f7ff ffee 	bl	8001128 <HAL_GetTick>
 800114c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001158:	d005      	beq.n	8001166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <HAL_Delay+0x44>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	4413      	add	r3, r2
 8001164:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001166:	bf00      	nop
 8001168:	f7ff ffde 	bl	8001128 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	429a      	cmp	r2, r3
 8001176:	d8f7      	bhi.n	8001168 <HAL_Delay+0x28>
  {
  }
}
 8001178:	bf00      	nop
 800117a:	bf00      	nop
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000004 	.word	0x20000004

08001188 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	431a      	orrs	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	609a      	str	r2, [r3, #8]
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b083      	sub	sp, #12
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	431a      	orrs	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	609a      	str	r2, [r3, #8]
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b087      	sub	sp, #28
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
 80011fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	3360      	adds	r3, #96	; 0x60
 8001202:	461a      	mov	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <LL_ADC_SetOffset+0x44>)
 8001212:	4013      	ands	r3, r2
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	430a      	orrs	r2, r1
 800121e:	4313      	orrs	r3, r2
 8001220:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001228:	bf00      	nop
 800122a:	371c      	adds	r7, #28
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	03fff000 	.word	0x03fff000

08001238 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	3360      	adds	r3, #96	; 0x60
 8001246:	461a      	mov	r2, r3
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4413      	add	r3, r2
 800124e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001258:	4618      	mov	r0, r3
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001264:	b480      	push	{r7}
 8001266:	b087      	sub	sp, #28
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	3360      	adds	r3, #96	; 0x60
 8001274:	461a      	mov	r2, r3
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	431a      	orrs	r2, r3
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800128e:	bf00      	nop
 8001290:	371c      	adds	r7, #28
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800129a:	b480      	push	{r7}
 800129c:	b083      	sub	sp, #12
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	695b      	ldr	r3, [r3, #20]
 80012a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	431a      	orrs	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	615a      	str	r2, [r3, #20]
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d101      	bne.n	80012d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80012e6:	b480      	push	{r7}
 80012e8:	b087      	sub	sp, #28
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	60f8      	str	r0, [r7, #12]
 80012ee:	60b9      	str	r1, [r7, #8]
 80012f0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3330      	adds	r3, #48	; 0x30
 80012f6:	461a      	mov	r2, r3
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	0a1b      	lsrs	r3, r3, #8
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	f003 030c 	and.w	r3, r3, #12
 8001302:	4413      	add	r3, r2
 8001304:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	f003 031f 	and.w	r3, r3, #31
 8001310:	211f      	movs	r1, #31
 8001312:	fa01 f303 	lsl.w	r3, r1, r3
 8001316:	43db      	mvns	r3, r3
 8001318:	401a      	ands	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	0e9b      	lsrs	r3, r3, #26
 800131e:	f003 011f 	and.w	r1, r3, #31
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	f003 031f 	and.w	r3, r3, #31
 8001328:	fa01 f303 	lsl.w	r3, r1, r3
 800132c:	431a      	orrs	r2, r3
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001332:	bf00      	nop
 8001334:	371c      	adds	r7, #28
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800133e:	b480      	push	{r7}
 8001340:	b087      	sub	sp, #28
 8001342:	af00      	add	r7, sp, #0
 8001344:	60f8      	str	r0, [r7, #12]
 8001346:	60b9      	str	r1, [r7, #8]
 8001348:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	3314      	adds	r3, #20
 800134e:	461a      	mov	r2, r3
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	0e5b      	lsrs	r3, r3, #25
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	f003 0304 	and.w	r3, r3, #4
 800135a:	4413      	add	r3, r2
 800135c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	0d1b      	lsrs	r3, r3, #20
 8001366:	f003 031f 	and.w	r3, r3, #31
 800136a:	2107      	movs	r1, #7
 800136c:	fa01 f303 	lsl.w	r3, r1, r3
 8001370:	43db      	mvns	r3, r3
 8001372:	401a      	ands	r2, r3
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	0d1b      	lsrs	r3, r3, #20
 8001378:	f003 031f 	and.w	r3, r3, #31
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	431a      	orrs	r2, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001388:	bf00      	nop
 800138a:	371c      	adds	r7, #28
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013ac:	43db      	mvns	r3, r3
 80013ae:	401a      	ands	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f003 0318 	and.w	r3, r3, #24
 80013b6:	4908      	ldr	r1, [pc, #32]	; (80013d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80013b8:	40d9      	lsrs	r1, r3
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	400b      	ands	r3, r1
 80013be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013c2:	431a      	orrs	r2, r3
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80013ca:	bf00      	nop
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	0007ffff 	.word	0x0007ffff

080013dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80013ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	6093      	str	r3, [r2, #8]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001410:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001414:	d101      	bne.n	800141a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001416:	2301      	movs	r3, #1
 8001418:	e000      	b.n	800141c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001438:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800143c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001460:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001464:	d101      	bne.n	800146a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001488:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800148c:	f043 0201 	orr.w	r2, r3, #1
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80014b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014b4:	f043 0202 	orr.w	r2, r3, #2
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d101      	bne.n	80014e0 <LL_ADC_IsEnabled+0x18>
 80014dc:	2301      	movs	r3, #1
 80014de:	e000      	b.n	80014e2 <LL_ADC_IsEnabled+0x1a>
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d101      	bne.n	8001506 <LL_ADC_IsDisableOngoing+0x18>
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <LL_ADC_IsDisableOngoing+0x1a>
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001524:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001528:	f043 0204 	orr.w	r2, r3, #4
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800154c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001550:	f043 0210 	orr.w	r2, r3, #16
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	f003 0304 	and.w	r3, r3, #4
 8001574:	2b04      	cmp	r3, #4
 8001576:	d101      	bne.n	800157c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001578:	2301      	movs	r3, #1
 800157a:	e000      	b.n	800157e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800159a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800159e:	f043 0220 	orr.w	r2, r3, #32
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 0308 	and.w	r3, r3, #8
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d101      	bne.n	80015ca <LL_ADC_INJ_IsConversionOngoing+0x18>
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e0:	2300      	movs	r3, #0
 80015e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e12f      	b.n	8001852 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d109      	bne.n	8001614 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f005 fce5 	bl	8006fd0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fef1 	bl	8001400 <LL_ADC_IsDeepPowerDownEnabled>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d004      	beq.n	800162e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff fed7 	bl	80013dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff ff0c 	bl	8001450 <LL_ADC_IsInternalRegulatorEnabled>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d115      	bne.n	800166a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fef0 	bl	8001428 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001648:	4b84      	ldr	r3, [pc, #528]	; (800185c <HAL_ADC_Init+0x284>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	099b      	lsrs	r3, r3, #6
 800164e:	4a84      	ldr	r2, [pc, #528]	; (8001860 <HAL_ADC_Init+0x288>)
 8001650:	fba2 2303 	umull	r2, r3, r2, r3
 8001654:	099b      	lsrs	r3, r3, #6
 8001656:	3301      	adds	r3, #1
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800165c:	e002      	b.n	8001664 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	3b01      	subs	r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f9      	bne.n	800165e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff feee 	bl	8001450 <LL_ADC_IsInternalRegulatorEnabled>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d10d      	bne.n	8001696 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800167e:	f043 0210 	orr.w	r2, r3, #16
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800168a:	f043 0201 	orr.w	r2, r3, #1
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff ff62 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 80016a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f040 80c8 	bne.w	8001840 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f040 80c4 	bne.w	8001840 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016bc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80016c0:	f043 0202 	orr.w	r2, r3, #2
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fefb 	bl	80014c8 <LL_ADC_IsEnabled>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d10b      	bne.n	80016f0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80016d8:	4862      	ldr	r0, [pc, #392]	; (8001864 <HAL_ADC_Init+0x28c>)
 80016da:	f7ff fef5 	bl	80014c8 <LL_ADC_IsEnabled>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d105      	bne.n	80016f0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	4619      	mov	r1, r3
 80016ea:	485f      	ldr	r0, [pc, #380]	; (8001868 <HAL_ADC_Init+0x290>)
 80016ec:	f7ff fd4c 	bl	8001188 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	7e5b      	ldrb	r3, [r3, #25]
 80016f4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016fa:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001700:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001706:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800170e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001710:	4313      	orrs	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f893 3020 	ldrb.w	r3, [r3, #32]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d106      	bne.n	800172c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001722:	3b01      	subs	r3, #1
 8001724:	045b      	lsls	r3, r3, #17
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4313      	orrs	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001730:	2b00      	cmp	r3, #0
 8001732:	d009      	beq.n	8001748 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001738:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001740:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4313      	orrs	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	4b47      	ldr	r3, [pc, #284]	; (800186c <HAL_ADC_Init+0x294>)
 8001750:	4013      	ands	r3, r2
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6812      	ldr	r2, [r2, #0]
 8001756:	69b9      	ldr	r1, [r7, #24]
 8001758:	430b      	orrs	r3, r1
 800175a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff feff 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8001766:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff20 	bl	80015b2 <LL_ADC_INJ_IsConversionOngoing>
 8001772:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d140      	bne.n	80017fc <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d13d      	bne.n	80017fc <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	7e1b      	ldrb	r3, [r3, #24]
 8001788:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800178a:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001792:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001794:	4313      	orrs	r3, r2
 8001796:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017a2:	f023 0306 	bic.w	r3, r3, #6
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	6812      	ldr	r2, [r2, #0]
 80017aa:	69b9      	ldr	r1, [r7, #24]
 80017ac:	430b      	orrs	r3, r1
 80017ae:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d118      	bne.n	80017ec <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80017c4:	f023 0304 	bic.w	r3, r3, #4
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80017d0:	4311      	orrs	r1, r2
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80017d6:	4311      	orrs	r1, r2
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80017dc:	430a      	orrs	r2, r1
 80017de:	431a      	orrs	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 0201 	orr.w	r2, r2, #1
 80017e8:	611a      	str	r2, [r3, #16]
 80017ea:	e007      	b.n	80017fc <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	691a      	ldr	r2, [r3, #16]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f022 0201 	bic.w	r2, r2, #1
 80017fa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d10c      	bne.n	800181e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f023 010f 	bic.w	r1, r3, #15
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	1e5a      	subs	r2, r3, #1
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	430a      	orrs	r2, r1
 800181a:	631a      	str	r2, [r3, #48]	; 0x30
 800181c:	e007      	b.n	800182e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 020f 	bic.w	r2, r2, #15
 800182c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001832:	f023 0303 	bic.w	r3, r3, #3
 8001836:	f043 0201 	orr.w	r2, r3, #1
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	659a      	str	r2, [r3, #88]	; 0x58
 800183e:	e007      	b.n	8001850 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001844:	f043 0210 	orr.w	r2, r3, #16
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001850:	7ffb      	ldrb	r3, [r7, #31]
}
 8001852:	4618      	mov	r0, r3
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	2000000c 	.word	0x2000000c
 8001860:	053e2d63 	.word	0x053e2d63
 8001864:	50040000 	.word	0x50040000
 8001868:	50040300 	.word	0x50040300
 800186c:	fff0c007 	.word	0xfff0c007

08001870 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fe71 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d14f      	bne.n	8001928 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800188e:	2b01      	cmp	r3, #1
 8001890:	d101      	bne.n	8001896 <HAL_ADC_Start+0x26>
 8001892:	2302      	movs	r3, #2
 8001894:	e04b      	b.n	800192e <HAL_ADC_Start+0xbe>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 fdd0 	bl	8002444 <ADC_Enable>
 80018a4:	4603      	mov	r3, r0
 80018a6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d137      	bne.n	800191e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80018b6:	f023 0301 	bic.w	r3, r3, #1
 80018ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018ce:	d106      	bne.n	80018de <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018d4:	f023 0206 	bic.w	r2, r3, #6
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	65da      	str	r2, [r3, #92]	; 0x5c
 80018dc:	e002      	b.n	80018e4 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	221c      	movs	r2, #28
 80018ea:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2200      	movs	r2, #0
 80018f0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	68db      	ldr	r3, [r3, #12]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d007      	beq.n	8001912 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001906:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800190a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff fdfc 	bl	8001514 <LL_ADC_REG_StartConversion>
 800191c:	e006      	b.n	800192c <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8001926:	e001      	b.n	800192c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001928:	2302      	movs	r3, #2
 800192a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800192c:	7bfb      	ldrb	r3, [r7, #15]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001944:	2b01      	cmp	r3, #1
 8001946:	d101      	bne.n	800194c <HAL_ADC_Stop+0x16>
 8001948:	2302      	movs	r3, #2
 800194a:	e023      	b.n	8001994 <HAL_ADC_Stop+0x5e>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2201      	movs	r2, #1
 8001950:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001954:	2103      	movs	r1, #3
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 fcb8 	bl	80022cc <ADC_ConversionStop>
 800195c:	4603      	mov	r3, r0
 800195e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d111      	bne.n	800198a <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 fdf2 	bl	8002550 <ADC_Disable>
 800196c:	4603      	mov	r3, r0
 800196e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001970:	7bfb      	ldrb	r3, [r7, #15]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d109      	bne.n	800198a <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800197a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800197e:	f023 0301 	bic.w	r3, r3, #1
 8001982:	f043 0201 	orr.w	r2, r3, #1
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8001992:	7bfb      	ldrb	r3, [r7, #15]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	2b08      	cmp	r3, #8
 80019ac:	d102      	bne.n	80019b4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80019ae:	2308      	movs	r3, #8
 80019b0:	617b      	str	r3, [r7, #20]
 80019b2:	e010      	b.n	80019d6 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d007      	beq.n	80019d2 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c6:	f043 0220 	orr.w	r2, r3, #32
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e06f      	b.n	8001ab2 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80019d2:	2304      	movs	r3, #4
 80019d4:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80019d6:	f7ff fba7 	bl	8001128 <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019dc:	e021      	b.n	8001a22 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019e4:	d01d      	beq.n	8001a22 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80019e6:	f7ff fb9f 	bl	8001128 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d302      	bcc.n	80019fc <HAL_ADC_PollForConversion+0x60>
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d112      	bne.n	8001a22 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d10b      	bne.n	8001a22 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0e:	f043 0204 	orr.w	r2, r3, #4
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	659a      	str	r2, [r3, #88]	; 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e047      	b.n	8001ab2 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0d6      	beq.n	80019de <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a34:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fc3d 	bl	80012c0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d01c      	beq.n	8001a86 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7e5b      	ldrb	r3, [r3, #25]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d118      	bne.n	8001a86 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0308 	and.w	r3, r3, #8
 8001a5e:	2b08      	cmp	r3, #8
 8001a60:	d111      	bne.n	8001a86 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d105      	bne.n	8001a86 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a7e:	f043 0201 	orr.w	r2, r3, #1
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	659a      	str	r2, [r3, #88]	; 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	2b08      	cmp	r3, #8
 8001a92:	d104      	bne.n	8001a9e <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2208      	movs	r2, #8
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	e008      	b.n	8001ab0 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d103      	bne.n	8001ab0 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	220c      	movs	r2, #12
 8001aae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b0b6      	sub	sp, #216	; 0xd8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d101      	bne.n	8001af6 <HAL_ADC_ConfigChannel+0x22>
 8001af2:	2302      	movs	r3, #2
 8001af4:	e3d5      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x7ce>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2201      	movs	r2, #1
 8001afa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff fd2e 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f040 83ba 	bne.w	8002284 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b05      	cmp	r3, #5
 8001b16:	d824      	bhi.n	8001b62 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	3b02      	subs	r3, #2
 8001b1e:	2b03      	cmp	r3, #3
 8001b20:	d81b      	bhi.n	8001b5a <HAL_ADC_ConfigChannel+0x86>
 8001b22:	a201      	add	r2, pc, #4	; (adr r2, 8001b28 <HAL_ADC_ConfigChannel+0x54>)
 8001b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b28:	08001b39 	.word	0x08001b39
 8001b2c:	08001b41 	.word	0x08001b41
 8001b30:	08001b49 	.word	0x08001b49
 8001b34:	08001b51 	.word	0x08001b51
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	220c      	movs	r2, #12
 8001b3c:	605a      	str	r2, [r3, #4]
          break;
 8001b3e:	e011      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	2212      	movs	r2, #18
 8001b44:	605a      	str	r2, [r3, #4]
          break;
 8001b46:	e00d      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	2218      	movs	r2, #24
 8001b4c:	605a      	str	r2, [r3, #4]
          break;
 8001b4e:	e009      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b56:	605a      	str	r2, [r3, #4]
          break;
 8001b58:	e004      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	2206      	movs	r2, #6
 8001b5e:	605a      	str	r2, [r3, #4]
          break;
 8001b60:	e000      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001b62:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6818      	ldr	r0, [r3, #0]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	6859      	ldr	r1, [r3, #4]
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	f7ff fbb8 	bl	80012e6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff fcf2 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8001b80:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fd12 	bl	80015b2 <LL_ADC_INJ_IsConversionOngoing>
 8001b8e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b92:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f040 81c1 	bne.w	8001f1e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	f040 81bc 	bne.w	8001f1e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001bae:	d10f      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6818      	ldr	r0, [r3, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f7ff fbbf 	bl	800133e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fb66 	bl	800129a <LL_ADC_SetSamplingTimeCommonConfig>
 8001bce:	e00e      	b.n	8001bee <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	6819      	ldr	r1, [r3, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	f7ff fbae 	bl	800133e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2100      	movs	r1, #0
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fb56 	bl	800129a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	08db      	lsrs	r3, r3, #3
 8001bfa:	f003 0303 	and.w	r3, r3, #3
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d00a      	beq.n	8001c26 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6818      	ldr	r0, [r3, #0]
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	6919      	ldr	r1, [r3, #16]
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c20:	f7ff fae6 	bl	80011f0 <LL_ADC_SetOffset>
 8001c24:	e17b      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fb03 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d10a      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x17e>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff faf8 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	0e9b      	lsrs	r3, r3, #26
 8001c4c:	f003 021f 	and.w	r2, r3, #31
 8001c50:	e01e      	b.n	8001c90 <HAL_ADC_ConfigChannel+0x1bc>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2100      	movs	r1, #0
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff faed 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c68:	fa93 f3a3 	rbit	r3, r3
 8001c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001c74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8001c80:	2320      	movs	r3, #32
 8001c82:	e004      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8001c84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c88:	fab3 f383 	clz	r3, r3
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d105      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x1d4>
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	0e9b      	lsrs	r3, r3, #26
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	e018      	b.n	8001cda <HAL_ADC_ConfigChannel+0x206>
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001cc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001cc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8001ccc:	2320      	movs	r3, #32
 8001cce:	e004      	b.n	8001cda <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8001cd0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cd4:	fab3 f383 	clz	r3, r3
 8001cd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d106      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fabc 	bl	8001264 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff faa0 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d10a      	bne.n	8001d18 <HAL_ADC_ConfigChannel+0x244>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2101      	movs	r1, #1
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fa95 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	0e9b      	lsrs	r3, r3, #26
 8001d12:	f003 021f 	and.w	r2, r3, #31
 8001d16:	e01e      	b.n	8001d56 <HAL_ADC_ConfigChannel+0x282>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fa8a 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001d24:	4603      	mov	r3, r0
 8001d26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001d36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001d3a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001d3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8001d46:	2320      	movs	r3, #32
 8001d48:	e004      	b.n	8001d54 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8001d4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d4e:	fab3 f383 	clz	r3, r3
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d105      	bne.n	8001d6e <HAL_ADC_ConfigChannel+0x29a>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	0e9b      	lsrs	r3, r3, #26
 8001d68:	f003 031f 	and.w	r3, r3, #31
 8001d6c:	e018      	b.n	8001da0 <HAL_ADC_ConfigChannel+0x2cc>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d7a:	fa93 f3a3 	rbit	r3, r3
 8001d7e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001d82:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001d86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001d8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8001d92:	2320      	movs	r3, #32
 8001d94:	e004      	b.n	8001da0 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8001d96:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d9a:	fab3 f383 	clz	r3, r3
 8001d9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d106      	bne.n	8001db2 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2200      	movs	r2, #0
 8001daa:	2101      	movs	r1, #1
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fa59 	bl	8001264 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2102      	movs	r1, #2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fa3d 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d10a      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x30a>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2102      	movs	r1, #2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff fa32 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	0e9b      	lsrs	r3, r3, #26
 8001dd8:	f003 021f 	and.w	r2, r3, #31
 8001ddc:	e01e      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x348>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2102      	movs	r1, #2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fa27 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001dea:	4603      	mov	r3, r0
 8001dec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001df4:	fa93 f3a3 	rbit	r3, r3
 8001df8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001e00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001e04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8001e0c:	2320      	movs	r3, #32
 8001e0e:	e004      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8001e10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e14:	fab3 f383 	clz	r3, r3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x360>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	0e9b      	lsrs	r3, r3, #26
 8001e2e:	f003 031f 	and.w	r3, r3, #31
 8001e32:	e016      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x38e>
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e40:	fa93 f3a3 	rbit	r3, r3
 8001e44:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001e46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001e4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8001e54:	2320      	movs	r3, #32
 8001e56:	e004      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8001e58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e5c:	fab3 f383 	clz	r3, r3
 8001e60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d106      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2102      	movs	r1, #2
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff f9f8 	bl	8001264 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2103      	movs	r1, #3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff f9dc 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001e80:	4603      	mov	r3, r0
 8001e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10a      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x3cc>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2103      	movs	r1, #3
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff f9d1 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001e96:	4603      	mov	r3, r0
 8001e98:	0e9b      	lsrs	r3, r3, #26
 8001e9a:	f003 021f 	and.w	r2, r3, #31
 8001e9e:	e017      	b.n	8001ed0 <HAL_ADC_ConfigChannel+0x3fc>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2103      	movs	r1, #3
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff f9c6 	bl	8001238 <LL_ADC_GetOffsetChannel>
 8001eac:	4603      	mov	r3, r0
 8001eae:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001eb2:	fa93 f3a3 	rbit	r3, r3
 8001eb6:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001eb8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001eba:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001ebc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8001ec2:	2320      	movs	r3, #32
 8001ec4:	e003      	b.n	8001ece <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8001ec6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ec8:	fab3 f383 	clz	r3, r3
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d105      	bne.n	8001ee8 <HAL_ADC_ConfigChannel+0x414>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	0e9b      	lsrs	r3, r3, #26
 8001ee2:	f003 031f 	and.w	r3, r3, #31
 8001ee6:	e011      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x438>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ef0:	fa93 f3a3 	rbit	r3, r3
 8001ef4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001ef6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ef8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001f00:	2320      	movs	r3, #32
 8001f02:	e003      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8001f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f06:	fab3 f383 	clz	r3, r3
 8001f0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d106      	bne.n	8001f1e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2200      	movs	r2, #0
 8001f16:	2103      	movs	r1, #3
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff f9a3 	bl	8001264 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fad0 	bl	80014c8 <LL_ADC_IsEnabled>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f040 8140 	bne.w	80021b0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	6819      	ldr	r1, [r3, #0]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f7ff fa29 	bl	8001394 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	4a8f      	ldr	r2, [pc, #572]	; (8002184 <HAL_ADC_ConfigChannel+0x6b0>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	f040 8131 	bne.w	80021b0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d10b      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x4a2>
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	0e9b      	lsrs	r3, r3, #26
 8001f64:	3301      	adds	r3, #1
 8001f66:	f003 031f 	and.w	r3, r3, #31
 8001f6a:	2b09      	cmp	r3, #9
 8001f6c:	bf94      	ite	ls
 8001f6e:	2301      	movls	r3, #1
 8001f70:	2300      	movhi	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	e019      	b.n	8001faa <HAL_ADC_ConfigChannel+0x4d6>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f7e:	fa93 f3a3 	rbit	r3, r3
 8001f82:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001f84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f86:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001f88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d101      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8001f8e:	2320      	movs	r3, #32
 8001f90:	e003      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8001f92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f94:	fab3 f383 	clz	r3, r3
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	2b09      	cmp	r3, #9
 8001fa2:	bf94      	ite	ls
 8001fa4:	2301      	movls	r3, #1
 8001fa6:	2300      	movhi	r3, #0
 8001fa8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d079      	beq.n	80020a2 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d107      	bne.n	8001fca <HAL_ADC_ConfigChannel+0x4f6>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	0e9b      	lsrs	r3, r3, #26
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	069b      	lsls	r3, r3, #26
 8001fc4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fc8:	e015      	b.n	8001ff6 <HAL_ADC_ConfigChannel+0x522>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001fd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fda:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001fdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e003      	b.n	8001fee <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8001fe6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fe8:	fab3 f383 	clz	r3, r3
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	069b      	lsls	r3, r3, #26
 8001ff2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d109      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x542>
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	0e9b      	lsrs	r3, r3, #26
 8002008:	3301      	adds	r3, #1
 800200a:	f003 031f 	and.w	r3, r3, #31
 800200e:	2101      	movs	r1, #1
 8002010:	fa01 f303 	lsl.w	r3, r1, r3
 8002014:	e017      	b.n	8002046 <HAL_ADC_ConfigChannel+0x572>
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002024:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002026:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002028:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800202e:	2320      	movs	r3, #32
 8002030:	e003      	b.n	800203a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002032:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002034:	fab3 f383 	clz	r3, r3
 8002038:	b2db      	uxtb	r3, r3
 800203a:	3301      	adds	r3, #1
 800203c:	f003 031f 	and.w	r3, r3, #31
 8002040:	2101      	movs	r1, #1
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	ea42 0103 	orr.w	r1, r2, r3
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10a      	bne.n	800206c <HAL_ADC_ConfigChannel+0x598>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	0e9b      	lsrs	r3, r3, #26
 800205c:	3301      	adds	r3, #1
 800205e:	f003 021f 	and.w	r2, r3, #31
 8002062:	4613      	mov	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4413      	add	r3, r2
 8002068:	051b      	lsls	r3, r3, #20
 800206a:	e018      	b.n	800209e <HAL_ADC_ConfigChannel+0x5ca>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002074:	fa93 f3a3 	rbit	r3, r3
 8002078:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800207a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800207c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800207e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8002084:	2320      	movs	r3, #32
 8002086:	e003      	b.n	8002090 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8002088:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800208a:	fab3 f383 	clz	r3, r3
 800208e:	b2db      	uxtb	r3, r3
 8002090:	3301      	adds	r3, #1
 8002092:	f003 021f 	and.w	r2, r3, #31
 8002096:	4613      	mov	r3, r2
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	4413      	add	r3, r2
 800209c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800209e:	430b      	orrs	r3, r1
 80020a0:	e081      	b.n	80021a6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d107      	bne.n	80020be <HAL_ADC_ConfigChannel+0x5ea>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	0e9b      	lsrs	r3, r3, #26
 80020b4:	3301      	adds	r3, #1
 80020b6:	069b      	lsls	r3, r3, #26
 80020b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020bc:	e015      	b.n	80020ea <HAL_ADC_ConfigChannel+0x616>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80020cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ce:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80020d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80020d6:	2320      	movs	r3, #32
 80020d8:	e003      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80020da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020dc:	fab3 f383 	clz	r3, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	3301      	adds	r3, #1
 80020e4:	069b      	lsls	r3, r3, #26
 80020e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d109      	bne.n	800210a <HAL_ADC_ConfigChannel+0x636>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	0e9b      	lsrs	r3, r3, #26
 80020fc:	3301      	adds	r3, #1
 80020fe:	f003 031f 	and.w	r3, r3, #31
 8002102:	2101      	movs	r1, #1
 8002104:	fa01 f303 	lsl.w	r3, r1, r3
 8002108:	e017      	b.n	800213a <HAL_ADC_ConfigChannel+0x666>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002110:	6a3b      	ldr	r3, [r7, #32]
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	61fb      	str	r3, [r7, #28]
  return result;
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002122:	2320      	movs	r3, #32
 8002124:	e003      	b.n	800212e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8002126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002128:	fab3 f383 	clz	r3, r3
 800212c:	b2db      	uxtb	r3, r3
 800212e:	3301      	adds	r3, #1
 8002130:	f003 031f 	and.w	r3, r3, #31
 8002134:	2101      	movs	r1, #1
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	ea42 0103 	orr.w	r1, r2, r3
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10d      	bne.n	8002166 <HAL_ADC_ConfigChannel+0x692>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	0e9b      	lsrs	r3, r3, #26
 8002150:	3301      	adds	r3, #1
 8002152:	f003 021f 	and.w	r2, r3, #31
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	3b1e      	subs	r3, #30
 800215e:	051b      	lsls	r3, r3, #20
 8002160:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002164:	e01e      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x6d0>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa93 f3a3 	rbit	r3, r3
 8002172:	613b      	str	r3, [r7, #16]
  return result;
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d104      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800217e:	2320      	movs	r3, #32
 8002180:	e006      	b.n	8002190 <HAL_ADC_ConfigChannel+0x6bc>
 8002182:	bf00      	nop
 8002184:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	fab3 f383 	clz	r3, r3
 800218e:	b2db      	uxtb	r3, r3
 8002190:	3301      	adds	r3, #1
 8002192:	f003 021f 	and.w	r2, r3, #31
 8002196:	4613      	mov	r3, r2
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	4413      	add	r3, r2
 800219c:	3b1e      	subs	r3, #30
 800219e:	051b      	lsls	r3, r3, #20
 80021a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a4:	430b      	orrs	r3, r1
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	6892      	ldr	r2, [r2, #8]
 80021aa:	4619      	mov	r1, r3
 80021ac:	f7ff f8c7 	bl	800133e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4b3d      	ldr	r3, [pc, #244]	; (80022ac <HAL_ADC_ConfigChannel+0x7d8>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d06c      	beq.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021bc:	483c      	ldr	r0, [pc, #240]	; (80022b0 <HAL_ADC_ConfigChannel+0x7dc>)
 80021be:	f7ff f809 	bl	80011d4 <LL_ADC_GetCommonPathInternalCh>
 80021c2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a3a      	ldr	r2, [pc, #232]	; (80022b4 <HAL_ADC_ConfigChannel+0x7e0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d127      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d121      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a35      	ldr	r2, [pc, #212]	; (80022b8 <HAL_ADC_ConfigChannel+0x7e4>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d157      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021ee:	4619      	mov	r1, r3
 80021f0:	482f      	ldr	r0, [pc, #188]	; (80022b0 <HAL_ADC_ConfigChannel+0x7dc>)
 80021f2:	f7fe ffdc 	bl	80011ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021f6:	4b31      	ldr	r3, [pc, #196]	; (80022bc <HAL_ADC_ConfigChannel+0x7e8>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	099b      	lsrs	r3, r3, #6
 80021fc:	4a30      	ldr	r2, [pc, #192]	; (80022c0 <HAL_ADC_ConfigChannel+0x7ec>)
 80021fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002202:	099b      	lsrs	r3, r3, #6
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	4613      	mov	r3, r2
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	4413      	add	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002210:	e002      	b.n	8002218 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	3b01      	subs	r3, #1
 8002216:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f9      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800221e:	e03a      	b.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a27      	ldr	r2, [pc, #156]	; (80022c4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d113      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x77e>
 800222a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800222e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10d      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a1f      	ldr	r2, [pc, #124]	; (80022b8 <HAL_ADC_ConfigChannel+0x7e4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d12a      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002240:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002244:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002248:	4619      	mov	r1, r3
 800224a:	4819      	ldr	r0, [pc, #100]	; (80022b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800224c:	f7fe ffaf 	bl	80011ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002250:	e021      	b.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a1c      	ldr	r2, [pc, #112]	; (80022c8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d11c      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800225c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002260:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d116      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a12      	ldr	r2, [pc, #72]	; (80022b8 <HAL_ADC_ConfigChannel+0x7e4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d111      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002272:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002276:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800227a:	4619      	mov	r1, r3
 800227c:	480c      	ldr	r0, [pc, #48]	; (80022b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800227e:	f7fe ff96 	bl	80011ae <LL_ADC_SetCommonPathInternalCh>
 8002282:	e008      	b.n	8002296 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002288:	f043 0220 	orr.w	r2, r3, #32
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800229e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	37d8      	adds	r7, #216	; 0xd8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	80080000 	.word	0x80080000
 80022b0:	50040300 	.word	0x50040300
 80022b4:	c7520000 	.word	0xc7520000
 80022b8:	50040000 	.word	0x50040000
 80022bc:	2000000c 	.word	0x2000000c
 80022c0:	053e2d63 	.word	0x053e2d63
 80022c4:	cb840000 	.word	0xcb840000
 80022c8:	80000001 	.word	0x80000001

080022cc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff f93e 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 80022e8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff f95f 	bl	80015b2 <LL_ADC_INJ_IsConversionOngoing>
 80022f4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d103      	bne.n	8002304 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 8098 	beq.w	8002434 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d02a      	beq.n	8002368 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	7e5b      	ldrb	r3, [r3, #25]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d126      	bne.n	8002368 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	7e1b      	ldrb	r3, [r3, #24]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d122      	bne.n	8002368 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002322:	2301      	movs	r3, #1
 8002324:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002326:	e014      	b.n	8002352 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	4a45      	ldr	r2, [pc, #276]	; (8002440 <ADC_ConversionStop+0x174>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d90d      	bls.n	800234c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002334:	f043 0210 	orr.w	r2, r3, #16
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002340:	f043 0201 	orr.w	r2, r3, #1
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e074      	b.n	8002436 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	3301      	adds	r3, #1
 8002350:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800235c:	2b40      	cmp	r3, #64	; 0x40
 800235e:	d1e3      	bne.n	8002328 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2240      	movs	r2, #64	; 0x40
 8002366:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d014      	beq.n	8002398 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff f8f6 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00c      	beq.n	8002398 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff f8b3 	bl	80014ee <LL_ADC_IsDisableOngoing>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d104      	bne.n	8002398 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff f8d2 	bl	800153c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d014      	beq.n	80023c8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff f905 	bl	80015b2 <LL_ADC_INJ_IsConversionOngoing>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00c      	beq.n	80023c8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff f89b 	bl	80014ee <LL_ADC_IsDisableOngoing>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d104      	bne.n	80023c8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff f8e1 	bl	800158a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d005      	beq.n	80023da <ADC_ConversionStop+0x10e>
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	2b03      	cmp	r3, #3
 80023d2:	d105      	bne.n	80023e0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80023d4:	230c      	movs	r3, #12
 80023d6:	617b      	str	r3, [r7, #20]
        break;
 80023d8:	e005      	b.n	80023e6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80023da:	2308      	movs	r3, #8
 80023dc:	617b      	str	r3, [r7, #20]
        break;
 80023de:	e002      	b.n	80023e6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80023e0:	2304      	movs	r3, #4
 80023e2:	617b      	str	r3, [r7, #20]
        break;
 80023e4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80023e6:	f7fe fe9f 	bl	8001128 <HAL_GetTick>
 80023ea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023ec:	e01b      	b.n	8002426 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80023ee:	f7fe fe9b 	bl	8001128 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b05      	cmp	r3, #5
 80023fa:	d914      	bls.n	8002426 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	4013      	ands	r3, r2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00d      	beq.n	8002426 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240e:	f043 0210 	orr.w	r2, r3, #16
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e007      	b.n	8002436 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1dc      	bne.n	80023ee <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3720      	adds	r7, #32
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	a33fffff 	.word	0xa33fffff

08002444 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800244c:	2300      	movs	r3, #0
 800244e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff f837 	bl	80014c8 <LL_ADC_IsEnabled>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d169      	bne.n	8002534 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	4b36      	ldr	r3, [pc, #216]	; (8002540 <ADC_Enable+0xfc>)
 8002468:	4013      	ands	r3, r2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00d      	beq.n	800248a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002472:	f043 0210 	orr.w	r2, r3, #16
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800247e:	f043 0201 	orr.w	r2, r3, #1
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e055      	b.n	8002536 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe fff2 	bl	8001478 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002494:	482b      	ldr	r0, [pc, #172]	; (8002544 <ADC_Enable+0x100>)
 8002496:	f7fe fe9d 	bl	80011d4 <LL_ADC_GetCommonPathInternalCh>
 800249a:	4603      	mov	r3, r0
 800249c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d013      	beq.n	80024cc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024a4:	4b28      	ldr	r3, [pc, #160]	; (8002548 <ADC_Enable+0x104>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	099b      	lsrs	r3, r3, #6
 80024aa:	4a28      	ldr	r2, [pc, #160]	; (800254c <ADC_Enable+0x108>)
 80024ac:	fba2 2303 	umull	r2, r3, r2, r3
 80024b0:	099b      	lsrs	r3, r3, #6
 80024b2:	1c5a      	adds	r2, r3, #1
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80024be:	e002      	b.n	80024c6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	3b01      	subs	r3, #1
 80024c4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1f9      	bne.n	80024c0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80024cc:	f7fe fe2c 	bl	8001128 <HAL_GetTick>
 80024d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024d2:	e028      	b.n	8002526 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe fff5 	bl	80014c8 <LL_ADC_IsEnabled>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d104      	bne.n	80024ee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe ffc5 	bl	8001478 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024ee:	f7fe fe1b 	bl	8001128 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d914      	bls.n	8002526 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b01      	cmp	r3, #1
 8002508:	d00d      	beq.n	8002526 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800250e:	f043 0210 	orr.w	r2, r3, #16
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800251a:	f043 0201 	orr.w	r2, r3, #1
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e007      	b.n	8002536 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	2b01      	cmp	r3, #1
 8002532:	d1cf      	bne.n	80024d4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	8000003f 	.word	0x8000003f
 8002544:	50040300 	.word	0x50040300
 8002548:	2000000c 	.word	0x2000000c
 800254c:	053e2d63 	.word	0x053e2d63

08002550 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe ffc6 	bl	80014ee <LL_ADC_IsDisableOngoing>
 8002562:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe ffad 	bl	80014c8 <LL_ADC_IsEnabled>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d047      	beq.n	8002604 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d144      	bne.n	8002604 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f003 030d 	and.w	r3, r3, #13
 8002584:	2b01      	cmp	r3, #1
 8002586:	d10c      	bne.n	80025a2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe ff87 	bl	80014a0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2203      	movs	r2, #3
 8002598:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800259a:	f7fe fdc5 	bl	8001128 <HAL_GetTick>
 800259e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025a0:	e029      	b.n	80025f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a6:	f043 0210 	orr.w	r2, r3, #16
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b2:	f043 0201 	orr.w	r2, r3, #1
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e023      	b.n	8002606 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80025be:	f7fe fdb3 	bl	8001128 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d914      	bls.n	80025f6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d00d      	beq.n	80025f6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025de:	f043 0210 	orr.w	r2, r3, #16
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ea:	f043 0201 	orr.w	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e007      	b.n	8002606 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1dc      	bne.n	80025be <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002620:	4b0c      	ldr	r3, [pc, #48]	; (8002654 <__NVIC_SetPriorityGrouping+0x44>)
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800262c:	4013      	ands	r3, r2
 800262e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002638:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800263c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002642:	4a04      	ldr	r2, [pc, #16]	; (8002654 <__NVIC_SetPriorityGrouping+0x44>)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	60d3      	str	r3, [r2, #12]
}
 8002648:	bf00      	nop
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800265c:	4b04      	ldr	r3, [pc, #16]	; (8002670 <__NVIC_GetPriorityGrouping+0x18>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	0a1b      	lsrs	r3, r3, #8
 8002662:	f003 0307 	and.w	r3, r3, #7
}
 8002666:	4618      	mov	r0, r3
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	4603      	mov	r3, r0
 800267c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800267e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002682:	2b00      	cmp	r3, #0
 8002684:	db0b      	blt.n	800269e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	f003 021f 	and.w	r2, r3, #31
 800268c:	4907      	ldr	r1, [pc, #28]	; (80026ac <__NVIC_EnableIRQ+0x38>)
 800268e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002692:	095b      	lsrs	r3, r3, #5
 8002694:	2001      	movs	r0, #1
 8002696:	fa00 f202 	lsl.w	r2, r0, r2
 800269a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	e000e100 	.word	0xe000e100

080026b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	6039      	str	r1, [r7, #0]
 80026ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	db0a      	blt.n	80026da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	490c      	ldr	r1, [pc, #48]	; (80026fc <__NVIC_SetPriority+0x4c>)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	0112      	lsls	r2, r2, #4
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	440b      	add	r3, r1
 80026d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d8:	e00a      	b.n	80026f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	4908      	ldr	r1, [pc, #32]	; (8002700 <__NVIC_SetPriority+0x50>)
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	f003 030f 	and.w	r3, r3, #15
 80026e6:	3b04      	subs	r3, #4
 80026e8:	0112      	lsls	r2, r2, #4
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	440b      	add	r3, r1
 80026ee:	761a      	strb	r2, [r3, #24]
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	e000e100 	.word	0xe000e100
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002704:	b480      	push	{r7}
 8002706:	b089      	sub	sp, #36	; 0x24
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f1c3 0307 	rsb	r3, r3, #7
 800271e:	2b04      	cmp	r3, #4
 8002720:	bf28      	it	cs
 8002722:	2304      	movcs	r3, #4
 8002724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3304      	adds	r3, #4
 800272a:	2b06      	cmp	r3, #6
 800272c:	d902      	bls.n	8002734 <NVIC_EncodePriority+0x30>
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3b03      	subs	r3, #3
 8002732:	e000      	b.n	8002736 <NVIC_EncodePriority+0x32>
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43da      	mvns	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	401a      	ands	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800274c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	fa01 f303 	lsl.w	r3, r1, r3
 8002756:	43d9      	mvns	r1, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800275c:	4313      	orrs	r3, r2
         );
}
 800275e:	4618      	mov	r0, r3
 8002760:	3724      	adds	r7, #36	; 0x24
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
	...

0800276c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	3b01      	subs	r3, #1
 8002778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800277c:	d301      	bcc.n	8002782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800277e:	2301      	movs	r3, #1
 8002780:	e00f      	b.n	80027a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002782:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <SysTick_Config+0x40>)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800278a:	210f      	movs	r1, #15
 800278c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002790:	f7ff ff8e 	bl	80026b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002794:	4b05      	ldr	r3, [pc, #20]	; (80027ac <SysTick_Config+0x40>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800279a:	4b04      	ldr	r3, [pc, #16]	; (80027ac <SysTick_Config+0x40>)
 800279c:	2207      	movs	r2, #7
 800279e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	e000e010 	.word	0xe000e010

080027b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff29 	bl	8002610 <__NVIC_SetPriorityGrouping>
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b086      	sub	sp, #24
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	607a      	str	r2, [r7, #4]
 80027d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027d8:	f7ff ff3e 	bl	8002658 <__NVIC_GetPriorityGrouping>
 80027dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	68b9      	ldr	r1, [r7, #8]
 80027e2:	6978      	ldr	r0, [r7, #20]
 80027e4:	f7ff ff8e 	bl	8002704 <NVIC_EncodePriority>
 80027e8:	4602      	mov	r2, r0
 80027ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ee:	4611      	mov	r1, r2
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff ff5d 	bl	80026b0 <__NVIC_SetPriority>
}
 80027f6:	bf00      	nop
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b082      	sub	sp, #8
 8002802:	af00      	add	r7, sp, #0
 8002804:	4603      	mov	r3, r0
 8002806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff ff31 	bl	8002674 <__NVIC_EnableIRQ>
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b082      	sub	sp, #8
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f7ff ffa2 	bl	800276c <SysTick_Config>
 8002828:	4603      	mov	r3, r0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b082      	sub	sp, #8
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e014      	b.n	800286e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	791b      	ldrb	r3, [r3, #4]
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b00      	cmp	r3, #0
 800284c:	d105      	bne.n	800285a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f004 fc25 	bl	80070a4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2202      	movs	r2, #2
 800285e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	795b      	ldrb	r3, [r3, #5]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d101      	bne.n	8002896 <HAL_DAC_Start_DMA+0x1e>
 8002892:	2302      	movs	r3, #2
 8002894:	e0ab      	b.n	80029ee <HAL_DAC_Start_DMA+0x176>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2201      	movs	r2, #1
 800289a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2202      	movs	r2, #2
 80028a0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d12f      	bne.n	8002908 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	4a52      	ldr	r2, [pc, #328]	; (80029f8 <HAL_DAC_Start_DMA+0x180>)
 80028ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	4a51      	ldr	r2, [pc, #324]	; (80029fc <HAL_DAC_Start_DMA+0x184>)
 80028b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	4a50      	ldr	r2, [pc, #320]	; (8002a00 <HAL_DAC_Start_DMA+0x188>)
 80028be:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80028ce:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80028d0:	6a3b      	ldr	r3, [r7, #32]
 80028d2:	2b08      	cmp	r3, #8
 80028d4:	d013      	beq.n	80028fe <HAL_DAC_Start_DMA+0x86>
 80028d6:	6a3b      	ldr	r3, [r7, #32]
 80028d8:	2b08      	cmp	r3, #8
 80028da:	d845      	bhi.n	8002968 <HAL_DAC_Start_DMA+0xf0>
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_DAC_Start_DMA+0x72>
 80028e2:	6a3b      	ldr	r3, [r7, #32]
 80028e4:	2b04      	cmp	r3, #4
 80028e6:	d005      	beq.n	80028f4 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80028e8:	e03e      	b.n	8002968 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	3308      	adds	r3, #8
 80028f0:	613b      	str	r3, [r7, #16]
        break;
 80028f2:	e03c      	b.n	800296e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	330c      	adds	r3, #12
 80028fa:	613b      	str	r3, [r7, #16]
        break;
 80028fc:	e037      	b.n	800296e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	3310      	adds	r3, #16
 8002904:	613b      	str	r3, [r7, #16]
        break;
 8002906:	e032      	b.n	800296e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	4a3d      	ldr	r2, [pc, #244]	; (8002a04 <HAL_DAC_Start_DMA+0x18c>)
 800290e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	4a3c      	ldr	r2, [pc, #240]	; (8002a08 <HAL_DAC_Start_DMA+0x190>)
 8002916:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	4a3b      	ldr	r2, [pc, #236]	; (8002a0c <HAL_DAC_Start_DMA+0x194>)
 800291e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800292e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002930:	6a3b      	ldr	r3, [r7, #32]
 8002932:	2b08      	cmp	r3, #8
 8002934:	d013      	beq.n	800295e <HAL_DAC_Start_DMA+0xe6>
 8002936:	6a3b      	ldr	r3, [r7, #32]
 8002938:	2b08      	cmp	r3, #8
 800293a:	d817      	bhi.n	800296c <HAL_DAC_Start_DMA+0xf4>
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_DAC_Start_DMA+0xd2>
 8002942:	6a3b      	ldr	r3, [r7, #32]
 8002944:	2b04      	cmp	r3, #4
 8002946:	d005      	beq.n	8002954 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002948:	e010      	b.n	800296c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	3314      	adds	r3, #20
 8002950:	613b      	str	r3, [r7, #16]
        break;
 8002952:	e00c      	b.n	800296e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	3318      	adds	r3, #24
 800295a:	613b      	str	r3, [r7, #16]
        break;
 800295c:	e007      	b.n	800296e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	331c      	adds	r3, #28
 8002964:	613b      	str	r3, [r7, #16]
        break;
 8002966:	e002      	b.n	800296e <HAL_DAC_Start_DMA+0xf6>
        break;
 8002968:	bf00      	nop
 800296a:	e000      	b.n	800296e <HAL_DAC_Start_DMA+0xf6>
        break;
 800296c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d111      	bne.n	8002998 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002982:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6898      	ldr	r0, [r3, #8]
 8002988:	6879      	ldr	r1, [r7, #4]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	f000 fb15 	bl	8002fbc <HAL_DMA_Start_IT>
 8002992:	4603      	mov	r3, r0
 8002994:	75fb      	strb	r3, [r7, #23]
 8002996:	e010      	b.n	80029ba <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80029a6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	68d8      	ldr	r0, [r3, #12]
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	f000 fb03 	bl	8002fbc <HAL_DMA_Start_IT>
 80029b6:	4603      	mov	r3, r0
 80029b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80029c0:	7dfb      	ldrb	r3, [r7, #23]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10c      	bne.n	80029e0 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6819      	ldr	r1, [r3, #0]
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f003 0310 	and.w	r3, r3, #16
 80029d2:	2201      	movs	r2, #1
 80029d4:	409a      	lsls	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	e005      	b.n	80029ec <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	f043 0204 	orr.w	r2, r3, #4
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80029ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	08002d59 	.word	0x08002d59
 80029fc:	08002d7b 	.word	0x08002d7b
 8002a00:	08002d97 	.word	0x08002d97
 8002a04:	08002e01 	.word	0x08002e01
 8002a08:	08002e23 	.word	0x08002e23
 8002a0c:	08002e3f 	.word	0x08002e3f

08002a10 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6819      	ldr	r1, [r3, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	43da      	mvns	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	400a      	ands	r2, r1
 8002a36:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6819      	ldr	r1, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	f003 0310 	and.w	r3, r3, #16
 8002a44:	2201      	movs	r2, #1
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	400a      	ands	r2, r1
 8002a52:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10d      	bne.n	8002a76 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f000 fb27 	bl	80030b2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	e00c      	b.n	8002a90 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 fb19 	bl	80030b2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002a8e:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
	...

08002ad8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	795b      	ldrb	r3, [r3, #5]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_DAC_ConfigChannel+0x1c>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e12a      	b.n	8002d4a <HAL_DAC_ConfigChannel+0x272>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2201      	movs	r2, #1
 8002af8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2202      	movs	r2, #2
 8002afe:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2b04      	cmp	r3, #4
 8002b06:	d174      	bne.n	8002bf2 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002b08:	f7fe fb0e 	bl	8001128 <HAL_GetTick>
 8002b0c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d134      	bne.n	8002b7e <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b14:	e011      	b.n	8002b3a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b16:	f7fe fb07 	bl	8001128 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d90a      	bls.n	8002b3a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	f043 0208 	orr.w	r2, r3, #8
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2203      	movs	r2, #3
 8002b34:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e107      	b.n	8002d4a <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e6      	bne.n	8002b16 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8002b48:	2001      	movs	r0, #1
 8002b4a:	f7fe faf9 	bl	8001140 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	69d2      	ldr	r2, [r2, #28]
 8002b56:	641a      	str	r2, [r3, #64]	; 0x40
 8002b58:	e01e      	b.n	8002b98 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b5a:	f7fe fae5 	bl	8001128 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d90a      	bls.n	8002b7e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	f043 0208 	orr.w	r2, r3, #8
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2203      	movs	r2, #3
 8002b78:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e0e5      	b.n	8002d4a <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	dbe8      	blt.n	8002b5a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8002b88:	2001      	movs	r0, #1
 8002b8a:	f7fe fad9 	bl	8001140 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	69d2      	ldr	r2, [r2, #28]
 8002b96:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f003 0310 	and.w	r3, r3, #16
 8002ba4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	ea02 0103 	and.w	r1, r2, r3
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	6a1a      	ldr	r2, [r3, #32]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f003 0310 	and.w	r3, r3, #16
 8002bbc:	409a      	lsls	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f003 0310 	and.w	r3, r3, #16
 8002bd2:	21ff      	movs	r1, #255	; 0xff
 8002bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	ea02 0103 	and.w	r1, r2, r3
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f003 0310 	and.w	r3, r3, #16
 8002be8:	409a      	lsls	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d11d      	bne.n	8002c36 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c00:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	221f      	movs	r2, #31
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	69fa      	ldr	r2, [r7, #28]
 8002c12:	4013      	ands	r3, r2
 8002c14:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f003 0310 	and.w	r3, r3, #16
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	69fa      	ldr	r2, [r7, #28]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	69fa      	ldr	r2, [r7, #28]
 8002c34:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c3c:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f003 0310 	and.w	r3, r3, #16
 8002c44:	2207      	movs	r2, #7
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	69fa      	ldr	r2, [r7, #28]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f003 0310 	and.w	r3, r3, #16
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	69fa      	ldr	r2, [r7, #28]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69fa      	ldr	r2, [r7, #28]
 8002c7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6819      	ldr	r1, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f003 0310 	and.w	r3, r3, #16
 8002c8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	43da      	mvns	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	400a      	ands	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002cae:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	69fa      	ldr	r2, [r7, #28]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69fa      	ldr	r2, [r7, #28]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cda:	d104      	bne.n	8002ce6 <HAL_DAC_ConfigChannel+0x20e>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ce2:	61fb      	str	r3, [r7, #28]
 8002ce4:	e018      	b.n	8002d18 <HAL_DAC_ConfigChannel+0x240>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d104      	bne.n	8002cf8 <HAL_DAC_ConfigChannel+0x220>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002cf4:	61fb      	str	r3, [r7, #28]
 8002cf6:	e00f      	b.n	8002d18 <HAL_DAC_ConfigChannel+0x240>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002cf8:	f001 fcfa 	bl	80046f0 <HAL_RCC_GetHCLKFreq>
 8002cfc:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	4a14      	ldr	r2, [pc, #80]	; (8002d54 <HAL_DAC_ConfigChannel+0x27c>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d904      	bls.n	8002d10 <HAL_DAC_ConfigChannel+0x238>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d0c:	61fb      	str	r3, [r7, #28]
 8002d0e:	e003      	b.n	8002d18 <HAL_DAC_ConfigChannel+0x240>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d16:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	69fa      	ldr	r2, [r7, #28]
 8002d1e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6819      	ldr	r1, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f003 0310 	and.w	r3, r3, #16
 8002d2c:	22c0      	movs	r2, #192	; 0xc0
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43da      	mvns	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	400a      	ands	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3720      	adds	r7, #32
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	04c4b400 	.word	0x04c4b400

08002d58 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d64:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f7ff fe97 	bl	8002a9a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	711a      	strb	r2, [r3, #4]
}
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b084      	sub	sp, #16
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d86:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f7ff fe90 	bl	8002aae <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002d8e:	bf00      	nop
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b084      	sub	sp, #16
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	f043 0204 	orr.w	r2, r3, #4
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff fe86 	bl	8002ac2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2201      	movs	r2, #1
 8002dba:	711a      	strb	r2, [r3, #4]
}
 8002dbc:	bf00      	nop
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f7ff ffd8 	bl	8002dc4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2201      	movs	r2, #1
 8002e18:	711a      	strb	r2, [r3, #4]
}
 8002e1a:	bf00      	nop
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b084      	sub	sp, #16
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f7ff ffd1 	bl	8002dd8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e36:	bf00      	nop
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b084      	sub	sp, #16
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	f043 0204 	orr.w	r2, r3, #4
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f7ff ffc7 	bl	8002dec <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2201      	movs	r2, #1
 8002e62:	711a      	strb	r2, [r3, #4]
}
 8002e64:	bf00      	nop
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e08d      	b.n	8002f9a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	461a      	mov	r2, r3
 8002e84:	4b47      	ldr	r3, [pc, #284]	; (8002fa4 <HAL_DMA_Init+0x138>)
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d80f      	bhi.n	8002eaa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	4b45      	ldr	r3, [pc, #276]	; (8002fa8 <HAL_DMA_Init+0x13c>)
 8002e92:	4413      	add	r3, r2
 8002e94:	4a45      	ldr	r2, [pc, #276]	; (8002fac <HAL_DMA_Init+0x140>)
 8002e96:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9a:	091b      	lsrs	r3, r3, #4
 8002e9c:	009a      	lsls	r2, r3, #2
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a42      	ldr	r2, [pc, #264]	; (8002fb0 <HAL_DMA_Init+0x144>)
 8002ea6:	641a      	str	r2, [r3, #64]	; 0x40
 8002ea8:	e00e      	b.n	8002ec8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	461a      	mov	r2, r3
 8002eb0:	4b40      	ldr	r3, [pc, #256]	; (8002fb4 <HAL_DMA_Init+0x148>)
 8002eb2:	4413      	add	r3, r2
 8002eb4:	4a3d      	ldr	r2, [pc, #244]	; (8002fac <HAL_DMA_Init+0x140>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	091b      	lsrs	r3, r3, #4
 8002ebc:	009a      	lsls	r2, r3, #2
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a3c      	ldr	r2, [pc, #240]	; (8002fb8 <HAL_DMA_Init+0x14c>)
 8002ec6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ee2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ef8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 fa12 	bl	8003344 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f28:	d102      	bne.n	8002f30 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002f44:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d010      	beq.n	8002f70 <HAL_DMA_Init+0x104>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d80c      	bhi.n	8002f70 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 fa32 	bl	80033c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	e008      	b.n	8002f82 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40020407 	.word	0x40020407
 8002fa8:	bffdfff8 	.word	0xbffdfff8
 8002fac:	cccccccd 	.word	0xcccccccd
 8002fb0:	40020000 	.word	0x40020000
 8002fb4:	bffdfbf8 	.word	0xbffdfbf8
 8002fb8:	40020400 	.word	0x40020400

08002fbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d101      	bne.n	8002fdc <HAL_DMA_Start_IT+0x20>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	e066      	b.n	80030aa <HAL_DMA_Start_IT+0xee>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d155      	bne.n	800309c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f022 0201 	bic.w	r2, r2, #1
 800300c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 f957 	bl	80032c8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	2b00      	cmp	r3, #0
 8003020:	d008      	beq.n	8003034 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f042 020e 	orr.w	r2, r2, #14
 8003030:	601a      	str	r2, [r3, #0]
 8003032:	e00f      	b.n	8003054 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0204 	bic.w	r2, r2, #4
 8003042:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 020a 	orr.w	r2, r2, #10
 8003052:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d007      	beq.n	8003072 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800306c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003070:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003076:	2b00      	cmp	r3, #0
 8003078:	d007      	beq.n	800308a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003084:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003088:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f042 0201 	orr.w	r2, r2, #1
 8003098:	601a      	str	r2, [r3, #0]
 800309a:	e005      	b.n	80030a8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80030a4:	2302      	movs	r3, #2
 80030a6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80030a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b085      	sub	sp, #20
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d008      	beq.n	80030dc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2204      	movs	r2, #4
 80030ce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e040      	b.n	800315e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 020e 	bic.w	r2, r2, #14
 80030ea:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030fa:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0201 	bic.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003110:	f003 021c 	and.w	r2, r3, #28
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	2101      	movs	r1, #1
 800311a:	fa01 f202 	lsl.w	r2, r1, r2
 800311e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003128:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00c      	beq.n	800314c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003140:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800314a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800315c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800315e:	4618      	mov	r0, r3
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b084      	sub	sp, #16
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003186:	f003 031c 	and.w	r3, r3, #28
 800318a:	2204      	movs	r2, #4
 800318c:	409a      	lsls	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	4013      	ands	r3, r2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d026      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x7a>
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d021      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0320 	and.w	r3, r3, #32
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d107      	bne.n	80031be <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0204 	bic.w	r2, r2, #4
 80031bc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c2:	f003 021c 	and.w	r2, r3, #28
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ca:	2104      	movs	r1, #4
 80031cc:	fa01 f202 	lsl.w	r2, r1, r2
 80031d0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d071      	beq.n	80032be <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80031e2:	e06c      	b.n	80032be <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e8:	f003 031c 	and.w	r3, r3, #28
 80031ec:	2202      	movs	r2, #2
 80031ee:	409a      	lsls	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	4013      	ands	r3, r2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d02e      	beq.n	8003256 <HAL_DMA_IRQHandler+0xec>
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d029      	beq.n	8003256 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	d10b      	bne.n	8003228 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 020a 	bic.w	r2, r2, #10
 800321e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800322c:	f003 021c 	and.w	r2, r3, #28
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	2102      	movs	r1, #2
 8003236:	fa01 f202 	lsl.w	r2, r1, r2
 800323a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003248:	2b00      	cmp	r3, #0
 800324a:	d038      	beq.n	80032be <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003254:	e033      	b.n	80032be <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325a:	f003 031c 	and.w	r3, r3, #28
 800325e:	2208      	movs	r2, #8
 8003260:	409a      	lsls	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	4013      	ands	r3, r2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d02a      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x156>
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f003 0308 	and.w	r3, r3, #8
 8003270:	2b00      	cmp	r3, #0
 8003272:	d025      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 020e 	bic.w	r2, r2, #14
 8003282:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003288:	f003 021c 	and.w	r2, r3, #28
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	2101      	movs	r1, #1
 8003292:	fa01 f202 	lsl.w	r2, r1, r2
 8003296:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d004      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80032be:	bf00      	nop
 80032c0:	bf00      	nop
}
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80032de:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d004      	beq.n	80032f2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ec:	68fa      	ldr	r2, [r7, #12]
 80032ee:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80032f0:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f6:	f003 021c 	and.w	r2, r3, #28
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fe:	2101      	movs	r1, #1
 8003300:	fa01 f202 	lsl.w	r2, r1, r2
 8003304:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2b10      	cmp	r3, #16
 8003314:	d108      	bne.n	8003328 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003326:	e007      	b.n	8003338 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	60da      	str	r2, [r3, #12]
}
 8003338:	bf00      	nop
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	461a      	mov	r2, r3
 8003352:	4b17      	ldr	r3, [pc, #92]	; (80033b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003354:	429a      	cmp	r2, r3
 8003356:	d80a      	bhi.n	800336e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335c:	089b      	lsrs	r3, r3, #2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003364:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6493      	str	r3, [r2, #72]	; 0x48
 800336c:	e007      	b.n	800337e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003372:	089b      	lsrs	r3, r3, #2
 8003374:	009a      	lsls	r2, r3, #2
 8003376:	4b0f      	ldr	r3, [pc, #60]	; (80033b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003378:	4413      	add	r3, r2
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	b2db      	uxtb	r3, r3
 8003384:	3b08      	subs	r3, #8
 8003386:	4a0c      	ldr	r2, [pc, #48]	; (80033b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003388:	fba2 2303 	umull	r2, r3, r2, r3
 800338c:	091b      	lsrs	r3, r3, #4
 800338e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a0a      	ldr	r2, [pc, #40]	; (80033bc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003394:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f003 031f 	and.w	r3, r3, #31
 800339c:	2201      	movs	r2, #1
 800339e:	409a      	lsls	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80033a4:	bf00      	nop
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	40020407 	.word	0x40020407
 80033b4:	4002081c 	.word	0x4002081c
 80033b8:	cccccccd 	.word	0xcccccccd
 80033bc:	40020880 	.word	0x40020880

080033c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	461a      	mov	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a08      	ldr	r2, [pc, #32]	; (8003404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80033e2:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	f003 0303 	and.w	r3, r3, #3
 80033ec:	2201      	movs	r2, #1
 80033ee:	409a      	lsls	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80033f4:	bf00      	nop
 80033f6:	3714      	adds	r7, #20
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	1000823f 	.word	0x1000823f
 8003404:	40020940 	.word	0x40020940

08003408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003408:	b480      	push	{r7}
 800340a:	b087      	sub	sp, #28
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003416:	e166      	b.n	80036e6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	2101      	movs	r1, #1
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	fa01 f303 	lsl.w	r3, r1, r3
 8003424:	4013      	ands	r3, r2
 8003426:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	f000 8158 	beq.w	80036e0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	2b01      	cmp	r3, #1
 800343a:	d005      	beq.n	8003448 <HAL_GPIO_Init+0x40>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f003 0303 	and.w	r3, r3, #3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d130      	bne.n	80034aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	2203      	movs	r2, #3
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	43db      	mvns	r3, r3
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	4013      	ands	r3, r2
 800345e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800347e:	2201      	movs	r2, #1
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	43db      	mvns	r3, r3
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	4013      	ands	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	091b      	lsrs	r3, r3, #4
 8003494:	f003 0201 	and.w	r2, r3, #1
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	d017      	beq.n	80034e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	2203      	movs	r2, #3
 80034c2:	fa02 f303 	lsl.w	r3, r2, r3
 80034c6:	43db      	mvns	r3, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d123      	bne.n	800353a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	08da      	lsrs	r2, r3, #3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3208      	adds	r2, #8
 80034fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	220f      	movs	r2, #15
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	43db      	mvns	r3, r3
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4013      	ands	r3, r2
 8003514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	691a      	ldr	r2, [r3, #16]
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	08da      	lsrs	r2, r3, #3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	3208      	adds	r2, #8
 8003534:	6939      	ldr	r1, [r7, #16]
 8003536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	2203      	movs	r2, #3
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	43db      	mvns	r3, r3
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	4013      	ands	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f003 0203 	and.w	r2, r3, #3
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003576:	2b00      	cmp	r3, #0
 8003578:	f000 80b2 	beq.w	80036e0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357c:	4b61      	ldr	r3, [pc, #388]	; (8003704 <HAL_GPIO_Init+0x2fc>)
 800357e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003580:	4a60      	ldr	r2, [pc, #384]	; (8003704 <HAL_GPIO_Init+0x2fc>)
 8003582:	f043 0301 	orr.w	r3, r3, #1
 8003586:	6613      	str	r3, [r2, #96]	; 0x60
 8003588:	4b5e      	ldr	r3, [pc, #376]	; (8003704 <HAL_GPIO_Init+0x2fc>)
 800358a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	60bb      	str	r3, [r7, #8]
 8003592:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003594:	4a5c      	ldr	r2, [pc, #368]	; (8003708 <HAL_GPIO_Init+0x300>)
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	089b      	lsrs	r3, r3, #2
 800359a:	3302      	adds	r3, #2
 800359c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f003 0303 	and.w	r3, r3, #3
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	220f      	movs	r2, #15
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	693a      	ldr	r2, [r7, #16]
 80035b4:	4013      	ands	r3, r2
 80035b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80035be:	d02b      	beq.n	8003618 <HAL_GPIO_Init+0x210>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a52      	ldr	r2, [pc, #328]	; (800370c <HAL_GPIO_Init+0x304>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d025      	beq.n	8003614 <HAL_GPIO_Init+0x20c>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a51      	ldr	r2, [pc, #324]	; (8003710 <HAL_GPIO_Init+0x308>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d01f      	beq.n	8003610 <HAL_GPIO_Init+0x208>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a50      	ldr	r2, [pc, #320]	; (8003714 <HAL_GPIO_Init+0x30c>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d019      	beq.n	800360c <HAL_GPIO_Init+0x204>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a4f      	ldr	r2, [pc, #316]	; (8003718 <HAL_GPIO_Init+0x310>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d013      	beq.n	8003608 <HAL_GPIO_Init+0x200>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a4e      	ldr	r2, [pc, #312]	; (800371c <HAL_GPIO_Init+0x314>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00d      	beq.n	8003604 <HAL_GPIO_Init+0x1fc>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a4d      	ldr	r2, [pc, #308]	; (8003720 <HAL_GPIO_Init+0x318>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d007      	beq.n	8003600 <HAL_GPIO_Init+0x1f8>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a4c      	ldr	r2, [pc, #304]	; (8003724 <HAL_GPIO_Init+0x31c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d101      	bne.n	80035fc <HAL_GPIO_Init+0x1f4>
 80035f8:	2307      	movs	r3, #7
 80035fa:	e00e      	b.n	800361a <HAL_GPIO_Init+0x212>
 80035fc:	2308      	movs	r3, #8
 80035fe:	e00c      	b.n	800361a <HAL_GPIO_Init+0x212>
 8003600:	2306      	movs	r3, #6
 8003602:	e00a      	b.n	800361a <HAL_GPIO_Init+0x212>
 8003604:	2305      	movs	r3, #5
 8003606:	e008      	b.n	800361a <HAL_GPIO_Init+0x212>
 8003608:	2304      	movs	r3, #4
 800360a:	e006      	b.n	800361a <HAL_GPIO_Init+0x212>
 800360c:	2303      	movs	r3, #3
 800360e:	e004      	b.n	800361a <HAL_GPIO_Init+0x212>
 8003610:	2302      	movs	r3, #2
 8003612:	e002      	b.n	800361a <HAL_GPIO_Init+0x212>
 8003614:	2301      	movs	r3, #1
 8003616:	e000      	b.n	800361a <HAL_GPIO_Init+0x212>
 8003618:	2300      	movs	r3, #0
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	f002 0203 	and.w	r2, r2, #3
 8003620:	0092      	lsls	r2, r2, #2
 8003622:	4093      	lsls	r3, r2
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	4313      	orrs	r3, r2
 8003628:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800362a:	4937      	ldr	r1, [pc, #220]	; (8003708 <HAL_GPIO_Init+0x300>)
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	089b      	lsrs	r3, r3, #2
 8003630:	3302      	adds	r3, #2
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003638:	4b3b      	ldr	r3, [pc, #236]	; (8003728 <HAL_GPIO_Init+0x320>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	43db      	mvns	r3, r3
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	4013      	ands	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4313      	orrs	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800365c:	4a32      	ldr	r2, [pc, #200]	; (8003728 <HAL_GPIO_Init+0x320>)
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003662:	4b31      	ldr	r3, [pc, #196]	; (8003728 <HAL_GPIO_Init+0x320>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	43db      	mvns	r3, r3
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4013      	ands	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4313      	orrs	r3, r2
 8003684:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003686:	4a28      	ldr	r2, [pc, #160]	; (8003728 <HAL_GPIO_Init+0x320>)
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800368c:	4b26      	ldr	r3, [pc, #152]	; (8003728 <HAL_GPIO_Init+0x320>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	43db      	mvns	r3, r3
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	4013      	ands	r3, r2
 800369a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80036a8:	693a      	ldr	r2, [r7, #16]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80036b0:	4a1d      	ldr	r2, [pc, #116]	; (8003728 <HAL_GPIO_Init+0x320>)
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80036b6:	4b1c      	ldr	r3, [pc, #112]	; (8003728 <HAL_GPIO_Init+0x320>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	43db      	mvns	r3, r3
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4013      	ands	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80036da:	4a13      	ldr	r2, [pc, #76]	; (8003728 <HAL_GPIO_Init+0x320>)
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	3301      	adds	r3, #1
 80036e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	fa22 f303 	lsr.w	r3, r2, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f47f ae91 	bne.w	8003418 <HAL_GPIO_Init+0x10>
  }
}
 80036f6:	bf00      	nop
 80036f8:	bf00      	nop
 80036fa:	371c      	adds	r7, #28
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	40021000 	.word	0x40021000
 8003708:	40010000 	.word	0x40010000
 800370c:	48000400 	.word	0x48000400
 8003710:	48000800 	.word	0x48000800
 8003714:	48000c00 	.word	0x48000c00
 8003718:	48001000 	.word	0x48001000
 800371c:	48001400 	.word	0x48001400
 8003720:	48001800 	.word	0x48001800
 8003724:	48001c00 	.word	0x48001c00
 8003728:	40010400 	.word	0x40010400

0800372c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	460b      	mov	r3, r1
 8003736:	807b      	strh	r3, [r7, #2]
 8003738:	4613      	mov	r3, r2
 800373a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800373c:	787b      	ldrb	r3, [r7, #1]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003742:	887a      	ldrh	r2, [r7, #2]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003748:	e002      	b.n	8003750 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800374a:	887a      	ldrh	r2, [r7, #2]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e081      	b.n	8003872 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d106      	bne.n	8003788 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f003 fcfc 	bl	8007180 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2224      	movs	r2, #36	; 0x24
 800378c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0201 	bic.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d107      	bne.n	80037d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689a      	ldr	r2, [r3, #8]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037d2:	609a      	str	r2, [r3, #8]
 80037d4:	e006      	b.n	80037e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80037e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d104      	bne.n	80037f6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003804:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003808:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68da      	ldr	r2, [r3, #12]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003818:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691a      	ldr	r2, [r3, #16]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	430a      	orrs	r2, r1
 8003832:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69d9      	ldr	r1, [r3, #28]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a1a      	ldr	r2, [r3, #32]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
 8003882:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b20      	cmp	r3, #32
 800388e:	d138      	bne.n	8003902 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800389a:	2302      	movs	r3, #2
 800389c:	e032      	b.n	8003904 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2224      	movs	r2, #36	; 0x24
 80038aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0201 	bic.w	r2, r2, #1
 80038bc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038cc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6819      	ldr	r1, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f042 0201 	orr.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2220      	movs	r2, #32
 80038f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038fe:	2300      	movs	r3, #0
 8003900:	e000      	b.n	8003904 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003902:	2302      	movs	r3, #2
  }
}
 8003904:	4618      	mov	r0, r3
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b20      	cmp	r3, #32
 8003924:	d139      	bne.n	800399a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800392c:	2b01      	cmp	r3, #1
 800392e:	d101      	bne.n	8003934 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003930:	2302      	movs	r3, #2
 8003932:	e033      	b.n	800399c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2224      	movs	r2, #36	; 0x24
 8003940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f022 0201 	bic.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003962:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	021b      	lsls	r3, r3, #8
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	4313      	orrs	r3, r2
 800396c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f042 0201 	orr.w	r2, r2, #1
 8003984:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	e000      	b.n	800399c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800399a:	2302      	movs	r3, #2
  }
}
 800399c:	4618      	mov	r0, r3
 800399e:	3714      	adds	r7, #20
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039ac:	4b0d      	ldr	r3, [pc, #52]	; (80039e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039b8:	d102      	bne.n	80039c0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80039ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039be:	e00b      	b.n	80039d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80039c0:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80039c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ce:	d102      	bne.n	80039d6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80039d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039d4:	e000      	b.n	80039d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80039d6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80039d8:	4618      	mov	r0, r3
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	40007000 	.word	0x40007000

080039e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d141      	bne.n	8003a7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039f6:	4b4b      	ldr	r3, [pc, #300]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a02:	d131      	bne.n	8003a68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a04:	4b47      	ldr	r3, [pc, #284]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a0a:	4a46      	ldr	r2, [pc, #280]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a14:	4b43      	ldr	r3, [pc, #268]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a1c:	4a41      	ldr	r2, [pc, #260]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003a24:	4b40      	ldr	r3, [pc, #256]	; (8003b28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2232      	movs	r2, #50	; 0x32
 8003a2a:	fb02 f303 	mul.w	r3, r2, r3
 8003a2e:	4a3f      	ldr	r2, [pc, #252]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a30:	fba2 2303 	umull	r2, r3, r2, r3
 8003a34:	0c9b      	lsrs	r3, r3, #18
 8003a36:	3301      	adds	r3, #1
 8003a38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a3a:	e002      	b.n	8003a42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a42:	4b38      	ldr	r3, [pc, #224]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4e:	d102      	bne.n	8003a56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1f2      	bne.n	8003a3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a56:	4b33      	ldr	r3, [pc, #204]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a62:	d158      	bne.n	8003b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e057      	b.n	8003b18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a68:	4b2e      	ldr	r3, [pc, #184]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a6e:	4a2d      	ldr	r2, [pc, #180]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003a78:	e04d      	b.n	8003b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a80:	d141      	bne.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a82:	4b28      	ldr	r3, [pc, #160]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a8e:	d131      	bne.n	8003af4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a90:	4b24      	ldr	r3, [pc, #144]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a96:	4a23      	ldr	r2, [pc, #140]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003aa0:	4b20      	ldr	r3, [pc, #128]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003aa8:	4a1e      	ldr	r2, [pc, #120]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003ab0:	4b1d      	ldr	r3, [pc, #116]	; (8003b28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2232      	movs	r2, #50	; 0x32
 8003ab6:	fb02 f303 	mul.w	r3, r2, r3
 8003aba:	4a1c      	ldr	r2, [pc, #112]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003abc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac0:	0c9b      	lsrs	r3, r3, #18
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ac6:	e002      	b.n	8003ace <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ace:	4b15      	ldr	r3, [pc, #84]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ada:	d102      	bne.n	8003ae2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f2      	bne.n	8003ac8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ae2:	4b10      	ldr	r3, [pc, #64]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aee:	d112      	bne.n	8003b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e011      	b.n	8003b18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003af4:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003afa:	4a0a      	ldr	r2, [pc, #40]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b04:	e007      	b.n	8003b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b06:	4b07      	ldr	r3, [pc, #28]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b0e:	4a05      	ldr	r2, [pc, #20]	; (8003b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b10:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b14:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3714      	adds	r7, #20
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr
 8003b24:	40007000 	.word	0x40007000
 8003b28:	2000000c 	.word	0x2000000c
 8003b2c:	431bde83 	.word	0x431bde83

08003b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d102      	bne.n	8003b44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	f000 bc08 	b.w	8004354 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b44:	4b96      	ldr	r3, [pc, #600]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 030c 	and.w	r3, r3, #12
 8003b4c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b4e:	4b94      	ldr	r3, [pc, #592]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 80e4 	beq.w	8003d2e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d007      	beq.n	8003b7c <HAL_RCC_OscConfig+0x4c>
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	2b0c      	cmp	r3, #12
 8003b70:	f040 808b 	bne.w	8003c8a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	f040 8087 	bne.w	8003c8a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b7c:	4b88      	ldr	r3, [pc, #544]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_RCC_OscConfig+0x64>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d101      	bne.n	8003b94 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e3df      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a1a      	ldr	r2, [r3, #32]
 8003b98:	4b81      	ldr	r3, [pc, #516]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0308 	and.w	r3, r3, #8
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d004      	beq.n	8003bae <HAL_RCC_OscConfig+0x7e>
 8003ba4:	4b7e      	ldr	r3, [pc, #504]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bac:	e005      	b.n	8003bba <HAL_RCC_OscConfig+0x8a>
 8003bae:	4b7c      	ldr	r3, [pc, #496]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003bb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bb4:	091b      	lsrs	r3, r3, #4
 8003bb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d223      	bcs.n	8003c06 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a1b      	ldr	r3, [r3, #32]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 fdcc 	bl	8004760 <RCC_SetFlashLatencyFromMSIRange>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e3c0      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bd2:	4b73      	ldr	r3, [pc, #460]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a72      	ldr	r2, [pc, #456]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003bd8:	f043 0308 	orr.w	r3, r3, #8
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4b70      	ldr	r3, [pc, #448]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	496d      	ldr	r1, [pc, #436]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bf0:	4b6b      	ldr	r3, [pc, #428]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	4968      	ldr	r1, [pc, #416]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	604b      	str	r3, [r1, #4]
 8003c04:	e025      	b.n	8003c52 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c06:	4b66      	ldr	r3, [pc, #408]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a65      	ldr	r2, [pc, #404]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c0c:	f043 0308 	orr.w	r3, r3, #8
 8003c10:	6013      	str	r3, [r2, #0]
 8003c12:	4b63      	ldr	r3, [pc, #396]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	4960      	ldr	r1, [pc, #384]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c24:	4b5e      	ldr	r3, [pc, #376]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	021b      	lsls	r3, r3, #8
 8003c32:	495b      	ldr	r1, [pc, #364]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d109      	bne.n	8003c52 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 fd8c 	bl	8004760 <RCC_SetFlashLatencyFromMSIRange>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e380      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c52:	f000 fcc1 	bl	80045d8 <HAL_RCC_GetSysClockFreq>
 8003c56:	4602      	mov	r2, r0
 8003c58:	4b51      	ldr	r3, [pc, #324]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	4950      	ldr	r1, [pc, #320]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c64:	5ccb      	ldrb	r3, [r1, r3]
 8003c66:	f003 031f 	and.w	r3, r3, #31
 8003c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c6e:	4a4e      	ldr	r2, [pc, #312]	; (8003da8 <HAL_RCC_OscConfig+0x278>)
 8003c70:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c72:	4b4e      	ldr	r3, [pc, #312]	; (8003dac <HAL_RCC_OscConfig+0x27c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7fd fa06 	bl	8001088 <HAL_InitTick>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c80:	7bfb      	ldrb	r3, [r7, #15]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d052      	beq.n	8003d2c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	e364      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d032      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c92:	4b43      	ldr	r3, [pc, #268]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a42      	ldr	r2, [pc, #264]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c9e:	f7fd fa43 	bl	8001128 <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ca6:	f7fd fa3f 	bl	8001128 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e34d      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cb8:	4b39      	ldr	r3, [pc, #228]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0f0      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cc4:	4b36      	ldr	r3, [pc, #216]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a35      	ldr	r2, [pc, #212]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cca:	f043 0308 	orr.w	r3, r3, #8
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	4b33      	ldr	r3, [pc, #204]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	4930      	ldr	r1, [pc, #192]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ce2:	4b2f      	ldr	r3, [pc, #188]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	69db      	ldr	r3, [r3, #28]
 8003cee:	021b      	lsls	r3, r3, #8
 8003cf0:	492b      	ldr	r1, [pc, #172]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	604b      	str	r3, [r1, #4]
 8003cf6:	e01a      	b.n	8003d2e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003cf8:	4b29      	ldr	r3, [pc, #164]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a28      	ldr	r2, [pc, #160]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003cfe:	f023 0301 	bic.w	r3, r3, #1
 8003d02:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d04:	f7fd fa10 	bl	8001128 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d0c:	f7fd fa0c 	bl	8001128 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e31a      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d1e:	4b20      	ldr	r3, [pc, #128]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1f0      	bne.n	8003d0c <HAL_RCC_OscConfig+0x1dc>
 8003d2a:	e000      	b.n	8003d2e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d2c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d073      	beq.n	8003e22 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_OscConfig+0x21c>
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	2b0c      	cmp	r3, #12
 8003d44:	d10e      	bne.n	8003d64 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	2b03      	cmp	r3, #3
 8003d4a:	d10b      	bne.n	8003d64 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d4c:	4b14      	ldr	r3, [pc, #80]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d063      	beq.n	8003e20 <HAL_RCC_OscConfig+0x2f0>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d15f      	bne.n	8003e20 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e2f7      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d6c:	d106      	bne.n	8003d7c <HAL_RCC_OscConfig+0x24c>
 8003d6e:	4b0c      	ldr	r3, [pc, #48]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a0b      	ldr	r2, [pc, #44]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d78:	6013      	str	r3, [r2, #0]
 8003d7a:	e025      	b.n	8003dc8 <HAL_RCC_OscConfig+0x298>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d84:	d114      	bne.n	8003db0 <HAL_RCC_OscConfig+0x280>
 8003d86:	4b06      	ldr	r3, [pc, #24]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a05      	ldr	r2, [pc, #20]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d90:	6013      	str	r3, [r2, #0]
 8003d92:	4b03      	ldr	r3, [pc, #12]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a02      	ldr	r2, [pc, #8]	; (8003da0 <HAL_RCC_OscConfig+0x270>)
 8003d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9c:	6013      	str	r3, [r2, #0]
 8003d9e:	e013      	b.n	8003dc8 <HAL_RCC_OscConfig+0x298>
 8003da0:	40021000 	.word	0x40021000
 8003da4:	0800c05c 	.word	0x0800c05c
 8003da8:	2000000c 	.word	0x2000000c
 8003dac:	20000000 	.word	0x20000000
 8003db0:	4ba0      	ldr	r3, [pc, #640]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a9f      	ldr	r2, [pc, #636]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003db6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dba:	6013      	str	r3, [r2, #0]
 8003dbc:	4b9d      	ldr	r3, [pc, #628]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a9c      	ldr	r2, [pc, #624]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003dc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d013      	beq.n	8003df8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd0:	f7fd f9aa 	bl	8001128 <HAL_GetTick>
 8003dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dd6:	e008      	b.n	8003dea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd8:	f7fd f9a6 	bl	8001128 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b64      	cmp	r3, #100	; 0x64
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e2b4      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dea:	4b92      	ldr	r3, [pc, #584]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0f0      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x2a8>
 8003df6:	e014      	b.n	8003e22 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fd f996 	bl	8001128 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e00:	f7fd f992 	bl	8001128 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	; 0x64
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e2a0      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e12:	4b88      	ldr	r3, [pc, #544]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x2d0>
 8003e1e:	e000      	b.n	8003e22 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d060      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	2b04      	cmp	r3, #4
 8003e32:	d005      	beq.n	8003e40 <HAL_RCC_OscConfig+0x310>
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	2b0c      	cmp	r3, #12
 8003e38:	d119      	bne.n	8003e6e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d116      	bne.n	8003e6e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e40:	4b7c      	ldr	r3, [pc, #496]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d005      	beq.n	8003e58 <HAL_RCC_OscConfig+0x328>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e27d      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e58:	4b76      	ldr	r3, [pc, #472]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	691b      	ldr	r3, [r3, #16]
 8003e64:	061b      	lsls	r3, r3, #24
 8003e66:	4973      	ldr	r1, [pc, #460]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e6c:	e040      	b.n	8003ef0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d023      	beq.n	8003ebe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e76:	4b6f      	ldr	r3, [pc, #444]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a6e      	ldr	r2, [pc, #440]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e82:	f7fd f951 	bl	8001128 <HAL_GetTick>
 8003e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e8a:	f7fd f94d 	bl	8001128 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e25b      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e9c:	4b65      	ldr	r3, [pc, #404]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0f0      	beq.n	8003e8a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea8:	4b62      	ldr	r3, [pc, #392]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	061b      	lsls	r3, r3, #24
 8003eb6:	495f      	ldr	r1, [pc, #380]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	604b      	str	r3, [r1, #4]
 8003ebc:	e018      	b.n	8003ef0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ebe:	4b5d      	ldr	r3, [pc, #372]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a5c      	ldr	r2, [pc, #368]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003ec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ec8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eca:	f7fd f92d 	bl	8001128 <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed2:	f7fd f929 	bl	8001128 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e237      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ee4:	4b53      	ldr	r3, [pc, #332]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1f0      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0308 	and.w	r3, r3, #8
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d03c      	beq.n	8003f76 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d01c      	beq.n	8003f3e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f04:	4b4b      	ldr	r3, [pc, #300]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f0a:	4a4a      	ldr	r2, [pc, #296]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f14:	f7fd f908 	bl	8001128 <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f1c:	f7fd f904 	bl	8001128 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e212      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f2e:	4b41      	ldr	r3, [pc, #260]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0ef      	beq.n	8003f1c <HAL_RCC_OscConfig+0x3ec>
 8003f3c:	e01b      	b.n	8003f76 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f3e:	4b3d      	ldr	r3, [pc, #244]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f44:	4a3b      	ldr	r2, [pc, #236]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f46:	f023 0301 	bic.w	r3, r3, #1
 8003f4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4e:	f7fd f8eb 	bl	8001128 <HAL_GetTick>
 8003f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f54:	e008      	b.n	8003f68 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f56:	f7fd f8e7 	bl	8001128 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d901      	bls.n	8003f68 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e1f5      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f68:	4b32      	ldr	r3, [pc, #200]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1ef      	bne.n	8003f56 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 80a6 	beq.w	80040d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f84:	2300      	movs	r3, #0
 8003f86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f88:	4b2a      	ldr	r3, [pc, #168]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d10d      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f94:	4b27      	ldr	r3, [pc, #156]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f98:	4a26      	ldr	r2, [pc, #152]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003f9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f9e:	6593      	str	r3, [r2, #88]	; 0x58
 8003fa0:	4b24      	ldr	r3, [pc, #144]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa8:	60bb      	str	r3, [r7, #8]
 8003faa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fac:	2301      	movs	r3, #1
 8003fae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fb0:	4b21      	ldr	r3, [pc, #132]	; (8004038 <HAL_RCC_OscConfig+0x508>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d118      	bne.n	8003fee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fbc:	4b1e      	ldr	r3, [pc, #120]	; (8004038 <HAL_RCC_OscConfig+0x508>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a1d      	ldr	r2, [pc, #116]	; (8004038 <HAL_RCC_OscConfig+0x508>)
 8003fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fc8:	f7fd f8ae 	bl	8001128 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fd0:	f7fd f8aa 	bl	8001128 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e1b8      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fe2:	4b15      	ldr	r3, [pc, #84]	; (8004038 <HAL_RCC_OscConfig+0x508>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0f0      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d108      	bne.n	8004008 <HAL_RCC_OscConfig+0x4d8>
 8003ff6:	4b0f      	ldr	r3, [pc, #60]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ffc:	4a0d      	ldr	r2, [pc, #52]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8003ffe:	f043 0301 	orr.w	r3, r3, #1
 8004002:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004006:	e029      	b.n	800405c <HAL_RCC_OscConfig+0x52c>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	2b05      	cmp	r3, #5
 800400e:	d115      	bne.n	800403c <HAL_RCC_OscConfig+0x50c>
 8004010:	4b08      	ldr	r3, [pc, #32]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004016:	4a07      	ldr	r2, [pc, #28]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8004018:	f043 0304 	orr.w	r3, r3, #4
 800401c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004020:	4b04      	ldr	r3, [pc, #16]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8004022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004026:	4a03      	ldr	r2, [pc, #12]	; (8004034 <HAL_RCC_OscConfig+0x504>)
 8004028:	f043 0301 	orr.w	r3, r3, #1
 800402c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004030:	e014      	b.n	800405c <HAL_RCC_OscConfig+0x52c>
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000
 8004038:	40007000 	.word	0x40007000
 800403c:	4b9d      	ldr	r3, [pc, #628]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 800403e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004042:	4a9c      	ldr	r2, [pc, #624]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004044:	f023 0301 	bic.w	r3, r3, #1
 8004048:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800404c:	4b99      	ldr	r3, [pc, #612]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004052:	4a98      	ldr	r2, [pc, #608]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004054:	f023 0304 	bic.w	r3, r3, #4
 8004058:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d016      	beq.n	8004092 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004064:	f7fd f860 	bl	8001128 <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800406a:	e00a      	b.n	8004082 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406c:	f7fd f85c 	bl	8001128 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	f241 3288 	movw	r2, #5000	; 0x1388
 800407a:	4293      	cmp	r3, r2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e168      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004082:	4b8c      	ldr	r3, [pc, #560]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0ed      	beq.n	800406c <HAL_RCC_OscConfig+0x53c>
 8004090:	e015      	b.n	80040be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004092:	f7fd f849 	bl	8001128 <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004098:	e00a      	b.n	80040b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409a:	f7fd f845 	bl	8001128 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e151      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040b0:	4b80      	ldr	r3, [pc, #512]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1ed      	bne.n	800409a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040be:	7ffb      	ldrb	r3, [r7, #31]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d105      	bne.n	80040d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040c4:	4b7b      	ldr	r3, [pc, #492]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80040c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040c8:	4a7a      	ldr	r2, [pc, #488]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80040ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0320 	and.w	r3, r3, #32
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d03c      	beq.n	8004156 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d01c      	beq.n	800411e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80040e4:	4b73      	ldr	r3, [pc, #460]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80040e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040ea:	4a72      	ldr	r2, [pc, #456]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80040ec:	f043 0301 	orr.w	r3, r3, #1
 80040f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f4:	f7fd f818 	bl	8001128 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040fc:	f7fd f814 	bl	8001128 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e122      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800410e:	4b69      	ldr	r3, [pc, #420]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004110:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0ef      	beq.n	80040fc <HAL_RCC_OscConfig+0x5cc>
 800411c:	e01b      	b.n	8004156 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800411e:	4b65      	ldr	r3, [pc, #404]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004120:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004124:	4a63      	ldr	r2, [pc, #396]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004126:	f023 0301 	bic.w	r3, r3, #1
 800412a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800412e:	f7fc fffb 	bl	8001128 <HAL_GetTick>
 8004132:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004134:	e008      	b.n	8004148 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004136:	f7fc fff7 	bl	8001128 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e105      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004148:	4b5a      	ldr	r3, [pc, #360]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 800414a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1ef      	bne.n	8004136 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415a:	2b00      	cmp	r3, #0
 800415c:	f000 80f9 	beq.w	8004352 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004164:	2b02      	cmp	r3, #2
 8004166:	f040 80cf 	bne.w	8004308 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800416a:	4b52      	ldr	r3, [pc, #328]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f003 0203 	and.w	r2, r3, #3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417a:	429a      	cmp	r2, r3
 800417c:	d12c      	bne.n	80041d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004188:	3b01      	subs	r3, #1
 800418a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800418c:	429a      	cmp	r2, r3
 800418e:	d123      	bne.n	80041d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800419c:	429a      	cmp	r2, r3
 800419e:	d11b      	bne.n	80041d8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041aa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d113      	bne.n	80041d8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ba:	085b      	lsrs	r3, r3, #1
 80041bc:	3b01      	subs	r3, #1
 80041be:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d109      	bne.n	80041d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	085b      	lsrs	r3, r3, #1
 80041d0:	3b01      	subs	r3, #1
 80041d2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d071      	beq.n	80042bc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	2b0c      	cmp	r3, #12
 80041dc:	d068      	beq.n	80042b0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80041de:	4b35      	ldr	r3, [pc, #212]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d105      	bne.n	80041f6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80041ea:	4b32      	ldr	r3, [pc, #200]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e0ac      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80041fa:	4b2e      	ldr	r3, [pc, #184]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a2d      	ldr	r2, [pc, #180]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004200:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004204:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004206:	f7fc ff8f 	bl	8001128 <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800420e:	f7fc ff8b 	bl	8001128 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e099      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004220:	4b24      	ldr	r3, [pc, #144]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1f0      	bne.n	800420e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800422c:	4b21      	ldr	r3, [pc, #132]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	4b21      	ldr	r3, [pc, #132]	; (80042b8 <HAL_RCC_OscConfig+0x788>)
 8004232:	4013      	ands	r3, r2
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800423c:	3a01      	subs	r2, #1
 800423e:	0112      	lsls	r2, r2, #4
 8004240:	4311      	orrs	r1, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004246:	0212      	lsls	r2, r2, #8
 8004248:	4311      	orrs	r1, r2
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800424e:	0852      	lsrs	r2, r2, #1
 8004250:	3a01      	subs	r2, #1
 8004252:	0552      	lsls	r2, r2, #21
 8004254:	4311      	orrs	r1, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800425a:	0852      	lsrs	r2, r2, #1
 800425c:	3a01      	subs	r2, #1
 800425e:	0652      	lsls	r2, r2, #25
 8004260:	4311      	orrs	r1, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004266:	06d2      	lsls	r2, r2, #27
 8004268:	430a      	orrs	r2, r1
 800426a:	4912      	ldr	r1, [pc, #72]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 800426c:	4313      	orrs	r3, r2
 800426e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004270:	4b10      	ldr	r3, [pc, #64]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a0f      	ldr	r2, [pc, #60]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800427a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800427c:	4b0d      	ldr	r3, [pc, #52]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	4a0c      	ldr	r2, [pc, #48]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 8004282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004286:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004288:	f7fc ff4e 	bl	8001128 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004290:	f7fc ff4a 	bl	8001128 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e058      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042a2:	4b04      	ldr	r3, [pc, #16]	; (80042b4 <HAL_RCC_OscConfig+0x784>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042ae:	e050      	b.n	8004352 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e04f      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
 80042b4:	40021000 	.word	0x40021000
 80042b8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042bc:	4b27      	ldr	r3, [pc, #156]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d144      	bne.n	8004352 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80042c8:	4b24      	ldr	r3, [pc, #144]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a23      	ldr	r2, [pc, #140]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 80042ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042d4:	4b21      	ldr	r3, [pc, #132]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	4a20      	ldr	r2, [pc, #128]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 80042da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042e0:	f7fc ff22 	bl	8001128 <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e8:	f7fc ff1e 	bl	8001128 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e02c      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042fa:	4b18      	ldr	r3, [pc, #96]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0f0      	beq.n	80042e8 <HAL_RCC_OscConfig+0x7b8>
 8004306:	e024      	b.n	8004352 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	2b0c      	cmp	r3, #12
 800430c:	d01f      	beq.n	800434e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800430e:	4b13      	ldr	r3, [pc, #76]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a12      	ldr	r2, [pc, #72]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 8004314:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431a:	f7fc ff05 	bl	8001128 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004322:	f7fc ff01 	bl	8001128 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e00f      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004334:	4b09      	ldr	r3, [pc, #36]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1f0      	bne.n	8004322 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004340:	4b06      	ldr	r3, [pc, #24]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 8004342:	68da      	ldr	r2, [r3, #12]
 8004344:	4905      	ldr	r1, [pc, #20]	; (800435c <HAL_RCC_OscConfig+0x82c>)
 8004346:	4b06      	ldr	r3, [pc, #24]	; (8004360 <HAL_RCC_OscConfig+0x830>)
 8004348:	4013      	ands	r3, r2
 800434a:	60cb      	str	r3, [r1, #12]
 800434c:	e001      	b.n	8004352 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e000      	b.n	8004354 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3720      	adds	r7, #32
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40021000 	.word	0x40021000
 8004360:	feeefffc 	.word	0xfeeefffc

08004364 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d101      	bne.n	800437c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e11d      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800437c:	4b90      	ldr	r3, [pc, #576]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 030f 	and.w	r3, r3, #15
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	429a      	cmp	r2, r3
 8004388:	d910      	bls.n	80043ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438a:	4b8d      	ldr	r3, [pc, #564]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f023 020f 	bic.w	r2, r3, #15
 8004392:	498b      	ldr	r1, [pc, #556]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	4313      	orrs	r3, r2
 8004398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800439a:	4b89      	ldr	r3, [pc, #548]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 030f 	and.w	r3, r3, #15
 80043a2:	683a      	ldr	r2, [r7, #0]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d001      	beq.n	80043ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e105      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d010      	beq.n	80043da <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	4b81      	ldr	r3, [pc, #516]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d908      	bls.n	80043da <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043c8:	4b7e      	ldr	r3, [pc, #504]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	497b      	ldr	r1, [pc, #492]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d079      	beq.n	80044da <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b03      	cmp	r3, #3
 80043ec:	d11e      	bne.n	800442c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ee:	4b75      	ldr	r3, [pc, #468]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e0dc      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80043fe:	f000 fa09 	bl	8004814 <RCC_GetSysClockFreqFromPLLSource>
 8004402:	4603      	mov	r3, r0
 8004404:	4a70      	ldr	r2, [pc, #448]	; (80045c8 <HAL_RCC_ClockConfig+0x264>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d946      	bls.n	8004498 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800440a:	4b6e      	ldr	r3, [pc, #440]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d140      	bne.n	8004498 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004416:	4b6b      	ldr	r3, [pc, #428]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800441e:	4a69      	ldr	r2, [pc, #420]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004420:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004424:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004426:	2380      	movs	r3, #128	; 0x80
 8004428:	617b      	str	r3, [r7, #20]
 800442a:	e035      	b.n	8004498 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	2b02      	cmp	r3, #2
 8004432:	d107      	bne.n	8004444 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004434:	4b63      	ldr	r3, [pc, #396]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d115      	bne.n	800446c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e0b9      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d107      	bne.n	800445c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800444c:	4b5d      	ldr	r3, [pc, #372]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d109      	bne.n	800446c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0ad      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800445c:	4b59      	ldr	r3, [pc, #356]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004464:	2b00      	cmp	r3, #0
 8004466:	d101      	bne.n	800446c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0a5      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800446c:	f000 f8b4 	bl	80045d8 <HAL_RCC_GetSysClockFreq>
 8004470:	4603      	mov	r3, r0
 8004472:	4a55      	ldr	r2, [pc, #340]	; (80045c8 <HAL_RCC_ClockConfig+0x264>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d90f      	bls.n	8004498 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004478:	4b52      	ldr	r3, [pc, #328]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d109      	bne.n	8004498 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004484:	4b4f      	ldr	r3, [pc, #316]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800448c:	4a4d      	ldr	r2, [pc, #308]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 800448e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004492:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004494:	2380      	movs	r3, #128	; 0x80
 8004496:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004498:	4b4a      	ldr	r3, [pc, #296]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f023 0203 	bic.w	r2, r3, #3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	4947      	ldr	r1, [pc, #284]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044aa:	f7fc fe3d 	bl	8001128 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044b0:	e00a      	b.n	80044c8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b2:	f7fc fe39 	bl	8001128 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d901      	bls.n	80044c8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e077      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c8:	4b3e      	ldr	r3, [pc, #248]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 020c 	and.w	r2, r3, #12
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d1eb      	bne.n	80044b2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2b80      	cmp	r3, #128	; 0x80
 80044de:	d105      	bne.n	80044ec <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80044e0:	4b38      	ldr	r3, [pc, #224]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	4a37      	ldr	r2, [pc, #220]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80044e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044ea:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d010      	beq.n	800451a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	4b31      	ldr	r3, [pc, #196]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004504:	429a      	cmp	r2, r3
 8004506:	d208      	bcs.n	800451a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004508:	4b2e      	ldr	r3, [pc, #184]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	492b      	ldr	r1, [pc, #172]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004516:	4313      	orrs	r3, r2
 8004518:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800451a:	4b29      	ldr	r3, [pc, #164]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 030f 	and.w	r3, r3, #15
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	429a      	cmp	r2, r3
 8004526:	d210      	bcs.n	800454a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004528:	4b25      	ldr	r3, [pc, #148]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f023 020f 	bic.w	r2, r3, #15
 8004530:	4923      	ldr	r1, [pc, #140]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	4313      	orrs	r3, r2
 8004536:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004538:	4b21      	ldr	r3, [pc, #132]	; (80045c0 <HAL_RCC_ClockConfig+0x25c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 030f 	and.w	r3, r3, #15
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	429a      	cmp	r2, r3
 8004544:	d001      	beq.n	800454a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e036      	b.n	80045b8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0304 	and.w	r3, r3, #4
 8004552:	2b00      	cmp	r3, #0
 8004554:	d008      	beq.n	8004568 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004556:	4b1b      	ldr	r3, [pc, #108]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	4918      	ldr	r1, [pc, #96]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004564:	4313      	orrs	r3, r2
 8004566:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0308 	and.w	r3, r3, #8
 8004570:	2b00      	cmp	r3, #0
 8004572:	d009      	beq.n	8004588 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004574:	4b13      	ldr	r3, [pc, #76]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4910      	ldr	r1, [pc, #64]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004584:	4313      	orrs	r3, r2
 8004586:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004588:	f000 f826 	bl	80045d8 <HAL_RCC_GetSysClockFreq>
 800458c:	4602      	mov	r2, r0
 800458e:	4b0d      	ldr	r3, [pc, #52]	; (80045c4 <HAL_RCC_ClockConfig+0x260>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	091b      	lsrs	r3, r3, #4
 8004594:	f003 030f 	and.w	r3, r3, #15
 8004598:	490c      	ldr	r1, [pc, #48]	; (80045cc <HAL_RCC_ClockConfig+0x268>)
 800459a:	5ccb      	ldrb	r3, [r1, r3]
 800459c:	f003 031f 	and.w	r3, r3, #31
 80045a0:	fa22 f303 	lsr.w	r3, r2, r3
 80045a4:	4a0a      	ldr	r2, [pc, #40]	; (80045d0 <HAL_RCC_ClockConfig+0x26c>)
 80045a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80045a8:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <HAL_RCC_ClockConfig+0x270>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7fc fd6b 	bl	8001088 <HAL_InitTick>
 80045b2:	4603      	mov	r3, r0
 80045b4:	73fb      	strb	r3, [r7, #15]

  return status;
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3718      	adds	r7, #24
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40022000 	.word	0x40022000
 80045c4:	40021000 	.word	0x40021000
 80045c8:	04c4b400 	.word	0x04c4b400
 80045cc:	0800c05c 	.word	0x0800c05c
 80045d0:	2000000c 	.word	0x2000000c
 80045d4:	20000000 	.word	0x20000000

080045d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045d8:	b480      	push	{r7}
 80045da:	b089      	sub	sp, #36	; 0x24
 80045dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80045de:	2300      	movs	r3, #0
 80045e0:	61fb      	str	r3, [r7, #28]
 80045e2:	2300      	movs	r3, #0
 80045e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045e6:	4b3e      	ldr	r3, [pc, #248]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
 80045ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045f0:	4b3b      	ldr	r3, [pc, #236]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0303 	and.w	r3, r3, #3
 80045f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_GetSysClockFreq+0x34>
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	2b0c      	cmp	r3, #12
 8004604:	d121      	bne.n	800464a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d11e      	bne.n	800464a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800460c:	4b34      	ldr	r3, [pc, #208]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0308 	and.w	r3, r3, #8
 8004614:	2b00      	cmp	r3, #0
 8004616:	d107      	bne.n	8004628 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004618:	4b31      	ldr	r3, [pc, #196]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800461a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800461e:	0a1b      	lsrs	r3, r3, #8
 8004620:	f003 030f 	and.w	r3, r3, #15
 8004624:	61fb      	str	r3, [r7, #28]
 8004626:	e005      	b.n	8004634 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004628:	4b2d      	ldr	r3, [pc, #180]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	091b      	lsrs	r3, r3, #4
 800462e:	f003 030f 	and.w	r3, r3, #15
 8004632:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004634:	4a2b      	ldr	r2, [pc, #172]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800463c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10d      	bne.n	8004660 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004648:	e00a      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	2b04      	cmp	r3, #4
 800464e:	d102      	bne.n	8004656 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004650:	4b25      	ldr	r3, [pc, #148]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004652:	61bb      	str	r3, [r7, #24]
 8004654:	e004      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	2b08      	cmp	r3, #8
 800465a:	d101      	bne.n	8004660 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800465c:	4b23      	ldr	r3, [pc, #140]	; (80046ec <HAL_RCC_GetSysClockFreq+0x114>)
 800465e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	2b0c      	cmp	r3, #12
 8004664:	d134      	bne.n	80046d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004666:	4b1e      	ldr	r3, [pc, #120]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	f003 0303 	and.w	r3, r3, #3
 800466e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b02      	cmp	r3, #2
 8004674:	d003      	beq.n	800467e <HAL_RCC_GetSysClockFreq+0xa6>
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2b03      	cmp	r3, #3
 800467a:	d003      	beq.n	8004684 <HAL_RCC_GetSysClockFreq+0xac>
 800467c:	e005      	b.n	800468a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800467e:	4b1a      	ldr	r3, [pc, #104]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004680:	617b      	str	r3, [r7, #20]
      break;
 8004682:	e005      	b.n	8004690 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004684:	4b19      	ldr	r3, [pc, #100]	; (80046ec <HAL_RCC_GetSysClockFreq+0x114>)
 8004686:	617b      	str	r3, [r7, #20]
      break;
 8004688:	e002      	b.n	8004690 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	617b      	str	r3, [r7, #20]
      break;
 800468e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004690:	4b13      	ldr	r3, [pc, #76]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	091b      	lsrs	r3, r3, #4
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	3301      	adds	r3, #1
 800469c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800469e:	4b10      	ldr	r3, [pc, #64]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	0a1b      	lsrs	r3, r3, #8
 80046a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	fb03 f202 	mul.w	r2, r3, r2
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046b6:	4b0a      	ldr	r3, [pc, #40]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	0e5b      	lsrs	r3, r3, #25
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	3301      	adds	r3, #1
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80046d0:	69bb      	ldr	r3, [r7, #24]
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3724      	adds	r7, #36	; 0x24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40021000 	.word	0x40021000
 80046e4:	0800c074 	.word	0x0800c074
 80046e8:	00f42400 	.word	0x00f42400
 80046ec:	007a1200 	.word	0x007a1200

080046f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046f4:	4b03      	ldr	r3, [pc, #12]	; (8004704 <HAL_RCC_GetHCLKFreq+0x14>)
 80046f6:	681b      	ldr	r3, [r3, #0]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	2000000c 	.word	0x2000000c

08004708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800470c:	f7ff fff0 	bl	80046f0 <HAL_RCC_GetHCLKFreq>
 8004710:	4602      	mov	r2, r0
 8004712:	4b06      	ldr	r3, [pc, #24]	; (800472c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	0a1b      	lsrs	r3, r3, #8
 8004718:	f003 0307 	and.w	r3, r3, #7
 800471c:	4904      	ldr	r1, [pc, #16]	; (8004730 <HAL_RCC_GetPCLK1Freq+0x28>)
 800471e:	5ccb      	ldrb	r3, [r1, r3]
 8004720:	f003 031f 	and.w	r3, r3, #31
 8004724:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004728:	4618      	mov	r0, r3
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40021000 	.word	0x40021000
 8004730:	0800c06c 	.word	0x0800c06c

08004734 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004738:	f7ff ffda 	bl	80046f0 <HAL_RCC_GetHCLKFreq>
 800473c:	4602      	mov	r2, r0
 800473e:	4b06      	ldr	r3, [pc, #24]	; (8004758 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	0adb      	lsrs	r3, r3, #11
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	4904      	ldr	r1, [pc, #16]	; (800475c <HAL_RCC_GetPCLK2Freq+0x28>)
 800474a:	5ccb      	ldrb	r3, [r1, r3]
 800474c:	f003 031f 	and.w	r3, r3, #31
 8004750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004754:	4618      	mov	r0, r3
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40021000 	.word	0x40021000
 800475c:	0800c06c 	.word	0x0800c06c

08004760 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004768:	2300      	movs	r3, #0
 800476a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800476c:	4b27      	ldr	r3, [pc, #156]	; (800480c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800476e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d003      	beq.n	8004780 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004778:	f7ff f916 	bl	80039a8 <HAL_PWREx_GetVoltageRange>
 800477c:	6178      	str	r0, [r7, #20]
 800477e:	e014      	b.n	80047aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004780:	4b22      	ldr	r3, [pc, #136]	; (800480c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004784:	4a21      	ldr	r2, [pc, #132]	; (800480c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800478a:	6593      	str	r3, [r2, #88]	; 0x58
 800478c:	4b1f      	ldr	r3, [pc, #124]	; (800480c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800478e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004798:	f7ff f906 	bl	80039a8 <HAL_PWREx_GetVoltageRange>
 800479c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800479e:	4b1b      	ldr	r3, [pc, #108]	; (800480c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80047a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a2:	4a1a      	ldr	r2, [pc, #104]	; (800480c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80047a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047b0:	d10b      	bne.n	80047ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b80      	cmp	r3, #128	; 0x80
 80047b6:	d913      	bls.n	80047e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2ba0      	cmp	r3, #160	; 0xa0
 80047bc:	d902      	bls.n	80047c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80047be:	2302      	movs	r3, #2
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	e00d      	b.n	80047e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047c4:	2301      	movs	r3, #1
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	e00a      	b.n	80047e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b7f      	cmp	r3, #127	; 0x7f
 80047ce:	d902      	bls.n	80047d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80047d0:	2302      	movs	r3, #2
 80047d2:	613b      	str	r3, [r7, #16]
 80047d4:	e004      	b.n	80047e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b70      	cmp	r3, #112	; 0x70
 80047da:	d101      	bne.n	80047e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047dc:	2301      	movs	r3, #1
 80047de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80047e0:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f023 020f 	bic.w	r2, r3, #15
 80047e8:	4909      	ldr	r1, [pc, #36]	; (8004810 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80047f0:	4b07      	ldr	r3, [pc, #28]	; (8004810 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 030f 	and.w	r3, r3, #15
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d001      	beq.n	8004802 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	40021000 	.word	0x40021000
 8004810:	40022000 	.word	0x40022000

08004814 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004814:	b480      	push	{r7}
 8004816:	b087      	sub	sp, #28
 8004818:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800481a:	4b2d      	ldr	r3, [pc, #180]	; (80048d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	f003 0303 	and.w	r3, r3, #3
 8004822:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2b03      	cmp	r3, #3
 8004828:	d00b      	beq.n	8004842 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2b03      	cmp	r3, #3
 800482e:	d825      	bhi.n	800487c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d008      	beq.n	8004848 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2b02      	cmp	r3, #2
 800483a:	d11f      	bne.n	800487c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800483c:	4b25      	ldr	r3, [pc, #148]	; (80048d4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800483e:	613b      	str	r3, [r7, #16]
    break;
 8004840:	e01f      	b.n	8004882 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004842:	4b25      	ldr	r3, [pc, #148]	; (80048d8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004844:	613b      	str	r3, [r7, #16]
    break;
 8004846:	e01c      	b.n	8004882 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004848:	4b21      	ldr	r3, [pc, #132]	; (80048d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0308 	and.w	r3, r3, #8
 8004850:	2b00      	cmp	r3, #0
 8004852:	d107      	bne.n	8004864 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004854:	4b1e      	ldr	r3, [pc, #120]	; (80048d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004856:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800485a:	0a1b      	lsrs	r3, r3, #8
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	e005      	b.n	8004870 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004864:	4b1a      	ldr	r3, [pc, #104]	; (80048d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	091b      	lsrs	r3, r3, #4
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004870:	4a1a      	ldr	r2, [pc, #104]	; (80048dc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004878:	613b      	str	r3, [r7, #16]
    break;
 800487a:	e002      	b.n	8004882 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800487c:	2300      	movs	r3, #0
 800487e:	613b      	str	r3, [r7, #16]
    break;
 8004880:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004882:	4b13      	ldr	r3, [pc, #76]	; (80048d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	091b      	lsrs	r3, r3, #4
 8004888:	f003 030f 	and.w	r3, r3, #15
 800488c:	3301      	adds	r3, #1
 800488e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004890:	4b0f      	ldr	r3, [pc, #60]	; (80048d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	0a1b      	lsrs	r3, r3, #8
 8004896:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	fb03 f202 	mul.w	r2, r3, r2
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048a8:	4b09      	ldr	r3, [pc, #36]	; (80048d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	0e5b      	lsrs	r3, r3, #25
 80048ae:	f003 0303 	and.w	r3, r3, #3
 80048b2:	3301      	adds	r3, #1
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80048c2:	683b      	ldr	r3, [r7, #0]
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	371c      	adds	r7, #28
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	40021000 	.word	0x40021000
 80048d4:	00f42400 	.word	0x00f42400
 80048d8:	007a1200 	.word	0x007a1200
 80048dc:	0800c074 	.word	0x0800c074

080048e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80048e8:	2300      	movs	r3, #0
 80048ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048ec:	2300      	movs	r3, #0
 80048ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d040      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004900:	2b80      	cmp	r3, #128	; 0x80
 8004902:	d02a      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004904:	2b80      	cmp	r3, #128	; 0x80
 8004906:	d825      	bhi.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004908:	2b60      	cmp	r3, #96	; 0x60
 800490a:	d026      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800490c:	2b60      	cmp	r3, #96	; 0x60
 800490e:	d821      	bhi.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004910:	2b40      	cmp	r3, #64	; 0x40
 8004912:	d006      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004914:	2b40      	cmp	r3, #64	; 0x40
 8004916:	d81d      	bhi.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004918:	2b00      	cmp	r3, #0
 800491a:	d009      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800491c:	2b20      	cmp	r3, #32
 800491e:	d010      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004920:	e018      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004922:	4b89      	ldr	r3, [pc, #548]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	4a88      	ldr	r2, [pc, #544]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800492c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800492e:	e015      	b.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	3304      	adds	r3, #4
 8004934:	2100      	movs	r1, #0
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fb02 	bl	8004f40 <RCCEx_PLLSAI1_Config>
 800493c:	4603      	mov	r3, r0
 800493e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004940:	e00c      	b.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3320      	adds	r3, #32
 8004946:	2100      	movs	r1, #0
 8004948:	4618      	mov	r0, r3
 800494a:	f000 fbed 	bl	8005128 <RCCEx_PLLSAI2_Config>
 800494e:	4603      	mov	r3, r0
 8004950:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004952:	e003      	b.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	74fb      	strb	r3, [r7, #19]
      break;
 8004958:	e000      	b.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800495a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800495c:	7cfb      	ldrb	r3, [r7, #19]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10b      	bne.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004962:	4b79      	ldr	r3, [pc, #484]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004964:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004968:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004970:	4975      	ldr	r1, [pc, #468]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004972:	4313      	orrs	r3, r2
 8004974:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004978:	e001      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800497a:	7cfb      	ldrb	r3, [r7, #19]
 800497c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d047      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004992:	d030      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004994:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004998:	d82a      	bhi.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800499a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800499e:	d02a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80049a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80049a4:	d824      	bhi.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80049a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049aa:	d008      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0xde>
 80049ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049b0:	d81e      	bhi.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00a      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80049b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049ba:	d010      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80049bc:	e018      	b.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80049be:	4b62      	ldr	r3, [pc, #392]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	4a61      	ldr	r2, [pc, #388]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049ca:	e015      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	3304      	adds	r3, #4
 80049d0:	2100      	movs	r1, #0
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 fab4 	bl	8004f40 <RCCEx_PLLSAI1_Config>
 80049d8:	4603      	mov	r3, r0
 80049da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049dc:	e00c      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	3320      	adds	r3, #32
 80049e2:	2100      	movs	r1, #0
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 fb9f 	bl	8005128 <RCCEx_PLLSAI2_Config>
 80049ea:	4603      	mov	r3, r0
 80049ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049ee:	e003      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	74fb      	strb	r3, [r7, #19]
      break;
 80049f4:	e000      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80049f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049f8:	7cfb      	ldrb	r3, [r7, #19]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10b      	bne.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049fe:	4b52      	ldr	r3, [pc, #328]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a00:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a0c:	494e      	ldr	r1, [pc, #312]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004a14:	e001      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a16:	7cfb      	ldrb	r3, [r7, #19]
 8004a18:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 809f 	beq.w	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a2c:	4b46      	ldr	r3, [pc, #280]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d101      	bne.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00d      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a42:	4b41      	ldr	r3, [pc, #260]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a46:	4a40      	ldr	r2, [pc, #256]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a4c:	6593      	str	r3, [r2, #88]	; 0x58
 8004a4e:	4b3e      	ldr	r3, [pc, #248]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a56:	60bb      	str	r3, [r7, #8]
 8004a58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a5e:	4b3b      	ldr	r3, [pc, #236]	; (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a3a      	ldr	r2, [pc, #232]	; (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004a64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a6a:	f7fc fb5d 	bl	8001128 <HAL_GetTick>
 8004a6e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a70:	e009      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a72:	f7fc fb59 	bl	8001128 <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d902      	bls.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	74fb      	strb	r3, [r7, #19]
        break;
 8004a84:	e005      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a86:	4b31      	ldr	r3, [pc, #196]	; (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d0ef      	beq.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004a92:	7cfb      	ldrb	r3, [r7, #19]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d15b      	bne.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a98:	4b2b      	ldr	r3, [pc, #172]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aa2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d01f      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d019      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ab6:	4b24      	ldr	r3, [pc, #144]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ac0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ac2:	4b21      	ldr	r3, [pc, #132]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ac8:	4a1f      	ldr	r2, [pc, #124]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ace:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ad2:	4b1d      	ldr	r3, [pc, #116]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ad8:	4a1b      	ldr	r2, [pc, #108]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ada:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ade:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ae2:	4a19      	ldr	r2, [pc, #100]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d016      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af4:	f7fc fb18 	bl	8001128 <HAL_GetTick>
 8004af8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004afa:	e00b      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004afc:	f7fc fb14 	bl	8001128 <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d902      	bls.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	74fb      	strb	r3, [r7, #19]
            break;
 8004b12:	e006      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b14:	4b0c      	ldr	r3, [pc, #48]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d0ec      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004b22:	7cfb      	ldrb	r3, [r7, #19]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10c      	bne.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b28:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b38:	4903      	ldr	r1, [pc, #12]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004b40:	e008      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b42:	7cfb      	ldrb	r3, [r7, #19]
 8004b44:	74bb      	strb	r3, [r7, #18]
 8004b46:	e005      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b50:	7cfb      	ldrb	r3, [r7, #19]
 8004b52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b54:	7c7b      	ldrb	r3, [r7, #17]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d105      	bne.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b5a:	4ba0      	ldr	r3, [pc, #640]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b5e:	4a9f      	ldr	r2, [pc, #636]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b64:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00a      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b72:	4b9a      	ldr	r3, [pc, #616]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b78:	f023 0203 	bic.w	r2, r3, #3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b80:	4996      	ldr	r1, [pc, #600]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00a      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b94:	4b91      	ldr	r3, [pc, #580]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b9a:	f023 020c 	bic.w	r2, r3, #12
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba2:	498e      	ldr	r1, [pc, #568]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0304 	and.w	r3, r3, #4
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00a      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bb6:	4b89      	ldr	r3, [pc, #548]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bbc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc4:	4985      	ldr	r1, [pc, #532]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00a      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004bd8:	4b80      	ldr	r3, [pc, #512]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bde:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004be6:	497d      	ldr	r1, [pc, #500]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0310 	and.w	r3, r3, #16
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00a      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004bfa:	4b78      	ldr	r3, [pc, #480]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c08:	4974      	ldr	r1, [pc, #464]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0320 	and.w	r3, r3, #32
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00a      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c1c:	4b6f      	ldr	r3, [pc, #444]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c22:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c2a:	496c      	ldr	r1, [pc, #432]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00a      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c3e:	4b67      	ldr	r3, [pc, #412]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c44:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c4c:	4963      	ldr	r1, [pc, #396]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00a      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c60:	4b5e      	ldr	r3, [pc, #376]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c66:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c6e:	495b      	ldr	r1, [pc, #364]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00a      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c82:	4b56      	ldr	r3, [pc, #344]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c88:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c90:	4952      	ldr	r1, [pc, #328]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c92:	4313      	orrs	r3, r2
 8004c94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00a      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ca4:	4b4d      	ldr	r3, [pc, #308]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004caa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb2:	494a      	ldr	r1, [pc, #296]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00a      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cc6:	4b45      	ldr	r3, [pc, #276]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ccc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cd4:	4941      	ldr	r1, [pc, #260]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00a      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ce8:	4b3c      	ldr	r3, [pc, #240]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004cee:	f023 0203 	bic.w	r2, r3, #3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf6:	4939      	ldr	r1, [pc, #228]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d028      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d0a:	4b34      	ldr	r3, [pc, #208]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d10:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d18:	4930      	ldr	r1, [pc, #192]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d28:	d106      	bne.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d2a:	4b2c      	ldr	r3, [pc, #176]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	4a2b      	ldr	r2, [pc, #172]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d34:	60d3      	str	r3, [r2, #12]
 8004d36:	e011      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d40:	d10c      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	3304      	adds	r3, #4
 8004d46:	2101      	movs	r1, #1
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 f8f9 	bl	8004f40 <RCCEx_PLLSAI1_Config>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004d52:	7cfb      	ldrb	r3, [r7, #19]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d001      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004d58:	7cfb      	ldrb	r3, [r7, #19]
 8004d5a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d04d      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d70:	d108      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004d72:	4b1a      	ldr	r3, [pc, #104]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d74:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d78:	4a18      	ldr	r2, [pc, #96]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d7e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004d82:	e012      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004d84:	4b15      	ldr	r3, [pc, #84]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d8a:	4a14      	ldr	r2, [pc, #80]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d90:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004d94:	4b11      	ldr	r3, [pc, #68]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004da2:	490e      	ldr	r1, [pc, #56]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004db2:	d106      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004db4:	4b09      	ldr	r3, [pc, #36]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	4a08      	ldr	r2, [pc, #32]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dbe:	60d3      	str	r3, [r2, #12]
 8004dc0:	e020      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dca:	d109      	bne.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004dcc:	4b03      	ldr	r3, [pc, #12]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	4a02      	ldr	r2, [pc, #8]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dd6:	60d3      	str	r3, [r2, #12]
 8004dd8:	e014      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004dda:	bf00      	nop
 8004ddc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004de4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004de8:	d10c      	bne.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	3304      	adds	r3, #4
 8004dee:	2101      	movs	r1, #1
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 f8a5 	bl	8004f40 <RCCEx_PLLSAI1_Config>
 8004df6:	4603      	mov	r3, r0
 8004df8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004dfa:	7cfb      	ldrb	r3, [r7, #19]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004e00:	7cfb      	ldrb	r3, [r7, #19]
 8004e02:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d028      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e10:	4b4a      	ldr	r3, [pc, #296]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e16:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e1e:	4947      	ldr	r1, [pc, #284]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e2e:	d106      	bne.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e30:	4b42      	ldr	r3, [pc, #264]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	4a41      	ldr	r2, [pc, #260]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e3a:	60d3      	str	r3, [r2, #12]
 8004e3c:	e011      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e46:	d10c      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	2101      	movs	r1, #1
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f000 f876 	bl	8004f40 <RCCEx_PLLSAI1_Config>
 8004e54:	4603      	mov	r3, r0
 8004e56:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e58:	7cfb      	ldrb	r3, [r7, #19]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004e5e:	7cfb      	ldrb	r3, [r7, #19]
 8004e60:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d01e      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e6e:	4b33      	ldr	r3, [pc, #204]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e74:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e7e:	492f      	ldr	r1, [pc, #188]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e90:	d10c      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	3304      	adds	r3, #4
 8004e96:	2102      	movs	r1, #2
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 f851 	bl	8004f40 <RCCEx_PLLSAI1_Config>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ea2:	7cfb      	ldrb	r3, [r7, #19]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d001      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004ea8:	7cfb      	ldrb	r3, [r7, #19]
 8004eaa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00b      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004eb8:	4b20      	ldr	r3, [pc, #128]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ebe:	f023 0204 	bic.w	r2, r3, #4
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ec8:	491c      	ldr	r1, [pc, #112]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00b      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004edc:	4b17      	ldr	r3, [pc, #92]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ede:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ee2:	f023 0218 	bic.w	r2, r3, #24
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eec:	4913      	ldr	r1, [pc, #76]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d017      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004f00:	4b0e      	ldr	r3, [pc, #56]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f06:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f10:	490a      	ldr	r1, [pc, #40]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f22:	d105      	bne.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f24:	4b05      	ldr	r3, [pc, #20]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	4a04      	ldr	r2, [pc, #16]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f2e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f30:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3718      	adds	r7, #24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	40021000 	.word	0x40021000

08004f40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f4e:	4b72      	ldr	r3, [pc, #456]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f003 0303 	and.w	r3, r3, #3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00e      	beq.n	8004f78 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f5a:	4b6f      	ldr	r3, [pc, #444]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	f003 0203 	and.w	r2, r3, #3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d103      	bne.n	8004f72 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
       ||
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d142      	bne.n	8004ff8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	73fb      	strb	r3, [r7, #15]
 8004f76:	e03f      	b.n	8004ff8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2b03      	cmp	r3, #3
 8004f7e:	d018      	beq.n	8004fb2 <RCCEx_PLLSAI1_Config+0x72>
 8004f80:	2b03      	cmp	r3, #3
 8004f82:	d825      	bhi.n	8004fd0 <RCCEx_PLLSAI1_Config+0x90>
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d002      	beq.n	8004f8e <RCCEx_PLLSAI1_Config+0x4e>
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d009      	beq.n	8004fa0 <RCCEx_PLLSAI1_Config+0x60>
 8004f8c:	e020      	b.n	8004fd0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f8e:	4b62      	ldr	r3, [pc, #392]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d11d      	bne.n	8004fd6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f9e:	e01a      	b.n	8004fd6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fa0:	4b5d      	ldr	r3, [pc, #372]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d116      	bne.n	8004fda <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fb0:	e013      	b.n	8004fda <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004fb2:	4b59      	ldr	r3, [pc, #356]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10f      	bne.n	8004fde <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004fbe:	4b56      	ldr	r3, [pc, #344]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d109      	bne.n	8004fde <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004fce:	e006      	b.n	8004fde <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8004fd4:	e004      	b.n	8004fe0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004fd6:	bf00      	nop
 8004fd8:	e002      	b.n	8004fe0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004fda:	bf00      	nop
 8004fdc:	e000      	b.n	8004fe0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004fde:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d108      	bne.n	8004ff8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004fe6:	4b4c      	ldr	r3, [pc, #304]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f023 0203 	bic.w	r2, r3, #3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4949      	ldr	r1, [pc, #292]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f040 8086 	bne.w	800510c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005000:	4b45      	ldr	r3, [pc, #276]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a44      	ldr	r2, [pc, #272]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005006:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800500a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800500c:	f7fc f88c 	bl	8001128 <HAL_GetTick>
 8005010:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005012:	e009      	b.n	8005028 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005014:	f7fc f888 	bl	8001128 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d902      	bls.n	8005028 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	73fb      	strb	r3, [r7, #15]
        break;
 8005026:	e005      	b.n	8005034 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005028:	4b3b      	ldr	r3, [pc, #236]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1ef      	bne.n	8005014 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005034:	7bfb      	ldrb	r3, [r7, #15]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d168      	bne.n	800510c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d113      	bne.n	8005068 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005040:	4b35      	ldr	r3, [pc, #212]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	4b35      	ldr	r3, [pc, #212]	; (800511c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005046:	4013      	ands	r3, r2
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6892      	ldr	r2, [r2, #8]
 800504c:	0211      	lsls	r1, r2, #8
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	68d2      	ldr	r2, [r2, #12]
 8005052:	06d2      	lsls	r2, r2, #27
 8005054:	4311      	orrs	r1, r2
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	6852      	ldr	r2, [r2, #4]
 800505a:	3a01      	subs	r2, #1
 800505c:	0112      	lsls	r2, r2, #4
 800505e:	430a      	orrs	r2, r1
 8005060:	492d      	ldr	r1, [pc, #180]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005062:	4313      	orrs	r3, r2
 8005064:	610b      	str	r3, [r1, #16]
 8005066:	e02d      	b.n	80050c4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	2b01      	cmp	r3, #1
 800506c:	d115      	bne.n	800509a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800506e:	4b2a      	ldr	r3, [pc, #168]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005070:	691a      	ldr	r2, [r3, #16]
 8005072:	4b2b      	ldr	r3, [pc, #172]	; (8005120 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005074:	4013      	ands	r3, r2
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6892      	ldr	r2, [r2, #8]
 800507a:	0211      	lsls	r1, r2, #8
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	6912      	ldr	r2, [r2, #16]
 8005080:	0852      	lsrs	r2, r2, #1
 8005082:	3a01      	subs	r2, #1
 8005084:	0552      	lsls	r2, r2, #21
 8005086:	4311      	orrs	r1, r2
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	6852      	ldr	r2, [r2, #4]
 800508c:	3a01      	subs	r2, #1
 800508e:	0112      	lsls	r2, r2, #4
 8005090:	430a      	orrs	r2, r1
 8005092:	4921      	ldr	r1, [pc, #132]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005094:	4313      	orrs	r3, r2
 8005096:	610b      	str	r3, [r1, #16]
 8005098:	e014      	b.n	80050c4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800509a:	4b1f      	ldr	r3, [pc, #124]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 800509c:	691a      	ldr	r2, [r3, #16]
 800509e:	4b21      	ldr	r3, [pc, #132]	; (8005124 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050a0:	4013      	ands	r3, r2
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	6892      	ldr	r2, [r2, #8]
 80050a6:	0211      	lsls	r1, r2, #8
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	6952      	ldr	r2, [r2, #20]
 80050ac:	0852      	lsrs	r2, r2, #1
 80050ae:	3a01      	subs	r2, #1
 80050b0:	0652      	lsls	r2, r2, #25
 80050b2:	4311      	orrs	r1, r2
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	6852      	ldr	r2, [r2, #4]
 80050b8:	3a01      	subs	r2, #1
 80050ba:	0112      	lsls	r2, r2, #4
 80050bc:	430a      	orrs	r2, r1
 80050be:	4916      	ldr	r1, [pc, #88]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80050c4:	4b14      	ldr	r3, [pc, #80]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a13      	ldr	r2, [pc, #76]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80050ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050d0:	f7fc f82a 	bl	8001128 <HAL_GetTick>
 80050d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050d6:	e009      	b.n	80050ec <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050d8:	f7fc f826 	bl	8001128 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d902      	bls.n	80050ec <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	73fb      	strb	r3, [r7, #15]
          break;
 80050ea:	e005      	b.n	80050f8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050ec:	4b0a      	ldr	r3, [pc, #40]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0ef      	beq.n	80050d8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80050f8:	7bfb      	ldrb	r3, [r7, #15]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d106      	bne.n	800510c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80050fe:	4b06      	ldr	r3, [pc, #24]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005100:	691a      	ldr	r2, [r3, #16]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	4904      	ldr	r1, [pc, #16]	; (8005118 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005108:	4313      	orrs	r3, r2
 800510a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800510c:	7bfb      	ldrb	r3, [r7, #15]
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	40021000 	.word	0x40021000
 800511c:	07ff800f 	.word	0x07ff800f
 8005120:	ff9f800f 	.word	0xff9f800f
 8005124:	f9ff800f 	.word	0xf9ff800f

08005128 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005136:	4b72      	ldr	r3, [pc, #456]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f003 0303 	and.w	r3, r3, #3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00e      	beq.n	8005160 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005142:	4b6f      	ldr	r3, [pc, #444]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f003 0203 	and.w	r2, r3, #3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	429a      	cmp	r2, r3
 8005150:	d103      	bne.n	800515a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
       ||
 8005156:	2b00      	cmp	r3, #0
 8005158:	d142      	bne.n	80051e0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	73fb      	strb	r3, [r7, #15]
 800515e:	e03f      	b.n	80051e0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2b03      	cmp	r3, #3
 8005166:	d018      	beq.n	800519a <RCCEx_PLLSAI2_Config+0x72>
 8005168:	2b03      	cmp	r3, #3
 800516a:	d825      	bhi.n	80051b8 <RCCEx_PLLSAI2_Config+0x90>
 800516c:	2b01      	cmp	r3, #1
 800516e:	d002      	beq.n	8005176 <RCCEx_PLLSAI2_Config+0x4e>
 8005170:	2b02      	cmp	r3, #2
 8005172:	d009      	beq.n	8005188 <RCCEx_PLLSAI2_Config+0x60>
 8005174:	e020      	b.n	80051b8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005176:	4b62      	ldr	r3, [pc, #392]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d11d      	bne.n	80051be <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005186:	e01a      	b.n	80051be <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005188:	4b5d      	ldr	r3, [pc, #372]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005190:	2b00      	cmp	r3, #0
 8005192:	d116      	bne.n	80051c2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005198:	e013      	b.n	80051c2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800519a:	4b59      	ldr	r3, [pc, #356]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10f      	bne.n	80051c6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051a6:	4b56      	ldr	r3, [pc, #344]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d109      	bne.n	80051c6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051b6:	e006      	b.n	80051c6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	73fb      	strb	r3, [r7, #15]
      break;
 80051bc:	e004      	b.n	80051c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80051be:	bf00      	nop
 80051c0:	e002      	b.n	80051c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80051c2:	bf00      	nop
 80051c4:	e000      	b.n	80051c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80051c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d108      	bne.n	80051e0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80051ce:	4b4c      	ldr	r3, [pc, #304]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f023 0203 	bic.w	r2, r3, #3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4949      	ldr	r1, [pc, #292]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f040 8086 	bne.w	80052f4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80051e8:	4b45      	ldr	r3, [pc, #276]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a44      	ldr	r2, [pc, #272]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80051ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051f4:	f7fb ff98 	bl	8001128 <HAL_GetTick>
 80051f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051fa:	e009      	b.n	8005210 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051fc:	f7fb ff94 	bl	8001128 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d902      	bls.n	8005210 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	73fb      	strb	r3, [r7, #15]
        break;
 800520e:	e005      	b.n	800521c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005210:	4b3b      	ldr	r3, [pc, #236]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d1ef      	bne.n	80051fc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800521c:	7bfb      	ldrb	r3, [r7, #15]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d168      	bne.n	80052f4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d113      	bne.n	8005250 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005228:	4b35      	ldr	r3, [pc, #212]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 800522a:	695a      	ldr	r2, [r3, #20]
 800522c:	4b35      	ldr	r3, [pc, #212]	; (8005304 <RCCEx_PLLSAI2_Config+0x1dc>)
 800522e:	4013      	ands	r3, r2
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	6892      	ldr	r2, [r2, #8]
 8005234:	0211      	lsls	r1, r2, #8
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	68d2      	ldr	r2, [r2, #12]
 800523a:	06d2      	lsls	r2, r2, #27
 800523c:	4311      	orrs	r1, r2
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	6852      	ldr	r2, [r2, #4]
 8005242:	3a01      	subs	r2, #1
 8005244:	0112      	lsls	r2, r2, #4
 8005246:	430a      	orrs	r2, r1
 8005248:	492d      	ldr	r1, [pc, #180]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 800524a:	4313      	orrs	r3, r2
 800524c:	614b      	str	r3, [r1, #20]
 800524e:	e02d      	b.n	80052ac <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d115      	bne.n	8005282 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005256:	4b2a      	ldr	r3, [pc, #168]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005258:	695a      	ldr	r2, [r3, #20]
 800525a:	4b2b      	ldr	r3, [pc, #172]	; (8005308 <RCCEx_PLLSAI2_Config+0x1e0>)
 800525c:	4013      	ands	r3, r2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	6892      	ldr	r2, [r2, #8]
 8005262:	0211      	lsls	r1, r2, #8
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	6912      	ldr	r2, [r2, #16]
 8005268:	0852      	lsrs	r2, r2, #1
 800526a:	3a01      	subs	r2, #1
 800526c:	0552      	lsls	r2, r2, #21
 800526e:	4311      	orrs	r1, r2
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6852      	ldr	r2, [r2, #4]
 8005274:	3a01      	subs	r2, #1
 8005276:	0112      	lsls	r2, r2, #4
 8005278:	430a      	orrs	r2, r1
 800527a:	4921      	ldr	r1, [pc, #132]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 800527c:	4313      	orrs	r3, r2
 800527e:	614b      	str	r3, [r1, #20]
 8005280:	e014      	b.n	80052ac <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005282:	4b1f      	ldr	r3, [pc, #124]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005284:	695a      	ldr	r2, [r3, #20]
 8005286:	4b21      	ldr	r3, [pc, #132]	; (800530c <RCCEx_PLLSAI2_Config+0x1e4>)
 8005288:	4013      	ands	r3, r2
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	6892      	ldr	r2, [r2, #8]
 800528e:	0211      	lsls	r1, r2, #8
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	6952      	ldr	r2, [r2, #20]
 8005294:	0852      	lsrs	r2, r2, #1
 8005296:	3a01      	subs	r2, #1
 8005298:	0652      	lsls	r2, r2, #25
 800529a:	4311      	orrs	r1, r2
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6852      	ldr	r2, [r2, #4]
 80052a0:	3a01      	subs	r2, #1
 80052a2:	0112      	lsls	r2, r2, #4
 80052a4:	430a      	orrs	r2, r1
 80052a6:	4916      	ldr	r1, [pc, #88]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80052ac:	4b14      	ldr	r3, [pc, #80]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a13      	ldr	r2, [pc, #76]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b8:	f7fb ff36 	bl	8001128 <HAL_GetTick>
 80052bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052be:	e009      	b.n	80052d4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80052c0:	f7fb ff32 	bl	8001128 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d902      	bls.n	80052d4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	73fb      	strb	r3, [r7, #15]
          break;
 80052d2:	e005      	b.n	80052e0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052d4:	4b0a      	ldr	r3, [pc, #40]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0ef      	beq.n	80052c0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80052e0:	7bfb      	ldrb	r3, [r7, #15]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80052e6:	4b06      	ldr	r3, [pc, #24]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052e8:	695a      	ldr	r2, [r3, #20]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	4904      	ldr	r1, [pc, #16]	; (8005300 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80052f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	40021000 	.word	0x40021000
 8005304:	07ff800f 	.word	0x07ff800f
 8005308:	ff9f800f 	.word	0xff9f800f
 800530c:	f9ff800f 	.word	0xf9ff800f

08005310 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e049      	b.n	80053b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d106      	bne.n	800533c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f001 ff80 	bl	800723c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2202      	movs	r2, #2
 8005340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	3304      	adds	r3, #4
 800534c:	4619      	mov	r1, r3
 800534e:	4610      	mov	r0, r2
 8005350:	f000 f970 	bl	8005634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d001      	beq.n	80053d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e04f      	b.n	8005478 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0201 	orr.w	r2, r2, #1
 80053ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a23      	ldr	r2, [pc, #140]	; (8005484 <HAL_TIM_Base_Start_IT+0xc4>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d01d      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x76>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005402:	d018      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x76>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a1f      	ldr	r2, [pc, #124]	; (8005488 <HAL_TIM_Base_Start_IT+0xc8>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d013      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x76>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a1e      	ldr	r2, [pc, #120]	; (800548c <HAL_TIM_Base_Start_IT+0xcc>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d00e      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x76>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a1c      	ldr	r2, [pc, #112]	; (8005490 <HAL_TIM_Base_Start_IT+0xd0>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d009      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x76>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a1b      	ldr	r2, [pc, #108]	; (8005494 <HAL_TIM_Base_Start_IT+0xd4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d004      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x76>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a19      	ldr	r2, [pc, #100]	; (8005498 <HAL_TIM_Base_Start_IT+0xd8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d115      	bne.n	8005462 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	4b17      	ldr	r3, [pc, #92]	; (800549c <HAL_TIM_Base_Start_IT+0xdc>)
 800543e:	4013      	ands	r3, r2
 8005440:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b06      	cmp	r3, #6
 8005446:	d015      	beq.n	8005474 <HAL_TIM_Base_Start_IT+0xb4>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800544e:	d011      	beq.n	8005474 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f042 0201 	orr.w	r2, r2, #1
 800545e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005460:	e008      	b.n	8005474 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f042 0201 	orr.w	r2, r2, #1
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	e000      	b.n	8005476 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005474:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	40012c00 	.word	0x40012c00
 8005488:	40000400 	.word	0x40000400
 800548c:	40000800 	.word	0x40000800
 8005490:	40000c00 	.word	0x40000c00
 8005494:	40013400 	.word	0x40013400
 8005498:	40014000 	.word	0x40014000
 800549c:	00010007 	.word	0x00010007

080054a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d101      	bne.n	80054bc <HAL_TIM_ConfigClockSource+0x1c>
 80054b8:	2302      	movs	r3, #2
 80054ba:	e0b6      	b.n	800562a <HAL_TIM_ConfigClockSource+0x18a>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054f8:	d03e      	beq.n	8005578 <HAL_TIM_ConfigClockSource+0xd8>
 80054fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054fe:	f200 8087 	bhi.w	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005506:	f000 8086 	beq.w	8005616 <HAL_TIM_ConfigClockSource+0x176>
 800550a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800550e:	d87f      	bhi.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005510:	2b70      	cmp	r3, #112	; 0x70
 8005512:	d01a      	beq.n	800554a <HAL_TIM_ConfigClockSource+0xaa>
 8005514:	2b70      	cmp	r3, #112	; 0x70
 8005516:	d87b      	bhi.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005518:	2b60      	cmp	r3, #96	; 0x60
 800551a:	d050      	beq.n	80055be <HAL_TIM_ConfigClockSource+0x11e>
 800551c:	2b60      	cmp	r3, #96	; 0x60
 800551e:	d877      	bhi.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005520:	2b50      	cmp	r3, #80	; 0x50
 8005522:	d03c      	beq.n	800559e <HAL_TIM_ConfigClockSource+0xfe>
 8005524:	2b50      	cmp	r3, #80	; 0x50
 8005526:	d873      	bhi.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005528:	2b40      	cmp	r3, #64	; 0x40
 800552a:	d058      	beq.n	80055de <HAL_TIM_ConfigClockSource+0x13e>
 800552c:	2b40      	cmp	r3, #64	; 0x40
 800552e:	d86f      	bhi.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005530:	2b30      	cmp	r3, #48	; 0x30
 8005532:	d064      	beq.n	80055fe <HAL_TIM_ConfigClockSource+0x15e>
 8005534:	2b30      	cmp	r3, #48	; 0x30
 8005536:	d86b      	bhi.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005538:	2b20      	cmp	r3, #32
 800553a:	d060      	beq.n	80055fe <HAL_TIM_ConfigClockSource+0x15e>
 800553c:	2b20      	cmp	r3, #32
 800553e:	d867      	bhi.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
 8005540:	2b00      	cmp	r3, #0
 8005542:	d05c      	beq.n	80055fe <HAL_TIM_ConfigClockSource+0x15e>
 8005544:	2b10      	cmp	r3, #16
 8005546:	d05a      	beq.n	80055fe <HAL_TIM_ConfigClockSource+0x15e>
 8005548:	e062      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6818      	ldr	r0, [r3, #0]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	6899      	ldr	r1, [r3, #8]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	f000 f97f 	bl	800585c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800556c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	609a      	str	r2, [r3, #8]
      break;
 8005576:	e04f      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6818      	ldr	r0, [r3, #0]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	6899      	ldr	r1, [r3, #8]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f000 f968 	bl	800585c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800559a:	609a      	str	r2, [r3, #8]
      break;
 800559c:	e03c      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6818      	ldr	r0, [r3, #0]
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	6859      	ldr	r1, [r3, #4]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	461a      	mov	r2, r3
 80055ac:	f000 f8dc 	bl	8005768 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2150      	movs	r1, #80	; 0x50
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 f935 	bl	8005826 <TIM_ITRx_SetConfig>
      break;
 80055bc:	e02c      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6818      	ldr	r0, [r3, #0]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	6859      	ldr	r1, [r3, #4]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	461a      	mov	r2, r3
 80055cc:	f000 f8fb 	bl	80057c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2160      	movs	r1, #96	; 0x60
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 f925 	bl	8005826 <TIM_ITRx_SetConfig>
      break;
 80055dc:	e01c      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	6859      	ldr	r1, [r3, #4]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	461a      	mov	r2, r3
 80055ec:	f000 f8bc 	bl	8005768 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2140      	movs	r1, #64	; 0x40
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 f915 	bl	8005826 <TIM_ITRx_SetConfig>
      break;
 80055fc:	e00c      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4619      	mov	r1, r3
 8005608:	4610      	mov	r0, r2
 800560a:	f000 f90c 	bl	8005826 <TIM_ITRx_SetConfig>
      break;
 800560e:	e003      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	73fb      	strb	r3, [r7, #15]
      break;
 8005614:	e000      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005616:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005628:	7bfb      	ldrb	r3, [r7, #15]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
	...

08005634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a40      	ldr	r2, [pc, #256]	; (8005748 <TIM_Base_SetConfig+0x114>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d013      	beq.n	8005674 <TIM_Base_SetConfig+0x40>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005652:	d00f      	beq.n	8005674 <TIM_Base_SetConfig+0x40>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a3d      	ldr	r2, [pc, #244]	; (800574c <TIM_Base_SetConfig+0x118>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d00b      	beq.n	8005674 <TIM_Base_SetConfig+0x40>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a3c      	ldr	r2, [pc, #240]	; (8005750 <TIM_Base_SetConfig+0x11c>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d007      	beq.n	8005674 <TIM_Base_SetConfig+0x40>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a3b      	ldr	r2, [pc, #236]	; (8005754 <TIM_Base_SetConfig+0x120>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d003      	beq.n	8005674 <TIM_Base_SetConfig+0x40>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a3a      	ldr	r2, [pc, #232]	; (8005758 <TIM_Base_SetConfig+0x124>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d108      	bne.n	8005686 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a2f      	ldr	r2, [pc, #188]	; (8005748 <TIM_Base_SetConfig+0x114>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d01f      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005694:	d01b      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a2c      	ldr	r2, [pc, #176]	; (800574c <TIM_Base_SetConfig+0x118>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d017      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a2b      	ldr	r2, [pc, #172]	; (8005750 <TIM_Base_SetConfig+0x11c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d013      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a2a      	ldr	r2, [pc, #168]	; (8005754 <TIM_Base_SetConfig+0x120>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d00f      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a29      	ldr	r2, [pc, #164]	; (8005758 <TIM_Base_SetConfig+0x124>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d00b      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a28      	ldr	r2, [pc, #160]	; (800575c <TIM_Base_SetConfig+0x128>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d007      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a27      	ldr	r2, [pc, #156]	; (8005760 <TIM_Base_SetConfig+0x12c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d003      	beq.n	80056ce <TIM_Base_SetConfig+0x9a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a26      	ldr	r2, [pc, #152]	; (8005764 <TIM_Base_SetConfig+0x130>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d108      	bne.n	80056e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	689a      	ldr	r2, [r3, #8]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a10      	ldr	r2, [pc, #64]	; (8005748 <TIM_Base_SetConfig+0x114>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d00f      	beq.n	800572c <TIM_Base_SetConfig+0xf8>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a12      	ldr	r2, [pc, #72]	; (8005758 <TIM_Base_SetConfig+0x124>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d00b      	beq.n	800572c <TIM_Base_SetConfig+0xf8>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a11      	ldr	r2, [pc, #68]	; (800575c <TIM_Base_SetConfig+0x128>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d007      	beq.n	800572c <TIM_Base_SetConfig+0xf8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a10      	ldr	r2, [pc, #64]	; (8005760 <TIM_Base_SetConfig+0x12c>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d003      	beq.n	800572c <TIM_Base_SetConfig+0xf8>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a0f      	ldr	r2, [pc, #60]	; (8005764 <TIM_Base_SetConfig+0x130>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d103      	bne.n	8005734 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	691a      	ldr	r2, [r3, #16]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	615a      	str	r2, [r3, #20]
}
 800573a:	bf00      	nop
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40012c00 	.word	0x40012c00
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800
 8005754:	40000c00 	.word	0x40000c00
 8005758:	40013400 	.word	0x40013400
 800575c:	40014000 	.word	0x40014000
 8005760:	40014400 	.word	0x40014400
 8005764:	40014800 	.word	0x40014800

08005768 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005768:	b480      	push	{r7}
 800576a:	b087      	sub	sp, #28
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	f023 0201 	bic.w	r2, r3, #1
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005792:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	011b      	lsls	r3, r3, #4
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f023 030a 	bic.w	r3, r3, #10
 80057a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057a6:	697a      	ldr	r2, [r7, #20]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	bf00      	nop
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b087      	sub	sp, #28
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	f023 0210 	bic.w	r2, r3, #16
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	031b      	lsls	r3, r3, #12
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005802:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	011b      	lsls	r3, r3, #4
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	621a      	str	r2, [r3, #32]
}
 800581a:	bf00      	nop
 800581c:	371c      	adds	r7, #28
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005826:	b480      	push	{r7}
 8005828:	b085      	sub	sp, #20
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
 800582e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800583c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	4313      	orrs	r3, r2
 8005844:	f043 0307 	orr.w	r3, r3, #7
 8005848:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	609a      	str	r2, [r3, #8]
}
 8005850:	bf00      	nop
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800585c:	b480      	push	{r7}
 800585e:	b087      	sub	sp, #28
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
 8005868:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005876:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	021a      	lsls	r2, r3, #8
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	431a      	orrs	r2, r3
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	4313      	orrs	r3, r2
 8005884:	697a      	ldr	r2, [r7, #20]
 8005886:	4313      	orrs	r3, r2
 8005888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	609a      	str	r2, [r3, #8]
}
 8005890:	bf00      	nop
 8005892:	371c      	adds	r7, #28
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d101      	bne.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058b0:	2302      	movs	r3, #2
 80058b2:	e068      	b.n	8005986 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a2e      	ldr	r2, [pc, #184]	; (8005994 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d004      	beq.n	80058e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a2d      	ldr	r2, [pc, #180]	; (8005998 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d108      	bne.n	80058fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80058ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005900:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	4313      	orrs	r3, r2
 800590a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a1e      	ldr	r2, [pc, #120]	; (8005994 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d01d      	beq.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005926:	d018      	beq.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a1b      	ldr	r2, [pc, #108]	; (800599c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d013      	beq.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a1a      	ldr	r2, [pc, #104]	; (80059a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d00e      	beq.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a18      	ldr	r2, [pc, #96]	; (80059a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d009      	beq.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a13      	ldr	r2, [pc, #76]	; (8005998 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d004      	beq.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a14      	ldr	r2, [pc, #80]	; (80059a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d10c      	bne.n	8005974 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005960:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	4313      	orrs	r3, r2
 800596a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68ba      	ldr	r2, [r7, #8]
 8005972:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	40012c00 	.word	0x40012c00
 8005998:	40013400 	.word	0x40013400
 800599c:	40000400 	.word	0x40000400
 80059a0:	40000800 	.word	0x40000800
 80059a4:	40000c00 	.word	0x40000c00
 80059a8:	40014000 	.word	0x40014000

080059ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d101      	bne.n	80059be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e042      	b.n	8005a44 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d106      	bne.n	80059d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f001 fc51 	bl	8007278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2224      	movs	r2, #36	; 0x24
 80059da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0201 	bic.w	r2, r2, #1
 80059ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f998 	bl	8005d24 <UART_SetConfig>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d101      	bne.n	80059fe <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e022      	b.n	8005a44 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d002      	beq.n	8005a0c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 fc88 	bl	800631c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685a      	ldr	r2, [r3, #4]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689a      	ldr	r2, [r3, #8]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0201 	orr.w	r2, r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 fd0f 	bl	8006460 <UART_CheckIdleState>
 8005a42:	4603      	mov	r3, r0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3708      	adds	r7, #8
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08a      	sub	sp, #40	; 0x28
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	603b      	str	r3, [r7, #0]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a62:	2b20      	cmp	r3, #32
 8005a64:	f040 8084 	bne.w	8005b70 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d002      	beq.n	8005a74 <HAL_UART_Transmit+0x28>
 8005a6e:	88fb      	ldrh	r3, [r7, #6]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e07c      	b.n	8005b72 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d101      	bne.n	8005a86 <HAL_UART_Transmit+0x3a>
 8005a82:	2302      	movs	r3, #2
 8005a84:	e075      	b.n	8005b72 <HAL_UART_Transmit+0x126>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2221      	movs	r2, #33	; 0x21
 8005a9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a9e:	f7fb fb43 	bl	8001128 <HAL_GetTick>
 8005aa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	88fa      	ldrh	r2, [r7, #6]
 8005aa8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	88fa      	ldrh	r2, [r7, #6]
 8005ab0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005abc:	d108      	bne.n	8005ad0 <HAL_UART_Transmit+0x84>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d104      	bne.n	8005ad0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	61bb      	str	r3, [r7, #24]
 8005ace:	e003      	b.n	8005ad8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005ae0:	e02d      	b.n	8005b3e <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	9300      	str	r3, [sp, #0]
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	2180      	movs	r1, #128	; 0x80
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f000 fd02 	bl	80064f6 <UART_WaitOnFlagUntilTimeout>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d001      	beq.n	8005afc <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e03a      	b.n	8005b72 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10b      	bne.n	8005b1a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	881a      	ldrh	r2, [r3, #0]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b0e:	b292      	uxth	r2, r2
 8005b10:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	3302      	adds	r3, #2
 8005b16:	61bb      	str	r3, [r7, #24]
 8005b18:	e008      	b.n	8005b2c <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	781a      	ldrb	r2, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	b292      	uxth	r2, r2
 8005b24:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1cb      	bne.n	8005ae2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	9300      	str	r3, [sp, #0]
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	2200      	movs	r2, #0
 8005b52:	2140      	movs	r1, #64	; 0x40
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f000 fcce 	bl	80064f6 <UART_WaitOnFlagUntilTimeout>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d001      	beq.n	8005b64 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e006      	b.n	8005b72 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2220      	movs	r2, #32
 8005b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	e000      	b.n	8005b72 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005b70:	2302      	movs	r3, #2
  }
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3720      	adds	r7, #32
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b08a      	sub	sp, #40	; 0x28
 8005b7e:	af02      	add	r7, sp, #8
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	603b      	str	r3, [r7, #0]
 8005b86:	4613      	mov	r3, r2
 8005b88:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	f040 80c1 	bne.w	8005d18 <HAL_UART_Receive+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d002      	beq.n	8005ba2 <HAL_UART_Receive+0x28>
 8005b9c:	88fb      	ldrh	r3, [r7, #6]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e0b9      	b.n	8005d1a <HAL_UART_Receive+0x1a0>
    }

    __HAL_LOCK(huart);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_UART_Receive+0x3a>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e0b2      	b.n	8005d1a <HAL_UART_Receive+0x1a0>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2222      	movs	r2, #34	; 0x22
 8005bc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bd2:	f7fb faa9 	bl	8001128 <HAL_GetTick>
 8005bd6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	88fa      	ldrh	r2, [r7, #6]
 8005bdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	88fa      	ldrh	r2, [r7, #6]
 8005be4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bf0:	d10e      	bne.n	8005c10 <HAL_UART_Receive+0x96>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d105      	bne.n	8005c06 <HAL_UART_Receive+0x8c>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005c00:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c04:	e02d      	b.n	8005c62 <HAL_UART_Receive+0xe8>
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	22ff      	movs	r2, #255	; 0xff
 8005c0a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c0e:	e028      	b.n	8005c62 <HAL_UART_Receive+0xe8>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10d      	bne.n	8005c34 <HAL_UART_Receive+0xba>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d104      	bne.n	8005c2a <HAL_UART_Receive+0xb0>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	22ff      	movs	r2, #255	; 0xff
 8005c24:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c28:	e01b      	b.n	8005c62 <HAL_UART_Receive+0xe8>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	227f      	movs	r2, #127	; 0x7f
 8005c2e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c32:	e016      	b.n	8005c62 <HAL_UART_Receive+0xe8>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c3c:	d10d      	bne.n	8005c5a <HAL_UART_Receive+0xe0>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d104      	bne.n	8005c50 <HAL_UART_Receive+0xd6>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	227f      	movs	r2, #127	; 0x7f
 8005c4a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c4e:	e008      	b.n	8005c62 <HAL_UART_Receive+0xe8>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	223f      	movs	r2, #63	; 0x3f
 8005c54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c58:	e003      	b.n	8005c62 <HAL_UART_Receive+0xe8>
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005c68:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c72:	d108      	bne.n	8005c86 <HAL_UART_Receive+0x10c>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d104      	bne.n	8005c86 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	61bb      	str	r3, [r7, #24]
 8005c84:	e003      	b.n	8005c8e <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005c96:	e033      	b.n	8005d00 <HAL_UART_Receive+0x186>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	2120      	movs	r1, #32
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	f000 fc27 	bl	80064f6 <UART_WaitOnFlagUntilTimeout>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e033      	b.n	8005d1a <HAL_UART_Receive+0x1a0>
      }
      if (pdata8bits == NULL)
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d10c      	bne.n	8005cd2 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	8a7b      	ldrh	r3, [r7, #18]
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005cca:	69bb      	ldr	r3, [r7, #24]
 8005ccc:	3302      	adds	r3, #2
 8005cce:	61bb      	str	r3, [r7, #24]
 8005cd0:	e00d      	b.n	8005cee <HAL_UART_Receive+0x174>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	8a7b      	ldrh	r3, [r7, #18]
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	3301      	adds	r3, #1
 8005cec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1c5      	bne.n	8005c98 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	e000      	b.n	8005d1a <HAL_UART_Receive+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 8005d18:	2302      	movs	r3, #2
  }
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3720      	adds	r7, #32
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
	...

08005d24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d28:	b08c      	sub	sp, #48	; 0x30
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	689a      	ldr	r2, [r3, #8]
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	431a      	orrs	r2, r3
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	69db      	ldr	r3, [r3, #28]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	4baa      	ldr	r3, [pc, #680]	; (8005ffc <UART_SetConfig+0x2d8>)
 8005d54:	4013      	ands	r3, r2
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a9f      	ldr	r2, [pc, #636]	; (8006000 <UART_SetConfig+0x2dc>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d004      	beq.n	8005d90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005d9a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	6812      	ldr	r2, [r2, #0]
 8005da2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005da4:	430b      	orrs	r3, r1
 8005da6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dae:	f023 010f 	bic.w	r1, r3, #15
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a90      	ldr	r2, [pc, #576]	; (8006004 <UART_SetConfig+0x2e0>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d125      	bne.n	8005e14 <UART_SetConfig+0xf0>
 8005dc8:	4b8f      	ldr	r3, [pc, #572]	; (8006008 <UART_SetConfig+0x2e4>)
 8005dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dce:	f003 0303 	and.w	r3, r3, #3
 8005dd2:	2b03      	cmp	r3, #3
 8005dd4:	d81a      	bhi.n	8005e0c <UART_SetConfig+0xe8>
 8005dd6:	a201      	add	r2, pc, #4	; (adr r2, 8005ddc <UART_SetConfig+0xb8>)
 8005dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ddc:	08005ded 	.word	0x08005ded
 8005de0:	08005dfd 	.word	0x08005dfd
 8005de4:	08005df5 	.word	0x08005df5
 8005de8:	08005e05 	.word	0x08005e05
 8005dec:	2301      	movs	r3, #1
 8005dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005df2:	e116      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005df4:	2302      	movs	r3, #2
 8005df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005dfa:	e112      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005dfc:	2304      	movs	r3, #4
 8005dfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e02:	e10e      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e04:	2308      	movs	r3, #8
 8005e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e0a:	e10a      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e0c:	2310      	movs	r3, #16
 8005e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e12:	e106      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a7c      	ldr	r2, [pc, #496]	; (800600c <UART_SetConfig+0x2e8>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d138      	bne.n	8005e90 <UART_SetConfig+0x16c>
 8005e1e:	4b7a      	ldr	r3, [pc, #488]	; (8006008 <UART_SetConfig+0x2e4>)
 8005e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e24:	f003 030c 	and.w	r3, r3, #12
 8005e28:	2b0c      	cmp	r3, #12
 8005e2a:	d82d      	bhi.n	8005e88 <UART_SetConfig+0x164>
 8005e2c:	a201      	add	r2, pc, #4	; (adr r2, 8005e34 <UART_SetConfig+0x110>)
 8005e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e32:	bf00      	nop
 8005e34:	08005e69 	.word	0x08005e69
 8005e38:	08005e89 	.word	0x08005e89
 8005e3c:	08005e89 	.word	0x08005e89
 8005e40:	08005e89 	.word	0x08005e89
 8005e44:	08005e79 	.word	0x08005e79
 8005e48:	08005e89 	.word	0x08005e89
 8005e4c:	08005e89 	.word	0x08005e89
 8005e50:	08005e89 	.word	0x08005e89
 8005e54:	08005e71 	.word	0x08005e71
 8005e58:	08005e89 	.word	0x08005e89
 8005e5c:	08005e89 	.word	0x08005e89
 8005e60:	08005e89 	.word	0x08005e89
 8005e64:	08005e81 	.word	0x08005e81
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e6e:	e0d8      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e70:	2302      	movs	r3, #2
 8005e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e76:	e0d4      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e78:	2304      	movs	r3, #4
 8005e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e7e:	e0d0      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e80:	2308      	movs	r3, #8
 8005e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e86:	e0cc      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e88:	2310      	movs	r3, #16
 8005e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e8e:	e0c8      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a5e      	ldr	r2, [pc, #376]	; (8006010 <UART_SetConfig+0x2ec>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d125      	bne.n	8005ee6 <UART_SetConfig+0x1c2>
 8005e9a:	4b5b      	ldr	r3, [pc, #364]	; (8006008 <UART_SetConfig+0x2e4>)
 8005e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ea0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ea4:	2b30      	cmp	r3, #48	; 0x30
 8005ea6:	d016      	beq.n	8005ed6 <UART_SetConfig+0x1b2>
 8005ea8:	2b30      	cmp	r3, #48	; 0x30
 8005eaa:	d818      	bhi.n	8005ede <UART_SetConfig+0x1ba>
 8005eac:	2b20      	cmp	r3, #32
 8005eae:	d00a      	beq.n	8005ec6 <UART_SetConfig+0x1a2>
 8005eb0:	2b20      	cmp	r3, #32
 8005eb2:	d814      	bhi.n	8005ede <UART_SetConfig+0x1ba>
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <UART_SetConfig+0x19a>
 8005eb8:	2b10      	cmp	r3, #16
 8005eba:	d008      	beq.n	8005ece <UART_SetConfig+0x1aa>
 8005ebc:	e00f      	b.n	8005ede <UART_SetConfig+0x1ba>
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ec4:	e0ad      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ecc:	e0a9      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005ece:	2304      	movs	r3, #4
 8005ed0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ed4:	e0a5      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005ed6:	2308      	movs	r3, #8
 8005ed8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005edc:	e0a1      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005ede:	2310      	movs	r3, #16
 8005ee0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ee4:	e09d      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a4a      	ldr	r2, [pc, #296]	; (8006014 <UART_SetConfig+0x2f0>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d125      	bne.n	8005f3c <UART_SetConfig+0x218>
 8005ef0:	4b45      	ldr	r3, [pc, #276]	; (8006008 <UART_SetConfig+0x2e4>)
 8005ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005efa:	2bc0      	cmp	r3, #192	; 0xc0
 8005efc:	d016      	beq.n	8005f2c <UART_SetConfig+0x208>
 8005efe:	2bc0      	cmp	r3, #192	; 0xc0
 8005f00:	d818      	bhi.n	8005f34 <UART_SetConfig+0x210>
 8005f02:	2b80      	cmp	r3, #128	; 0x80
 8005f04:	d00a      	beq.n	8005f1c <UART_SetConfig+0x1f8>
 8005f06:	2b80      	cmp	r3, #128	; 0x80
 8005f08:	d814      	bhi.n	8005f34 <UART_SetConfig+0x210>
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d002      	beq.n	8005f14 <UART_SetConfig+0x1f0>
 8005f0e:	2b40      	cmp	r3, #64	; 0x40
 8005f10:	d008      	beq.n	8005f24 <UART_SetConfig+0x200>
 8005f12:	e00f      	b.n	8005f34 <UART_SetConfig+0x210>
 8005f14:	2300      	movs	r3, #0
 8005f16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f1a:	e082      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f22:	e07e      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f24:	2304      	movs	r3, #4
 8005f26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f2a:	e07a      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f2c:	2308      	movs	r3, #8
 8005f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f32:	e076      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f34:	2310      	movs	r3, #16
 8005f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f3a:	e072      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a35      	ldr	r2, [pc, #212]	; (8006018 <UART_SetConfig+0x2f4>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d12a      	bne.n	8005f9c <UART_SetConfig+0x278>
 8005f46:	4b30      	ldr	r3, [pc, #192]	; (8006008 <UART_SetConfig+0x2e4>)
 8005f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f54:	d01a      	beq.n	8005f8c <UART_SetConfig+0x268>
 8005f56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f5a:	d81b      	bhi.n	8005f94 <UART_SetConfig+0x270>
 8005f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f60:	d00c      	beq.n	8005f7c <UART_SetConfig+0x258>
 8005f62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f66:	d815      	bhi.n	8005f94 <UART_SetConfig+0x270>
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d003      	beq.n	8005f74 <UART_SetConfig+0x250>
 8005f6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f70:	d008      	beq.n	8005f84 <UART_SetConfig+0x260>
 8005f72:	e00f      	b.n	8005f94 <UART_SetConfig+0x270>
 8005f74:	2300      	movs	r3, #0
 8005f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f7a:	e052      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f82:	e04e      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f84:	2304      	movs	r3, #4
 8005f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f8a:	e04a      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f8c:	2308      	movs	r3, #8
 8005f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f92:	e046      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f94:	2310      	movs	r3, #16
 8005f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f9a:	e042      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a17      	ldr	r2, [pc, #92]	; (8006000 <UART_SetConfig+0x2dc>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d13a      	bne.n	800601c <UART_SetConfig+0x2f8>
 8005fa6:	4b18      	ldr	r3, [pc, #96]	; (8006008 <UART_SetConfig+0x2e4>)
 8005fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005fb0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fb4:	d01a      	beq.n	8005fec <UART_SetConfig+0x2c8>
 8005fb6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fba:	d81b      	bhi.n	8005ff4 <UART_SetConfig+0x2d0>
 8005fbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fc0:	d00c      	beq.n	8005fdc <UART_SetConfig+0x2b8>
 8005fc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fc6:	d815      	bhi.n	8005ff4 <UART_SetConfig+0x2d0>
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <UART_SetConfig+0x2b0>
 8005fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fd0:	d008      	beq.n	8005fe4 <UART_SetConfig+0x2c0>
 8005fd2:	e00f      	b.n	8005ff4 <UART_SetConfig+0x2d0>
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fda:	e022      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fe2:	e01e      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005fe4:	2304      	movs	r3, #4
 8005fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fea:	e01a      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005fec:	2308      	movs	r3, #8
 8005fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ff2:	e016      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005ff4:	2310      	movs	r3, #16
 8005ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ffa:	e012      	b.n	8006022 <UART_SetConfig+0x2fe>
 8005ffc:	cfff69f3 	.word	0xcfff69f3
 8006000:	40008000 	.word	0x40008000
 8006004:	40013800 	.word	0x40013800
 8006008:	40021000 	.word	0x40021000
 800600c:	40004400 	.word	0x40004400
 8006010:	40004800 	.word	0x40004800
 8006014:	40004c00 	.word	0x40004c00
 8006018:	40005000 	.word	0x40005000
 800601c:	2310      	movs	r3, #16
 800601e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4aae      	ldr	r2, [pc, #696]	; (80062e0 <UART_SetConfig+0x5bc>)
 8006028:	4293      	cmp	r3, r2
 800602a:	f040 8097 	bne.w	800615c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800602e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006032:	2b08      	cmp	r3, #8
 8006034:	d823      	bhi.n	800607e <UART_SetConfig+0x35a>
 8006036:	a201      	add	r2, pc, #4	; (adr r2, 800603c <UART_SetConfig+0x318>)
 8006038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603c:	08006061 	.word	0x08006061
 8006040:	0800607f 	.word	0x0800607f
 8006044:	08006069 	.word	0x08006069
 8006048:	0800607f 	.word	0x0800607f
 800604c:	0800606f 	.word	0x0800606f
 8006050:	0800607f 	.word	0x0800607f
 8006054:	0800607f 	.word	0x0800607f
 8006058:	0800607f 	.word	0x0800607f
 800605c:	08006077 	.word	0x08006077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006060:	f7fe fb52 	bl	8004708 <HAL_RCC_GetPCLK1Freq>
 8006064:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006066:	e010      	b.n	800608a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006068:	4b9e      	ldr	r3, [pc, #632]	; (80062e4 <UART_SetConfig+0x5c0>)
 800606a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800606c:	e00d      	b.n	800608a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800606e:	f7fe fab3 	bl	80045d8 <HAL_RCC_GetSysClockFreq>
 8006072:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006074:	e009      	b.n	800608a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006076:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800607c:	e005      	b.n	800608a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800607e:	2300      	movs	r3, #0
 8006080:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006088:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800608a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 8130 	beq.w	80062f2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006096:	4a94      	ldr	r2, [pc, #592]	; (80062e8 <UART_SetConfig+0x5c4>)
 8006098:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800609c:	461a      	mov	r2, r3
 800609e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80060a4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	4613      	mov	r3, r2
 80060ac:	005b      	lsls	r3, r3, #1
 80060ae:	4413      	add	r3, r2
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d305      	bcc.n	80060c2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060bc:	69ba      	ldr	r2, [r7, #24]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d903      	bls.n	80060ca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80060c8:	e113      	b.n	80062f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060cc:	2200      	movs	r2, #0
 80060ce:	60bb      	str	r3, [r7, #8]
 80060d0:	60fa      	str	r2, [r7, #12]
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d6:	4a84      	ldr	r2, [pc, #528]	; (80062e8 <UART_SetConfig+0x5c4>)
 80060d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2200      	movs	r2, #0
 80060e0:	603b      	str	r3, [r7, #0]
 80060e2:	607a      	str	r2, [r7, #4]
 80060e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80060ec:	f7fa fde4 	bl	8000cb8 <__aeabi_uldivmod>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	4610      	mov	r0, r2
 80060f6:	4619      	mov	r1, r3
 80060f8:	f04f 0200 	mov.w	r2, #0
 80060fc:	f04f 0300 	mov.w	r3, #0
 8006100:	020b      	lsls	r3, r1, #8
 8006102:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006106:	0202      	lsls	r2, r0, #8
 8006108:	6979      	ldr	r1, [r7, #20]
 800610a:	6849      	ldr	r1, [r1, #4]
 800610c:	0849      	lsrs	r1, r1, #1
 800610e:	2000      	movs	r0, #0
 8006110:	460c      	mov	r4, r1
 8006112:	4605      	mov	r5, r0
 8006114:	eb12 0804 	adds.w	r8, r2, r4
 8006118:	eb43 0905 	adc.w	r9, r3, r5
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	469a      	mov	sl, r3
 8006124:	4693      	mov	fp, r2
 8006126:	4652      	mov	r2, sl
 8006128:	465b      	mov	r3, fp
 800612a:	4640      	mov	r0, r8
 800612c:	4649      	mov	r1, r9
 800612e:	f7fa fdc3 	bl	8000cb8 <__aeabi_uldivmod>
 8006132:	4602      	mov	r2, r0
 8006134:	460b      	mov	r3, r1
 8006136:	4613      	mov	r3, r2
 8006138:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006140:	d308      	bcc.n	8006154 <UART_SetConfig+0x430>
 8006142:	6a3b      	ldr	r3, [r7, #32]
 8006144:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006148:	d204      	bcs.n	8006154 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	6a3a      	ldr	r2, [r7, #32]
 8006150:	60da      	str	r2, [r3, #12]
 8006152:	e0ce      	b.n	80062f2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800615a:	e0ca      	b.n	80062f2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006164:	d166      	bne.n	8006234 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006166:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800616a:	2b08      	cmp	r3, #8
 800616c:	d827      	bhi.n	80061be <UART_SetConfig+0x49a>
 800616e:	a201      	add	r2, pc, #4	; (adr r2, 8006174 <UART_SetConfig+0x450>)
 8006170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006174:	08006199 	.word	0x08006199
 8006178:	080061a1 	.word	0x080061a1
 800617c:	080061a9 	.word	0x080061a9
 8006180:	080061bf 	.word	0x080061bf
 8006184:	080061af 	.word	0x080061af
 8006188:	080061bf 	.word	0x080061bf
 800618c:	080061bf 	.word	0x080061bf
 8006190:	080061bf 	.word	0x080061bf
 8006194:	080061b7 	.word	0x080061b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006198:	f7fe fab6 	bl	8004708 <HAL_RCC_GetPCLK1Freq>
 800619c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800619e:	e014      	b.n	80061ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061a0:	f7fe fac8 	bl	8004734 <HAL_RCC_GetPCLK2Freq>
 80061a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061a6:	e010      	b.n	80061ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061a8:	4b4e      	ldr	r3, [pc, #312]	; (80062e4 <UART_SetConfig+0x5c0>)
 80061aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061ac:	e00d      	b.n	80061ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061ae:	f7fe fa13 	bl	80045d8 <HAL_RCC_GetSysClockFreq>
 80061b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061b4:	e009      	b.n	80061ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061bc:	e005      	b.n	80061ca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80061be:	2300      	movs	r3, #0
 80061c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80061c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f000 8090 	beq.w	80062f2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d6:	4a44      	ldr	r2, [pc, #272]	; (80062e8 <UART_SetConfig+0x5c4>)
 80061d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061dc:	461a      	mov	r2, r3
 80061de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80061e4:	005a      	lsls	r2, r3, #1
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	085b      	lsrs	r3, r3, #1
 80061ec:	441a      	add	r2, r3
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061f6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	2b0f      	cmp	r3, #15
 80061fc:	d916      	bls.n	800622c <UART_SetConfig+0x508>
 80061fe:	6a3b      	ldr	r3, [r7, #32]
 8006200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006204:	d212      	bcs.n	800622c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	b29b      	uxth	r3, r3
 800620a:	f023 030f 	bic.w	r3, r3, #15
 800620e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	085b      	lsrs	r3, r3, #1
 8006214:	b29b      	uxth	r3, r3
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	b29a      	uxth	r2, r3
 800621c:	8bfb      	ldrh	r3, [r7, #30]
 800621e:	4313      	orrs	r3, r2
 8006220:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	8bfa      	ldrh	r2, [r7, #30]
 8006228:	60da      	str	r2, [r3, #12]
 800622a:	e062      	b.n	80062f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006232:	e05e      	b.n	80062f2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006234:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006238:	2b08      	cmp	r3, #8
 800623a:	d828      	bhi.n	800628e <UART_SetConfig+0x56a>
 800623c:	a201      	add	r2, pc, #4	; (adr r2, 8006244 <UART_SetConfig+0x520>)
 800623e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006242:	bf00      	nop
 8006244:	08006269 	.word	0x08006269
 8006248:	08006271 	.word	0x08006271
 800624c:	08006279 	.word	0x08006279
 8006250:	0800628f 	.word	0x0800628f
 8006254:	0800627f 	.word	0x0800627f
 8006258:	0800628f 	.word	0x0800628f
 800625c:	0800628f 	.word	0x0800628f
 8006260:	0800628f 	.word	0x0800628f
 8006264:	08006287 	.word	0x08006287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006268:	f7fe fa4e 	bl	8004708 <HAL_RCC_GetPCLK1Freq>
 800626c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800626e:	e014      	b.n	800629a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006270:	f7fe fa60 	bl	8004734 <HAL_RCC_GetPCLK2Freq>
 8006274:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006276:	e010      	b.n	800629a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006278:	4b1a      	ldr	r3, [pc, #104]	; (80062e4 <UART_SetConfig+0x5c0>)
 800627a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800627c:	e00d      	b.n	800629a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800627e:	f7fe f9ab 	bl	80045d8 <HAL_RCC_GetSysClockFreq>
 8006282:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006284:	e009      	b.n	800629a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006286:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800628a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800628c:	e005      	b.n	800629a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800628e:	2300      	movs	r3, #0
 8006290:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006298:	bf00      	nop
    }

    if (pclk != 0U)
 800629a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629c:	2b00      	cmp	r3, #0
 800629e:	d028      	beq.n	80062f2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a4:	4a10      	ldr	r2, [pc, #64]	; (80062e8 <UART_SetConfig+0x5c4>)
 80062a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062aa:	461a      	mov	r2, r3
 80062ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	085b      	lsrs	r3, r3, #1
 80062b8:	441a      	add	r2, r3
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	2b0f      	cmp	r3, #15
 80062c8:	d910      	bls.n	80062ec <UART_SetConfig+0x5c8>
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062d0:	d20c      	bcs.n	80062ec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062d2:	6a3b      	ldr	r3, [r7, #32]
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	60da      	str	r2, [r3, #12]
 80062dc:	e009      	b.n	80062f2 <UART_SetConfig+0x5ce>
 80062de:	bf00      	nop
 80062e0:	40008000 	.word	0x40008000
 80062e4:	00f42400 	.word	0x00f42400
 80062e8:	0800c034 	.word	0x0800c034
      }
      else
      {
        ret = HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	2200      	movs	r2, #0
 8006306:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	2200      	movs	r2, #0
 800630c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800630e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006312:	4618      	mov	r0, r3
 8006314:	3730      	adds	r7, #48	; 0x30
 8006316:	46bd      	mov	sp, r7
 8006318:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800631c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006328:	f003 0301 	and.w	r3, r3, #1
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00a      	beq.n	8006346 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00a      	beq.n	8006368 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	430a      	orrs	r2, r1
 8006366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00a      	beq.n	800638a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	430a      	orrs	r2, r1
 8006388:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800638e:	f003 0308 	and.w	r3, r3, #8
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d00a      	beq.n	80063ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d2:	f003 0320 	and.w	r3, r3, #32
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00a      	beq.n	80063f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d01a      	beq.n	8006432 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	430a      	orrs	r2, r1
 8006410:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006416:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800641a:	d10a      	bne.n	8006432 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	430a      	orrs	r2, r1
 8006430:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00a      	beq.n	8006454 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	430a      	orrs	r2, r1
 8006452:	605a      	str	r2, [r3, #4]
  }
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af02      	add	r7, sp, #8
 8006466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006470:	f7fa fe5a 	bl	8001128 <HAL_GetTick>
 8006474:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0308 	and.w	r3, r3, #8
 8006480:	2b08      	cmp	r3, #8
 8006482:	d10e      	bne.n	80064a2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006484:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2200      	movs	r2, #0
 800648e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f82f 	bl	80064f6 <UART_WaitOnFlagUntilTimeout>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d001      	beq.n	80064a2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	e025      	b.n	80064ee <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	d10e      	bne.n	80064ce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f819 	bl	80064f6 <UART_WaitOnFlagUntilTimeout>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e00f      	b.n	80064ee <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2220      	movs	r2, #32
 80064d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2220      	movs	r2, #32
 80064da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b09c      	sub	sp, #112	; 0x70
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	603b      	str	r3, [r7, #0]
 8006502:	4613      	mov	r3, r2
 8006504:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006506:	e0a9      	b.n	800665c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006508:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800650a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800650e:	f000 80a5 	beq.w	800665c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006512:	f7fa fe09 	bl	8001128 <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800651e:	429a      	cmp	r2, r3
 8006520:	d302      	bcc.n	8006528 <UART_WaitOnFlagUntilTimeout+0x32>
 8006522:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006524:	2b00      	cmp	r3, #0
 8006526:	d140      	bne.n	80065aa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006530:	e853 3f00 	ldrex	r3, [r3]
 8006534:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006536:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006538:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800653c:	667b      	str	r3, [r7, #100]	; 0x64
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	461a      	mov	r2, r3
 8006544:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006546:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006548:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800654c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800654e:	e841 2300 	strex	r3, r2, [r1]
 8006552:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006554:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006556:	2b00      	cmp	r3, #0
 8006558:	d1e6      	bne.n	8006528 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	3308      	adds	r3, #8
 8006560:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006562:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006564:	e853 3f00 	ldrex	r3, [r3]
 8006568:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800656a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800656c:	f023 0301 	bic.w	r3, r3, #1
 8006570:	663b      	str	r3, [r7, #96]	; 0x60
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3308      	adds	r3, #8
 8006578:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800657a:	64ba      	str	r2, [r7, #72]	; 0x48
 800657c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006580:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006588:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1e5      	bne.n	800655a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2220      	movs	r2, #32
 8006592:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2220      	movs	r2, #32
 800659a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e069      	b.n	800667e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d051      	beq.n	800665c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065c6:	d149      	bne.n	800665c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065d0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065da:	e853 3f00 	ldrex	r3, [r3]
 80065de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80065e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065f0:	637b      	str	r3, [r7, #52]	; 0x34
 80065f2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065f8:	e841 2300 	strex	r3, r2, [r1]
 80065fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80065fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006600:	2b00      	cmp	r3, #0
 8006602:	d1e6      	bne.n	80065d2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3308      	adds	r3, #8
 800660a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	e853 3f00 	ldrex	r3, [r3]
 8006612:	613b      	str	r3, [r7, #16]
   return(result);
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	f023 0301 	bic.w	r3, r3, #1
 800661a:	66bb      	str	r3, [r7, #104]	; 0x68
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3308      	adds	r3, #8
 8006622:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006624:	623a      	str	r2, [r7, #32]
 8006626:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006628:	69f9      	ldr	r1, [r7, #28]
 800662a:	6a3a      	ldr	r2, [r7, #32]
 800662c:	e841 2300 	strex	r3, r2, [r1]
 8006630:	61bb      	str	r3, [r7, #24]
   return(result);
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1e5      	bne.n	8006604 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2220      	movs	r2, #32
 800663c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2220      	movs	r2, #32
 8006644:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2220      	movs	r2, #32
 800664c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e010      	b.n	800667e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	69da      	ldr	r2, [r3, #28]
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	4013      	ands	r3, r2
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	429a      	cmp	r2, r3
 800666a:	bf0c      	ite	eq
 800666c:	2301      	moveq	r3, #1
 800666e:	2300      	movne	r3, #0
 8006670:	b2db      	uxtb	r3, r3
 8006672:	461a      	mov	r2, r3
 8006674:	79fb      	ldrb	r3, [r7, #7]
 8006676:	429a      	cmp	r2, r3
 8006678:	f43f af46 	beq.w	8006508 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3770      	adds	r7, #112	; 0x70
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006686:	b480      	push	{r7}
 8006688:	b085      	sub	sp, #20
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006694:	2b01      	cmp	r3, #1
 8006696:	d101      	bne.n	800669c <HAL_UARTEx_DisableFifoMode+0x16>
 8006698:	2302      	movs	r3, #2
 800669a:	e027      	b.n	80066ec <HAL_UARTEx_DisableFifoMode+0x66>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2224      	movs	r2, #36	; 0x24
 80066a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0201 	bic.w	r2, r2, #1
 80066c2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80066ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2220      	movs	r2, #32
 80066de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3714      	adds	r7, #20
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006708:	2b01      	cmp	r3, #1
 800670a:	d101      	bne.n	8006710 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800670c:	2302      	movs	r3, #2
 800670e:	e02d      	b.n	800676c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2224      	movs	r2, #36	; 0x24
 800671c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 0201 	bic.w	r2, r2, #1
 8006736:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f84f 	bl	80067f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2220      	movs	r2, #32
 800675e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006784:	2b01      	cmp	r3, #1
 8006786:	d101      	bne.n	800678c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006788:	2302      	movs	r3, #2
 800678a:	e02d      	b.n	80067e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2224      	movs	r2, #36	; 0x24
 8006798:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f022 0201 	bic.w	r2, r2, #1
 80067b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	683a      	ldr	r2, [r7, #0]
 80067c4:	430a      	orrs	r2, r1
 80067c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f811 	bl	80067f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2220      	movs	r2, #32
 80067da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d108      	bne.n	8006812 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006810:	e031      	b.n	8006876 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006812:	2308      	movs	r3, #8
 8006814:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006816:	2308      	movs	r3, #8
 8006818:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	0e5b      	lsrs	r3, r3, #25
 8006822:	b2db      	uxtb	r3, r3
 8006824:	f003 0307 	and.w	r3, r3, #7
 8006828:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	0f5b      	lsrs	r3, r3, #29
 8006832:	b2db      	uxtb	r3, r3
 8006834:	f003 0307 	and.w	r3, r3, #7
 8006838:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800683a:	7bbb      	ldrb	r3, [r7, #14]
 800683c:	7b3a      	ldrb	r2, [r7, #12]
 800683e:	4911      	ldr	r1, [pc, #68]	; (8006884 <UARTEx_SetNbDataToProcess+0x94>)
 8006840:	5c8a      	ldrb	r2, [r1, r2]
 8006842:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006846:	7b3a      	ldrb	r2, [r7, #12]
 8006848:	490f      	ldr	r1, [pc, #60]	; (8006888 <UARTEx_SetNbDataToProcess+0x98>)
 800684a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800684c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006850:	b29a      	uxth	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006858:	7bfb      	ldrb	r3, [r7, #15]
 800685a:	7b7a      	ldrb	r2, [r7, #13]
 800685c:	4909      	ldr	r1, [pc, #36]	; (8006884 <UARTEx_SetNbDataToProcess+0x94>)
 800685e:	5c8a      	ldrb	r2, [r1, r2]
 8006860:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006864:	7b7a      	ldrb	r2, [r7, #13]
 8006866:	4908      	ldr	r1, [pc, #32]	; (8006888 <UARTEx_SetNbDataToProcess+0x98>)
 8006868:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800686a:	fb93 f3f2 	sdiv	r3, r3, r2
 800686e:	b29a      	uxth	r2, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006876:	bf00      	nop
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	0800c04c 	.word	0x0800c04c
 8006888:	0800c054 	.word	0x0800c054

0800688c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8006894:	1d39      	adds	r1, r7, #4
 8006896:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800689a:	2201      	movs	r2, #1
 800689c:	4803      	ldr	r0, [pc, #12]	; (80068ac <__io_putchar+0x20>)
 800689e:	f7ff f8d5 	bl	8005a4c <HAL_UART_Transmit>
  return ch;
 80068a2:	687b      	ldr	r3, [r7, #4]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3708      	adds	r7, #8
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	20000384 	.word	0x20000384

080068b0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 80068b6:	2300      	movs	r3, #0
 80068b8:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&huart1);
 80068ba:	4b0b      	ldr	r3, [pc, #44]	; (80068e8 <__io_getchar+0x38>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2208      	movs	r2, #8
 80068c0:	621a      	str	r2, [r3, #32]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80068c2:	1df9      	adds	r1, r7, #7
 80068c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068c8:	2201      	movs	r2, #1
 80068ca:	4807      	ldr	r0, [pc, #28]	; (80068e8 <__io_getchar+0x38>)
 80068cc:	f7ff f955 	bl	8005b7a <HAL_UART_Receive>
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80068d0:	1df9      	adds	r1, r7, #7
 80068d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068d6:	2201      	movs	r2, #1
 80068d8:	4803      	ldr	r0, [pc, #12]	; (80068e8 <__io_getchar+0x38>)
 80068da:	f7ff f8b7 	bl	8005a4c <HAL_UART_Transmit>
  return ch;
 80068de:	79fb      	ldrb	r3, [r7, #7]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3708      	adds	r7, #8
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	20000384 	.word	0x20000384

080068ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80068ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80068f0:	b088      	sub	sp, #32
 80068f2:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80068f4:	f7fa fbb0 	bl	8001058 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80068f8:	f000 f8e0 	bl	8006abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80068fc:	f000 face 	bl	8006e9c <MX_GPIO_Init>
  MX_DMA_Init();
 8006900:	f000 faa2 	bl	8006e48 <MX_DMA_Init>
  MX_DAC1_Init();
 8006904:	f000 f992 	bl	8006c2c <MX_DAC1_Init>
  MX_I2C2_Init();
 8006908:	f000 f9c4 	bl	8006c94 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800690c:	f000 fa50 	bl	8006db0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8006910:	f000 f926 	bl	8006b60 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006914:	f000 f9fe 	bl	8006d14 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // start timer for DAC DMA
  HAL_TIM_Base_Start_IT(&htim2);
 8006918:	485a      	ldr	r0, [pc, #360]	; (8006a84 <main+0x198>)
 800691a:	f7fe fd51 	bl	80053c0 <HAL_TIM_Base_Start_IT>
  	/*
     * Initialize notes
     */
    for (int i = 0; i < cArraySize; i++) {
 800691e:	2300      	movs	r3, #0
 8006920:	60fb      	str	r3, [r7, #12]
 8006922:	e02a      	b.n	800697a <main+0x8e>
  	  cArray[i] = (arm_sin_f32(2*PI*i/cArraySize)+1)*(1365); // 1365 multiplier as 4095 max output, max sine output of 2, scale down to 2/3 to reduce distortion (4095/2)*(2/3)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	ee07 3a90 	vmov	s15, r3
 800692a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800692e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8006a88 <main+0x19c>
 8006932:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006936:	4b55      	ldr	r3, [pc, #340]	; (8006a8c <main+0x1a0>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	ee07 3a90 	vmov	s15, r3
 800693e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006942:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006946:	eeb0 0a66 	vmov.f32	s0, s13
 800694a:	f000 fe29 	bl	80075a0 <arm_sin_f32>
 800694e:	eef0 7a40 	vmov.f32	s15, s0
 8006952:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006956:	ee77 7a87 	vadd.f32	s15, s15, s14
 800695a:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8006a90 <main+0x1a4>
 800695e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006962:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006966:	ee17 3a90 	vmov	r3, s15
 800696a:	b299      	uxth	r1, r3
 800696c:	4a49      	ldr	r2, [pc, #292]	; (8006a94 <main+0x1a8>)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < cArraySize; i++) {
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	3301      	adds	r3, #1
 8006978:	60fb      	str	r3, [r7, #12]
 800697a:	4b44      	ldr	r3, [pc, #272]	; (8006a8c <main+0x1a0>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	429a      	cmp	r2, r3
 8006982:	dbcf      	blt.n	8006924 <main+0x38>
    }

    printf("Hold board still...\n\r");
 8006984:	4844      	ldr	r0, [pc, #272]	; (8006a98 <main+0x1ac>)
 8006986:	f001 fd0b 	bl	80083a0 <iprintf>
    HAL_Delay(1000);
 800698a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800698e:	f7fa fbd7 	bl	8001140 <HAL_Delay>
    // calibrate gyro
    float gyroCal[3];
    BSP_GYRO_GetXYZ(&gyroCal);
 8006992:	463b      	mov	r3, r7
 8006994:	4618      	mov	r0, r3
 8006996:	f7fa fb47 	bl	8001028 <BSP_GYRO_GetXYZ>
    printf("Gyroscope calibrated.\n\r");
 800699a:	4840      	ldr	r0, [pc, #256]	; (8006a9c <main+0x1b0>)
 800699c:	f001 fd00 	bl	80083a0 <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // printf/scanf test
	  printf("Input a character: ");
 80069a0:	483f      	ldr	r0, [pc, #252]	; (8006aa0 <main+0x1b4>)
 80069a2:	f001 fcfd 	bl	80083a0 <iprintf>
//	  scanf("%c", &inputChar);
//	  printf("\n\rYou entered: %c \n\r", inputChar); // print character
	  printf("\n\r");
 80069a6:	483f      	ldr	r0, [pc, #252]	; (8006aa4 <main+0x1b8>)
 80069a8:	f001 fcfa 	bl	80083a0 <iprintf>

	  HAL_Delay(1000);
 80069ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80069b0:	f7fa fbc6 	bl	8001140 <HAL_Delay>

	  // ADC test
	  HAL_ADC_Start(&hadc1);
 80069b4:	483c      	ldr	r0, [pc, #240]	; (8006aa8 <main+0x1bc>)
 80069b6:	f7fa ff5b 	bl	8001870 <HAL_ADC_Start>
	  if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK) {
 80069ba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80069be:	483a      	ldr	r0, [pc, #232]	; (8006aa8 <main+0x1bc>)
 80069c0:	f7fa ffec 	bl	800199c <HAL_ADC_PollForConversion>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d107      	bne.n	80069da <main+0xee>
		  printf("ADC Value: %d\n\r", HAL_ADC_GetValue(&hadc1));
 80069ca:	4837      	ldr	r0, [pc, #220]	; (8006aa8 <main+0x1bc>)
 80069cc:	f7fb f875 	bl	8001aba <HAL_ADC_GetValue>
 80069d0:	4603      	mov	r3, r0
 80069d2:	4619      	mov	r1, r3
 80069d4:	4835      	ldr	r0, [pc, #212]	; (8006aac <main+0x1c0>)
 80069d6:	f001 fce3 	bl	80083a0 <iprintf>
	  }
	  HAL_ADC_Stop(&hadc1);
 80069da:	4833      	ldr	r0, [pc, #204]	; (8006aa8 <main+0x1bc>)
 80069dc:	f7fa ffab 	bl	8001936 <HAL_ADC_Stop>

	  HAL_Delay(1000);
 80069e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80069e4:	f7fa fbac 	bl	8001140 <HAL_Delay>

	  // DAC test
	  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) *cArray, (uint32_t) cArraySize, DAC_ALIGN_12B_R);
 80069e8:	4b2a      	ldr	r3, [pc, #168]	; (8006a94 <main+0x1a8>)
 80069ea:	881b      	ldrh	r3, [r3, #0]
 80069ec:	461a      	mov	r2, r3
 80069ee:	4b27      	ldr	r3, [pc, #156]	; (8006a8c <main+0x1a0>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4619      	mov	r1, r3
 80069f4:	2300      	movs	r3, #0
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	460b      	mov	r3, r1
 80069fa:	2100      	movs	r1, #0
 80069fc:	482c      	ldr	r0, [pc, #176]	; (8006ab0 <main+0x1c4>)
 80069fe:	f7fb ff3b 	bl	8002878 <HAL_DAC_Start_DMA>
	  HAL_Delay(300);
 8006a02:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006a06:	f7fa fb9b 	bl	8001140 <HAL_Delay>
	  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	4828      	ldr	r0, [pc, #160]	; (8006ab0 <main+0x1c4>)
 8006a0e:	f7fb ffff 	bl	8002a10 <HAL_DAC_Stop_DMA>

	  HAL_Delay(1000);
 8006a12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a16:	f7fa fb93 	bl	8001140 <HAL_Delay>

	  // Gyro test
	  BSP_GYRO_GetXYZ(&gyroRead);
 8006a1a:	4826      	ldr	r0, [pc, #152]	; (8006ab4 <main+0x1c8>)
 8006a1c:	f7fa fb04 	bl	8001028 <BSP_GYRO_GetXYZ>
	  printf("Gyroscope: [%f, %f, %f]\n\r", gyroRead[0] - gyroCal[0], gyroRead[1]  - gyroCal[1], gyroRead[2] - gyroCal[2]);
 8006a20:	4b24      	ldr	r3, [pc, #144]	; (8006ab4 <main+0x1c8>)
 8006a22:	ed93 7a00 	vldr	s14, [r3]
 8006a26:	edd7 7a00 	vldr	s15, [r7]
 8006a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a2e:	ee17 0a90 	vmov	r0, s15
 8006a32:	f7f9 fda1 	bl	8000578 <__aeabi_f2d>
 8006a36:	4680      	mov	r8, r0
 8006a38:	4689      	mov	r9, r1
 8006a3a:	4b1e      	ldr	r3, [pc, #120]	; (8006ab4 <main+0x1c8>)
 8006a3c:	ed93 7a01 	vldr	s14, [r3, #4]
 8006a40:	edd7 7a01 	vldr	s15, [r7, #4]
 8006a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a48:	ee17 0a90 	vmov	r0, s15
 8006a4c:	f7f9 fd94 	bl	8000578 <__aeabi_f2d>
 8006a50:	4604      	mov	r4, r0
 8006a52:	460d      	mov	r5, r1
 8006a54:	4b17      	ldr	r3, [pc, #92]	; (8006ab4 <main+0x1c8>)
 8006a56:	ed93 7a02 	vldr	s14, [r3, #8]
 8006a5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a62:	ee17 0a90 	vmov	r0, s15
 8006a66:	f7f9 fd87 	bl	8000578 <__aeabi_f2d>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a72:	e9cd 4500 	strd	r4, r5, [sp]
 8006a76:	4642      	mov	r2, r8
 8006a78:	464b      	mov	r3, r9
 8006a7a:	480f      	ldr	r0, [pc, #60]	; (8006ab8 <main+0x1cc>)
 8006a7c:	f001 fc90 	bl	80083a0 <iprintf>
	  printf("Input a character: ");
 8006a80:	e78e      	b.n	80069a0 <main+0xb4>
 8006a82:	bf00      	nop
 8006a84:	20000338 	.word	0x20000338
 8006a88:	40c90fdb 	.word	0x40c90fdb
 8006a8c:	20000008 	.word	0x20000008
 8006a90:	44aaa000 	.word	0x44aaa000
 8006a94:	20000414 	.word	0x20000414
 8006a98:	0800bfc0 	.word	0x0800bfc0
 8006a9c:	0800bfd8 	.word	0x0800bfd8
 8006aa0:	0800bff0 	.word	0x0800bff0
 8006aa4:	0800c004 	.word	0x0800c004
 8006aa8:	20000208 	.word	0x20000208
 8006aac:	0800c008 	.word	0x0800c008
 8006ab0:	20000270 	.word	0x20000270
 8006ab4:	2000046c 	.word	0x2000046c
 8006ab8:	0800c018 	.word	0x0800c018

08006abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b096      	sub	sp, #88	; 0x58
 8006ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006ac2:	f107 0314 	add.w	r3, r7, #20
 8006ac6:	2244      	movs	r2, #68	; 0x44
 8006ac8:	2100      	movs	r1, #0
 8006aca:	4618      	mov	r0, r3
 8006acc:	f000 fde6 	bl	800769c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006ad0:	463b      	mov	r3, r7
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	605a      	str	r2, [r3, #4]
 8006ad8:	609a      	str	r2, [r3, #8]
 8006ada:	60da      	str	r2, [r3, #12]
 8006adc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8006ade:	2000      	movs	r0, #0
 8006ae0:	f7fc ff82 	bl	80039e8 <HAL_PWREx_ControlVoltageScaling>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <SystemClock_Config+0x32>
  {
    Error_Handler();
 8006aea:	f000 fa47 	bl	8006f7c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006aee:	2310      	movs	r3, #16
 8006af0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006af2:	2301      	movs	r3, #1
 8006af4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006af6:	2300      	movs	r3, #0
 8006af8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006afa:	2360      	movs	r3, #96	; 0x60
 8006afc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006afe:	2302      	movs	r3, #2
 8006b00:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006b02:	2301      	movs	r3, #1
 8006b04:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006b06:	2301      	movs	r3, #1
 8006b08:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8006b0a:	233c      	movs	r3, #60	; 0x3c
 8006b0c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006b0e:	2302      	movs	r3, #2
 8006b10:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006b12:	2302      	movs	r3, #2
 8006b14:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006b16:	2302      	movs	r3, #2
 8006b18:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006b1a:	f107 0314 	add.w	r3, r7, #20
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7fd f806 	bl	8003b30 <HAL_RCC_OscConfig>
 8006b24:	4603      	mov	r3, r0
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d001      	beq.n	8006b2e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8006b2a:	f000 fa27 	bl	8006f7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006b2e:	230f      	movs	r3, #15
 8006b30:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006b32:	2303      	movs	r3, #3
 8006b34:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006b36:	2300      	movs	r3, #0
 8006b38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006b42:	463b      	mov	r3, r7
 8006b44:	2105      	movs	r1, #5
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fd fc0c 	bl	8004364 <HAL_RCC_ClockConfig>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8006b52:	f000 fa13 	bl	8006f7c <Error_Handler>
  }
}
 8006b56:	bf00      	nop
 8006b58:	3758      	adds	r7, #88	; 0x58
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006b66:	463b      	mov	r3, r7
 8006b68:	2200      	movs	r2, #0
 8006b6a:	601a      	str	r2, [r3, #0]
 8006b6c:	605a      	str	r2, [r3, #4]
 8006b6e:	609a      	str	r2, [r3, #8]
 8006b70:	60da      	str	r2, [r3, #12]
 8006b72:	611a      	str	r2, [r3, #16]
 8006b74:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8006b76:	4b2a      	ldr	r3, [pc, #168]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006b78:	4a2a      	ldr	r2, [pc, #168]	; (8006c24 <MX_ADC1_Init+0xc4>)
 8006b7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8006b7c:	4b28      	ldr	r3, [pc, #160]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006b82:	4b27      	ldr	r3, [pc, #156]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006b84:	2200      	movs	r2, #0
 8006b86:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006b88:	4b25      	ldr	r3, [pc, #148]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006b8e:	4b24      	ldr	r3, [pc, #144]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006b90:	2200      	movs	r2, #0
 8006b92:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006b94:	4b22      	ldr	r3, [pc, #136]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006b96:	2204      	movs	r2, #4
 8006b98:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006b9a:	4b21      	ldr	r3, [pc, #132]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006ba0:	4b1f      	ldr	r3, [pc, #124]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8006ba6:	4b1e      	ldr	r3, [pc, #120]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006ba8:	2201      	movs	r2, #1
 8006baa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006bac:	4b1c      	ldr	r3, [pc, #112]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006bb4:	4b1a      	ldr	r3, [pc, #104]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006bba:	4b19      	ldr	r3, [pc, #100]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006bc0:	4b17      	ldr	r3, [pc, #92]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006bc8:	4b15      	ldr	r3, [pc, #84]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bca:	2200      	movs	r2, #0
 8006bcc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8006bce:	4b14      	ldr	r3, [pc, #80]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 8006bd6:	4b12      	ldr	r3, [pc, #72]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bd8:	2204      	movs	r2, #4
 8006bda:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006bdc:	4810      	ldr	r0, [pc, #64]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006bde:	f7fa fcfb 	bl	80015d8 <HAL_ADC_Init>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8006be8:	f000 f9c8 	bl	8006f7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8006bec:	4b0e      	ldr	r3, [pc, #56]	; (8006c28 <MX_ADC1_Init+0xc8>)
 8006bee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006bf0:	2306      	movs	r3, #6
 8006bf2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006bf8:	237f      	movs	r3, #127	; 0x7f
 8006bfa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006bfc:	2304      	movs	r3, #4
 8006bfe:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8006c00:	2300      	movs	r3, #0
 8006c02:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006c04:	463b      	mov	r3, r7
 8006c06:	4619      	mov	r1, r3
 8006c08:	4805      	ldr	r0, [pc, #20]	; (8006c20 <MX_ADC1_Init+0xc0>)
 8006c0a:	f7fa ff63 	bl	8001ad4 <HAL_ADC_ConfigChannel>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8006c14:	f000 f9b2 	bl	8006f7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006c18:	bf00      	nop
 8006c1a:	3718      	adds	r7, #24
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	20000208 	.word	0x20000208
 8006c24:	50040000 	.word	0x50040000
 8006c28:	04300002 	.word	0x04300002

08006c2c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08a      	sub	sp, #40	; 0x28
 8006c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8006c32:	463b      	mov	r3, r7
 8006c34:	2228      	movs	r2, #40	; 0x28
 8006c36:	2100      	movs	r1, #0
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f000 fd2f 	bl	800769c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8006c3e:	4b13      	ldr	r3, [pc, #76]	; (8006c8c <MX_DAC1_Init+0x60>)
 8006c40:	4a13      	ldr	r2, [pc, #76]	; (8006c90 <MX_DAC1_Init+0x64>)
 8006c42:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006c44:	4811      	ldr	r0, [pc, #68]	; (8006c8c <MX_DAC1_Init+0x60>)
 8006c46:	f7fb fdf4 	bl	8002832 <HAL_DAC_Init>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8006c50:	f000 f994 	bl	8006f7c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006c54:	2300      	movs	r3, #0
 8006c56:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8006c58:	230a      	movs	r3, #10
 8006c5a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006c5c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c60:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006c62:	2300      	movs	r3, #0
 8006c64:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006c66:	2300      	movs	r3, #0
 8006c68:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006c6e:	463b      	mov	r3, r7
 8006c70:	2200      	movs	r2, #0
 8006c72:	4619      	mov	r1, r3
 8006c74:	4805      	ldr	r0, [pc, #20]	; (8006c8c <MX_DAC1_Init+0x60>)
 8006c76:	f7fb ff2f 	bl	8002ad8 <HAL_DAC_ConfigChannel>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8006c80:	f000 f97c 	bl	8006f7c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8006c84:	bf00      	nop
 8006c86:	3728      	adds	r7, #40	; 0x28
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	20000270 	.word	0x20000270
 8006c90:	40007400 	.word	0x40007400

08006c94 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006c98:	4b1b      	ldr	r3, [pc, #108]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006c9a:	4a1c      	ldr	r2, [pc, #112]	; (8006d0c <MX_I2C2_Init+0x78>)
 8006c9c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8006c9e:	4b1a      	ldr	r3, [pc, #104]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006ca0:	4a1b      	ldr	r2, [pc, #108]	; (8006d10 <MX_I2C2_Init+0x7c>)
 8006ca2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8006ca4:	4b18      	ldr	r3, [pc, #96]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006caa:	4b17      	ldr	r3, [pc, #92]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cac:	2201      	movs	r2, #1
 8006cae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006cb0:	4b15      	ldr	r3, [pc, #84]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8006cb6:	4b14      	ldr	r3, [pc, #80]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006cbc:	4b12      	ldr	r3, [pc, #72]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006cc2:	4b11      	ldr	r3, [pc, #68]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006cc8:	4b0f      	ldr	r3, [pc, #60]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cca:	2200      	movs	r2, #0
 8006ccc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006cce:	480e      	ldr	r0, [pc, #56]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cd0:	f7fc fd44 	bl	800375c <HAL_I2C_Init>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8006cda:	f000 f94f 	bl	8006f7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006cde:	2100      	movs	r1, #0
 8006ce0:	4809      	ldr	r0, [pc, #36]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006ce2:	f7fc fdca 	bl	800387a <HAL_I2CEx_ConfigAnalogFilter>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d001      	beq.n	8006cf0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8006cec:	f000 f946 	bl	8006f7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	4805      	ldr	r0, [pc, #20]	; (8006d08 <MX_I2C2_Init+0x74>)
 8006cf4:	f7fc fe0c 	bl	8003910 <HAL_I2CEx_ConfigDigitalFilter>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d001      	beq.n	8006d02 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8006cfe:	f000 f93d 	bl	8006f7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006d02:	bf00      	nop
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	200002e4 	.word	0x200002e4
 8006d0c:	40005800 	.word	0x40005800
 8006d10:	307075b1 	.word	0x307075b1

08006d14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b088      	sub	sp, #32
 8006d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006d1a:	f107 0310 	add.w	r3, r7, #16
 8006d1e:	2200      	movs	r2, #0
 8006d20:	601a      	str	r2, [r3, #0]
 8006d22:	605a      	str	r2, [r3, #4]
 8006d24:	609a      	str	r2, [r3, #8]
 8006d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006d28:	1d3b      	adds	r3, r7, #4
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	605a      	str	r2, [r3, #4]
 8006d30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006d32:	4b1e      	ldr	r3, [pc, #120]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006d38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8006d3a:	4b1c      	ldr	r3, [pc, #112]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d40:	4b1a      	ldr	r3, [pc, #104]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2721;
 8006d46:	4b19      	ldr	r3, [pc, #100]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d48:	f640 22a1 	movw	r2, #2721	; 0xaa1
 8006d4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006d4e:	4b17      	ldr	r3, [pc, #92]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d50:	2200      	movs	r2, #0
 8006d52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006d54:	4b15      	ldr	r3, [pc, #84]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d56:	2200      	movs	r2, #0
 8006d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006d5a:	4814      	ldr	r0, [pc, #80]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d5c:	f7fe fad8 	bl	8005310 <HAL_TIM_Base_Init>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d001      	beq.n	8006d6a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8006d66:	f000 f909 	bl	8006f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006d6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006d70:	f107 0310 	add.w	r3, r7, #16
 8006d74:	4619      	mov	r1, r3
 8006d76:	480d      	ldr	r0, [pc, #52]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d78:	f7fe fb92 	bl	80054a0 <HAL_TIM_ConfigClockSource>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d001      	beq.n	8006d86 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8006d82:	f000 f8fb 	bl	8006f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006d86:	2300      	movs	r3, #0
 8006d88:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006d8e:	1d3b      	adds	r3, r7, #4
 8006d90:	4619      	mov	r1, r3
 8006d92:	4806      	ldr	r0, [pc, #24]	; (8006dac <MX_TIM2_Init+0x98>)
 8006d94:	f7fe fd82 	bl	800589c <HAL_TIMEx_MasterConfigSynchronization>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d001      	beq.n	8006da2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8006d9e:	f000 f8ed 	bl	8006f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006da2:	bf00      	nop
 8006da4:	3720      	adds	r7, #32
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	20000338 	.word	0x20000338

08006db0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006db4:	4b22      	ldr	r3, [pc, #136]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006db6:	4a23      	ldr	r2, [pc, #140]	; (8006e44 <MX_USART1_UART_Init+0x94>)
 8006db8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006dba:	4b21      	ldr	r3, [pc, #132]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006dbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006dc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006dc2:	4b1f      	ldr	r3, [pc, #124]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006dc8:	4b1d      	ldr	r3, [pc, #116]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006dce:	4b1c      	ldr	r3, [pc, #112]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006dd4:	4b1a      	ldr	r3, [pc, #104]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006dd6:	220c      	movs	r2, #12
 8006dd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006dda:	4b19      	ldr	r3, [pc, #100]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006de0:	4b17      	ldr	r3, [pc, #92]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006de2:	2200      	movs	r2, #0
 8006de4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006de6:	4b16      	ldr	r3, [pc, #88]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006de8:	2200      	movs	r2, #0
 8006dea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006dec:	4b14      	ldr	r3, [pc, #80]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006df2:	4b13      	ldr	r3, [pc, #76]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006df4:	2200      	movs	r2, #0
 8006df6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006df8:	4811      	ldr	r0, [pc, #68]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006dfa:	f7fe fdd7 	bl	80059ac <HAL_UART_Init>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d001      	beq.n	8006e08 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8006e04:	f000 f8ba 	bl	8006f7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006e08:	2100      	movs	r1, #0
 8006e0a:	480d      	ldr	r0, [pc, #52]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006e0c:	f7ff fc74 	bl	80066f8 <HAL_UARTEx_SetTxFifoThreshold>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d001      	beq.n	8006e1a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8006e16:	f000 f8b1 	bl	8006f7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	4808      	ldr	r0, [pc, #32]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006e1e:	f7ff fca9 	bl	8006774 <HAL_UARTEx_SetRxFifoThreshold>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d001      	beq.n	8006e2c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006e28:	f000 f8a8 	bl	8006f7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8006e2c:	4804      	ldr	r0, [pc, #16]	; (8006e40 <MX_USART1_UART_Init+0x90>)
 8006e2e:	f7ff fc2a 	bl	8006686 <HAL_UARTEx_DisableFifoMode>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8006e38:	f000 f8a0 	bl	8006f7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006e3c:	bf00      	nop
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	20000384 	.word	0x20000384
 8006e44:	40013800 	.word	0x40013800

08006e48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006e4e:	4b12      	ldr	r3, [pc, #72]	; (8006e98 <MX_DMA_Init+0x50>)
 8006e50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e52:	4a11      	ldr	r2, [pc, #68]	; (8006e98 <MX_DMA_Init+0x50>)
 8006e54:	f043 0304 	orr.w	r3, r3, #4
 8006e58:	6493      	str	r3, [r2, #72]	; 0x48
 8006e5a:	4b0f      	ldr	r3, [pc, #60]	; (8006e98 <MX_DMA_Init+0x50>)
 8006e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e5e:	f003 0304 	and.w	r3, r3, #4
 8006e62:	607b      	str	r3, [r7, #4]
 8006e64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006e66:	4b0c      	ldr	r3, [pc, #48]	; (8006e98 <MX_DMA_Init+0x50>)
 8006e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e6a:	4a0b      	ldr	r2, [pc, #44]	; (8006e98 <MX_DMA_Init+0x50>)
 8006e6c:	f043 0301 	orr.w	r3, r3, #1
 8006e70:	6493      	str	r3, [r2, #72]	; 0x48
 8006e72:	4b09      	ldr	r3, [pc, #36]	; (8006e98 <MX_DMA_Init+0x50>)
 8006e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	603b      	str	r3, [r7, #0]
 8006e7c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8006e7e:	2200      	movs	r2, #0
 8006e80:	2100      	movs	r1, #0
 8006e82:	200b      	movs	r0, #11
 8006e84:	f7fb fc9f 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006e88:	200b      	movs	r0, #11
 8006e8a:	f7fb fcb8 	bl	80027fe <HAL_NVIC_EnableIRQ>

}
 8006e8e:	bf00      	nop
 8006e90:	3708      	adds	r7, #8
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	40021000 	.word	0x40021000

08006e9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b088      	sub	sp, #32
 8006ea0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ea2:	f107 030c 	add.w	r3, r7, #12
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	601a      	str	r2, [r3, #0]
 8006eaa:	605a      	str	r2, [r3, #4]
 8006eac:	609a      	str	r2, [r3, #8]
 8006eae:	60da      	str	r2, [r3, #12]
 8006eb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006eb2:	4b2f      	ldr	r3, [pc, #188]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eb6:	4a2e      	ldr	r2, [pc, #184]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006eb8:	f043 0304 	orr.w	r3, r3, #4
 8006ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ebe:	4b2c      	ldr	r3, [pc, #176]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ec2:	f003 0304 	and.w	r3, r3, #4
 8006ec6:	60bb      	str	r3, [r7, #8]
 8006ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006eca:	4b29      	ldr	r3, [pc, #164]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ece:	4a28      	ldr	r2, [pc, #160]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006ed0:	f043 0301 	orr.w	r3, r3, #1
 8006ed4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ed6:	4b26      	ldr	r3, [pc, #152]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	607b      	str	r3, [r7, #4]
 8006ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ee2:	4b23      	ldr	r3, [pc, #140]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ee6:	4a22      	ldr	r2, [pc, #136]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006ee8:	f043 0302 	orr.w	r3, r3, #2
 8006eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006eee:	4b20      	ldr	r3, [pc, #128]	; (8006f70 <MX_GPIO_Init+0xd4>)
 8006ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ef2:	f003 0302 	and.w	r3, r3, #2
 8006ef6:	603b      	str	r3, [r7, #0]
 8006ef8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_RESET);
 8006efa:	2200      	movs	r2, #0
 8006efc:	2120      	movs	r1, #32
 8006efe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f02:	f7fc fc13 	bl	800372c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 8006f06:	2200      	movs	r2, #0
 8006f08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006f0c:	4819      	ldr	r0, [pc, #100]	; (8006f74 <MX_GPIO_Init+0xd8>)
 8006f0e:	f7fc fc0d 	bl	800372c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : userBurron_Pin */
  GPIO_InitStruct.Pin = userBurron_Pin;
 8006f12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006f16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(userBurron_GPIO_Port, &GPIO_InitStruct);
 8006f20:	f107 030c 	add.w	r3, r7, #12
 8006f24:	4619      	mov	r1, r3
 8006f26:	4814      	ldr	r0, [pc, #80]	; (8006f78 <MX_GPIO_Init+0xdc>)
 8006f28:	f7fc fa6e 	bl	8003408 <HAL_GPIO_Init>

  /*Configure GPIO pin : led2_Pin */
  GPIO_InitStruct.Pin = led2_Pin;
 8006f2c:	2320      	movs	r3, #32
 8006f2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f30:	2301      	movs	r3, #1
 8006f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f34:	2300      	movs	r3, #0
 8006f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led2_GPIO_Port, &GPIO_InitStruct);
 8006f3c:	f107 030c 	add.w	r3, r7, #12
 8006f40:	4619      	mov	r1, r3
 8006f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f46:	f7fc fa5f 	bl	8003408 <HAL_GPIO_Init>

  /*Configure GPIO pin : led1_Pin */
  GPIO_InitStruct.Pin = led1_Pin;
 8006f4a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006f4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f50:	2301      	movs	r3, #1
 8006f52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f54:	2300      	movs	r3, #0
 8006f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led1_GPIO_Port, &GPIO_InitStruct);
 8006f5c:	f107 030c 	add.w	r3, r7, #12
 8006f60:	4619      	mov	r1, r3
 8006f62:	4804      	ldr	r0, [pc, #16]	; (8006f74 <MX_GPIO_Init+0xd8>)
 8006f64:	f7fc fa50 	bl	8003408 <HAL_GPIO_Init>

}
 8006f68:	bf00      	nop
 8006f6a:	3720      	adds	r7, #32
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}
 8006f70:	40021000 	.word	0x40021000
 8006f74:	48000400 	.word	0x48000400
 8006f78:	48000800 	.word	0x48000800

08006f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006f80:	b672      	cpsid	i
}
 8006f82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006f84:	e7fe      	b.n	8006f84 <Error_Handler+0x8>
	...

08006f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f8e:	4b0f      	ldr	r3, [pc, #60]	; (8006fcc <HAL_MspInit+0x44>)
 8006f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f92:	4a0e      	ldr	r2, [pc, #56]	; (8006fcc <HAL_MspInit+0x44>)
 8006f94:	f043 0301 	orr.w	r3, r3, #1
 8006f98:	6613      	str	r3, [r2, #96]	; 0x60
 8006f9a:	4b0c      	ldr	r3, [pc, #48]	; (8006fcc <HAL_MspInit+0x44>)
 8006f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	607b      	str	r3, [r7, #4]
 8006fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006fa6:	4b09      	ldr	r3, [pc, #36]	; (8006fcc <HAL_MspInit+0x44>)
 8006fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006faa:	4a08      	ldr	r2, [pc, #32]	; (8006fcc <HAL_MspInit+0x44>)
 8006fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fb0:	6593      	str	r3, [r2, #88]	; 0x58
 8006fb2:	4b06      	ldr	r3, [pc, #24]	; (8006fcc <HAL_MspInit+0x44>)
 8006fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fba:	603b      	str	r3, [r7, #0]
 8006fbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006fbe:	bf00      	nop
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40021000 	.word	0x40021000

08006fd0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b0ae      	sub	sp, #184	; 0xb8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fd8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006fdc:	2200      	movs	r2, #0
 8006fde:	601a      	str	r2, [r3, #0]
 8006fe0:	605a      	str	r2, [r3, #4]
 8006fe2:	609a      	str	r2, [r3, #8]
 8006fe4:	60da      	str	r2, [r3, #12]
 8006fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006fe8:	f107 0310 	add.w	r3, r7, #16
 8006fec:	2294      	movs	r2, #148	; 0x94
 8006fee:	2100      	movs	r1, #0
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f000 fb53 	bl	800769c <memset>
  if(hadc->Instance==ADC1)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a27      	ldr	r2, [pc, #156]	; (8007098 <HAL_ADC_MspInit+0xc8>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d146      	bne.n	800708e <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8007000:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007004:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8007006:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800700a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800700e:	2301      	movs	r3, #1
 8007010:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007012:	2301      	movs	r3, #1
 8007014:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007016:	2318      	movs	r3, #24
 8007018:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800701a:	2302      	movs	r3, #2
 800701c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800701e:	2302      	movs	r3, #2
 8007020:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8007022:	2302      	movs	r3, #2
 8007024:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8007026:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800702a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800702c:	f107 0310 	add.w	r3, r7, #16
 8007030:	4618      	mov	r0, r3
 8007032:	f7fd fc55 	bl	80048e0 <HAL_RCCEx_PeriphCLKConfig>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800703c:	f7ff ff9e 	bl	8006f7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8007040:	4b16      	ldr	r3, [pc, #88]	; (800709c <HAL_ADC_MspInit+0xcc>)
 8007042:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007044:	4a15      	ldr	r2, [pc, #84]	; (800709c <HAL_ADC_MspInit+0xcc>)
 8007046:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800704a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800704c:	4b13      	ldr	r3, [pc, #76]	; (800709c <HAL_ADC_MspInit+0xcc>)
 800704e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007050:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007054:	60fb      	str	r3, [r7, #12]
 8007056:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007058:	4b10      	ldr	r3, [pc, #64]	; (800709c <HAL_ADC_MspInit+0xcc>)
 800705a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800705c:	4a0f      	ldr	r2, [pc, #60]	; (800709c <HAL_ADC_MspInit+0xcc>)
 800705e:	f043 0304 	orr.w	r3, r3, #4
 8007062:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007064:	4b0d      	ldr	r3, [pc, #52]	; (800709c <HAL_ADC_MspInit+0xcc>)
 8007066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007068:	f003 0304 	and.w	r3, r3, #4
 800706c:	60bb      	str	r3, [r7, #8]
 800706e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007070:	2301      	movs	r3, #1
 8007072:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8007076:	230b      	movs	r3, #11
 8007078:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800707c:	2300      	movs	r3, #0
 800707e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007082:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8007086:	4619      	mov	r1, r3
 8007088:	4805      	ldr	r0, [pc, #20]	; (80070a0 <HAL_ADC_MspInit+0xd0>)
 800708a:	f7fc f9bd 	bl	8003408 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800708e:	bf00      	nop
 8007090:	37b8      	adds	r7, #184	; 0xb8
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	50040000 	.word	0x50040000
 800709c:	40021000 	.word	0x40021000
 80070a0:	48000800 	.word	0x48000800

080070a4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b08a      	sub	sp, #40	; 0x28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070ac:	f107 0314 	add.w	r3, r7, #20
 80070b0:	2200      	movs	r2, #0
 80070b2:	601a      	str	r2, [r3, #0]
 80070b4:	605a      	str	r2, [r3, #4]
 80070b6:	609a      	str	r2, [r3, #8]
 80070b8:	60da      	str	r2, [r3, #12]
 80070ba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a2b      	ldr	r2, [pc, #172]	; (8007170 <HAL_DAC_MspInit+0xcc>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d14f      	bne.n	8007166 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80070c6:	4b2b      	ldr	r3, [pc, #172]	; (8007174 <HAL_DAC_MspInit+0xd0>)
 80070c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070ca:	4a2a      	ldr	r2, [pc, #168]	; (8007174 <HAL_DAC_MspInit+0xd0>)
 80070cc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80070d0:	6593      	str	r3, [r2, #88]	; 0x58
 80070d2:	4b28      	ldr	r3, [pc, #160]	; (8007174 <HAL_DAC_MspInit+0xd0>)
 80070d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070da:	613b      	str	r3, [r7, #16]
 80070dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070de:	4b25      	ldr	r3, [pc, #148]	; (8007174 <HAL_DAC_MspInit+0xd0>)
 80070e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070e2:	4a24      	ldr	r2, [pc, #144]	; (8007174 <HAL_DAC_MspInit+0xd0>)
 80070e4:	f043 0301 	orr.w	r3, r3, #1
 80070e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80070ea:	4b22      	ldr	r3, [pc, #136]	; (8007174 <HAL_DAC_MspInit+0xd0>)
 80070ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80070f6:	2310      	movs	r3, #16
 80070f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80070fa:	2303      	movs	r3, #3
 80070fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070fe:	2300      	movs	r3, #0
 8007100:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007102:	f107 0314 	add.w	r3, r7, #20
 8007106:	4619      	mov	r1, r3
 8007108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800710c:	f7fc f97c 	bl	8003408 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8007110:	4b19      	ldr	r3, [pc, #100]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007112:	4a1a      	ldr	r2, [pc, #104]	; (800717c <HAL_DAC_MspInit+0xd8>)
 8007114:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8007116:	4b18      	ldr	r3, [pc, #96]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007118:	2206      	movs	r2, #6
 800711a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800711c:	4b16      	ldr	r3, [pc, #88]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 800711e:	2210      	movs	r2, #16
 8007120:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007122:	4b15      	ldr	r3, [pc, #84]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007124:	2200      	movs	r2, #0
 8007126:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007128:	4b13      	ldr	r3, [pc, #76]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 800712a:	2280      	movs	r2, #128	; 0x80
 800712c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800712e:	4b12      	ldr	r3, [pc, #72]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007130:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007134:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007136:	4b10      	ldr	r3, [pc, #64]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007138:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800713c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800713e:	4b0e      	ldr	r3, [pc, #56]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007140:	2220      	movs	r2, #32
 8007142:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007144:	4b0c      	ldr	r3, [pc, #48]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007146:	2200      	movs	r2, #0
 8007148:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800714a:	480b      	ldr	r0, [pc, #44]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 800714c:	f7fb fe8e 	bl	8002e6c <HAL_DMA_Init>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8007156:	f7ff ff11 	bl	8006f7c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a06      	ldr	r2, [pc, #24]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 800715e:	609a      	str	r2, [r3, #8]
 8007160:	4a05      	ldr	r2, [pc, #20]	; (8007178 <HAL_DAC_MspInit+0xd4>)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8007166:	bf00      	nop
 8007168:	3728      	adds	r7, #40	; 0x28
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	40007400 	.word	0x40007400
 8007174:	40021000 	.word	0x40021000
 8007178:	20000284 	.word	0x20000284
 800717c:	40020008 	.word	0x40020008

08007180 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b0ae      	sub	sp, #184	; 0xb8
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007188:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800718c:	2200      	movs	r2, #0
 800718e:	601a      	str	r2, [r3, #0]
 8007190:	605a      	str	r2, [r3, #4]
 8007192:	609a      	str	r2, [r3, #8]
 8007194:	60da      	str	r2, [r3, #12]
 8007196:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007198:	f107 0310 	add.w	r3, r7, #16
 800719c:	2294      	movs	r2, #148	; 0x94
 800719e:	2100      	movs	r1, #0
 80071a0:	4618      	mov	r0, r3
 80071a2:	f000 fa7b 	bl	800769c <memset>
  if(hi2c->Instance==I2C2)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a21      	ldr	r2, [pc, #132]	; (8007230 <HAL_I2C_MspInit+0xb0>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d13b      	bne.n	8007228 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80071b0:	2380      	movs	r3, #128	; 0x80
 80071b2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80071b4:	2300      	movs	r3, #0
 80071b6:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80071b8:	f107 0310 	add.w	r3, r7, #16
 80071bc:	4618      	mov	r0, r3
 80071be:	f7fd fb8f 	bl	80048e0 <HAL_RCCEx_PeriphCLKConfig>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d001      	beq.n	80071cc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80071c8:	f7ff fed8 	bl	8006f7c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071cc:	4b19      	ldr	r3, [pc, #100]	; (8007234 <HAL_I2C_MspInit+0xb4>)
 80071ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071d0:	4a18      	ldr	r2, [pc, #96]	; (8007234 <HAL_I2C_MspInit+0xb4>)
 80071d2:	f043 0302 	orr.w	r3, r3, #2
 80071d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80071d8:	4b16      	ldr	r3, [pc, #88]	; (8007234 <HAL_I2C_MspInit+0xb4>)
 80071da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071dc:	f003 0302 	and.w	r3, r3, #2
 80071e0:	60fb      	str	r3, [r7, #12]
 80071e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80071e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80071e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80071ec:	2312      	movs	r3, #18
 80071ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071f2:	2300      	movs	r3, #0
 80071f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071f8:	2303      	movs	r3, #3
 80071fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80071fe:	2304      	movs	r3, #4
 8007200:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007204:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8007208:	4619      	mov	r1, r3
 800720a:	480b      	ldr	r0, [pc, #44]	; (8007238 <HAL_I2C_MspInit+0xb8>)
 800720c:	f7fc f8fc 	bl	8003408 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007210:	4b08      	ldr	r3, [pc, #32]	; (8007234 <HAL_I2C_MspInit+0xb4>)
 8007212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007214:	4a07      	ldr	r2, [pc, #28]	; (8007234 <HAL_I2C_MspInit+0xb4>)
 8007216:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800721a:	6593      	str	r3, [r2, #88]	; 0x58
 800721c:	4b05      	ldr	r3, [pc, #20]	; (8007234 <HAL_I2C_MspInit+0xb4>)
 800721e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007224:	60bb      	str	r3, [r7, #8]
 8007226:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8007228:	bf00      	nop
 800722a:	37b8      	adds	r7, #184	; 0xb8
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}
 8007230:	40005800 	.word	0x40005800
 8007234:	40021000 	.word	0x40021000
 8007238:	48000400 	.word	0x48000400

0800723c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800724c:	d10b      	bne.n	8007266 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800724e:	4b09      	ldr	r3, [pc, #36]	; (8007274 <HAL_TIM_Base_MspInit+0x38>)
 8007250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007252:	4a08      	ldr	r2, [pc, #32]	; (8007274 <HAL_TIM_Base_MspInit+0x38>)
 8007254:	f043 0301 	orr.w	r3, r3, #1
 8007258:	6593      	str	r3, [r2, #88]	; 0x58
 800725a:	4b06      	ldr	r3, [pc, #24]	; (8007274 <HAL_TIM_Base_MspInit+0x38>)
 800725c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800725e:	f003 0301 	and.w	r3, r3, #1
 8007262:	60fb      	str	r3, [r7, #12]
 8007264:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8007266:	bf00      	nop
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40021000 	.word	0x40021000

08007278 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b0ae      	sub	sp, #184	; 0xb8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007280:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8007284:	2200      	movs	r2, #0
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	605a      	str	r2, [r3, #4]
 800728a:	609a      	str	r2, [r3, #8]
 800728c:	60da      	str	r2, [r3, #12]
 800728e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007290:	f107 0310 	add.w	r3, r7, #16
 8007294:	2294      	movs	r2, #148	; 0x94
 8007296:	2100      	movs	r1, #0
 8007298:	4618      	mov	r0, r3
 800729a:	f000 f9ff 	bl	800769c <memset>
  if(huart->Instance==USART1)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a21      	ldr	r2, [pc, #132]	; (8007328 <HAL_UART_MspInit+0xb0>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d13a      	bne.n	800731e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80072a8:	2301      	movs	r3, #1
 80072aa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80072ac:	2300      	movs	r3, #0
 80072ae:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80072b0:	f107 0310 	add.w	r3, r7, #16
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7fd fb13 	bl	80048e0 <HAL_RCCEx_PeriphCLKConfig>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d001      	beq.n	80072c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80072c0:	f7ff fe5c 	bl	8006f7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80072c4:	4b19      	ldr	r3, [pc, #100]	; (800732c <HAL_UART_MspInit+0xb4>)
 80072c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072c8:	4a18      	ldr	r2, [pc, #96]	; (800732c <HAL_UART_MspInit+0xb4>)
 80072ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80072ce:	6613      	str	r3, [r2, #96]	; 0x60
 80072d0:	4b16      	ldr	r3, [pc, #88]	; (800732c <HAL_UART_MspInit+0xb4>)
 80072d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072d8:	60fb      	str	r3, [r7, #12]
 80072da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072dc:	4b13      	ldr	r3, [pc, #76]	; (800732c <HAL_UART_MspInit+0xb4>)
 80072de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072e0:	4a12      	ldr	r2, [pc, #72]	; (800732c <HAL_UART_MspInit+0xb4>)
 80072e2:	f043 0302 	orr.w	r3, r3, #2
 80072e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80072e8:	4b10      	ldr	r3, [pc, #64]	; (800732c <HAL_UART_MspInit+0xb4>)
 80072ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072ec:	f003 0302 	and.w	r3, r3, #2
 80072f0:	60bb      	str	r3, [r7, #8]
 80072f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80072f4:	23c0      	movs	r3, #192	; 0xc0
 80072f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072fa:	2302      	movs	r3, #2
 80072fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007300:	2300      	movs	r3, #0
 8007302:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007306:	2303      	movs	r3, #3
 8007308:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800730c:	2307      	movs	r3, #7
 800730e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007312:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8007316:	4619      	mov	r1, r3
 8007318:	4805      	ldr	r0, [pc, #20]	; (8007330 <HAL_UART_MspInit+0xb8>)
 800731a:	f7fc f875 	bl	8003408 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800731e:	bf00      	nop
 8007320:	37b8      	adds	r7, #184	; 0xb8
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	40013800 	.word	0x40013800
 800732c:	40021000 	.word	0x40021000
 8007330:	48000400 	.word	0x48000400

08007334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007334:	b480      	push	{r7}
 8007336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007338:	e7fe      	b.n	8007338 <NMI_Handler+0x4>

0800733a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800733a:	b480      	push	{r7}
 800733c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800733e:	e7fe      	b.n	800733e <HardFault_Handler+0x4>

08007340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007340:	b480      	push	{r7}
 8007342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007344:	e7fe      	b.n	8007344 <MemManage_Handler+0x4>

08007346 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007346:	b480      	push	{r7}
 8007348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800734a:	e7fe      	b.n	800734a <BusFault_Handler+0x4>

0800734c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800734c:	b480      	push	{r7}
 800734e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007350:	e7fe      	b.n	8007350 <UsageFault_Handler+0x4>

08007352 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007352:	b480      	push	{r7}
 8007354:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007356:	bf00      	nop
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007360:	b480      	push	{r7}
 8007362:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007364:	bf00      	nop
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800736e:	b480      	push	{r7}
 8007370:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007372:	bf00      	nop
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007380:	f7f9 febe 	bl	8001100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007384:	bf00      	nop
 8007386:	bd80      	pop	{r7, pc}

08007388 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800738c:	4802      	ldr	r0, [pc, #8]	; (8007398 <DMA1_Channel1_IRQHandler+0x10>)
 800738e:	f7fb feec 	bl	800316a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007392:	bf00      	nop
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	20000284 	.word	0x20000284

0800739c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800739c:	b480      	push	{r7}
 800739e:	af00      	add	r7, sp, #0
  return 1;
 80073a0:	2301      	movs	r3, #1
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <_kill>:

int _kill(int pid, int sig)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80073b6:	f000 f939 	bl	800762c <__errno>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2216      	movs	r2, #22
 80073be:	601a      	str	r2, [r3, #0]
  return -1;
 80073c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <_exit>:

void _exit (int status)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b082      	sub	sp, #8
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80073d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7ff ffe7 	bl	80073ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80073de:	e7fe      	b.n	80073de <_exit+0x12>

080073e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80073ec:	2300      	movs	r3, #0
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	e00a      	b.n	8007408 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80073f2:	f7ff fa5d 	bl	80068b0 <__io_getchar>
 80073f6:	4601      	mov	r1, r0
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	1c5a      	adds	r2, r3, #1
 80073fc:	60ba      	str	r2, [r7, #8]
 80073fe:	b2ca      	uxtb	r2, r1
 8007400:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	3301      	adds	r3, #1
 8007406:	617b      	str	r3, [r7, #20]
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	429a      	cmp	r2, r3
 800740e:	dbf0      	blt.n	80073f2 <_read+0x12>
  }

  return len;
 8007410:	687b      	ldr	r3, [r7, #4]
}
 8007412:	4618      	mov	r0, r3
 8007414:	3718      	adds	r7, #24
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b086      	sub	sp, #24
 800741e:	af00      	add	r7, sp, #0
 8007420:	60f8      	str	r0, [r7, #12]
 8007422:	60b9      	str	r1, [r7, #8]
 8007424:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007426:	2300      	movs	r3, #0
 8007428:	617b      	str	r3, [r7, #20]
 800742a:	e009      	b.n	8007440 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	1c5a      	adds	r2, r3, #1
 8007430:	60ba      	str	r2, [r7, #8]
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff fa29 	bl	800688c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	3301      	adds	r3, #1
 800743e:	617b      	str	r3, [r7, #20]
 8007440:	697a      	ldr	r2, [r7, #20]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	429a      	cmp	r2, r3
 8007446:	dbf1      	blt.n	800742c <_write+0x12>
  }
  return len;
 8007448:	687b      	ldr	r3, [r7, #4]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3718      	adds	r7, #24
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <_close>:

int _close(int file)
{
 8007452:	b480      	push	{r7}
 8007454:	b083      	sub	sp, #12
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800745a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800745e:	4618      	mov	r0, r3
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr

0800746a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800746a:	b480      	push	{r7}
 800746c:	b083      	sub	sp, #12
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
 8007472:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800747a:	605a      	str	r2, [r3, #4]
  return 0;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	370c      	adds	r7, #12
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr

0800748a <_isatty>:

int _isatty(int file)
{
 800748a:	b480      	push	{r7}
 800748c:	b083      	sub	sp, #12
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007492:	2301      	movs	r3, #1
}
 8007494:	4618      	mov	r0, r3
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3714      	adds	r7, #20
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
	...

080074bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b086      	sub	sp, #24
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80074c4:	4a14      	ldr	r2, [pc, #80]	; (8007518 <_sbrk+0x5c>)
 80074c6:	4b15      	ldr	r3, [pc, #84]	; (800751c <_sbrk+0x60>)
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80074d0:	4b13      	ldr	r3, [pc, #76]	; (8007520 <_sbrk+0x64>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d102      	bne.n	80074de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80074d8:	4b11      	ldr	r3, [pc, #68]	; (8007520 <_sbrk+0x64>)
 80074da:	4a12      	ldr	r2, [pc, #72]	; (8007524 <_sbrk+0x68>)
 80074dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80074de:	4b10      	ldr	r3, [pc, #64]	; (8007520 <_sbrk+0x64>)
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4413      	add	r3, r2
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d207      	bcs.n	80074fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80074ec:	f000 f89e 	bl	800762c <__errno>
 80074f0:	4603      	mov	r3, r0
 80074f2:	220c      	movs	r2, #12
 80074f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80074f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80074fa:	e009      	b.n	8007510 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80074fc:	4b08      	ldr	r3, [pc, #32]	; (8007520 <_sbrk+0x64>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007502:	4b07      	ldr	r3, [pc, #28]	; (8007520 <_sbrk+0x64>)
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4413      	add	r3, r2
 800750a:	4a05      	ldr	r2, [pc, #20]	; (8007520 <_sbrk+0x64>)
 800750c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800750e:	68fb      	ldr	r3, [r7, #12]
}
 8007510:	4618      	mov	r0, r3
 8007512:	3718      	adds	r7, #24
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	200a0000 	.word	0x200a0000
 800751c:	00000400 	.word	0x00000400
 8007520:	20000478 	.word	0x20000478
 8007524:	20000490 	.word	0x20000490

08007528 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8007528:	b480      	push	{r7}
 800752a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800752c:	4b06      	ldr	r3, [pc, #24]	; (8007548 <SystemInit+0x20>)
 800752e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007532:	4a05      	ldr	r2, [pc, #20]	; (8007548 <SystemInit+0x20>)
 8007534:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007538:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800753c:	bf00      	nop
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	e000ed00 	.word	0xe000ed00

0800754c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800754c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007584 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007550:	f7ff ffea 	bl	8007528 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007554:	480c      	ldr	r0, [pc, #48]	; (8007588 <LoopForever+0x6>)
  ldr r1, =_edata
 8007556:	490d      	ldr	r1, [pc, #52]	; (800758c <LoopForever+0xa>)
  ldr r2, =_sidata
 8007558:	4a0d      	ldr	r2, [pc, #52]	; (8007590 <LoopForever+0xe>)
  movs r3, #0
 800755a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800755c:	e002      	b.n	8007564 <LoopCopyDataInit>

0800755e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800755e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007562:	3304      	adds	r3, #4

08007564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007568:	d3f9      	bcc.n	800755e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800756a:	4a0a      	ldr	r2, [pc, #40]	; (8007594 <LoopForever+0x12>)
  ldr r4, =_ebss
 800756c:	4c0a      	ldr	r4, [pc, #40]	; (8007598 <LoopForever+0x16>)
  movs r3, #0
 800756e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007570:	e001      	b.n	8007576 <LoopFillZerobss>

08007572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007574:	3204      	adds	r2, #4

08007576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007578:	d3fb      	bcc.n	8007572 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800757a:	f000 f85d 	bl	8007638 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800757e:	f7ff f9b5 	bl	80068ec <main>

08007582 <LoopForever>:

LoopForever:
    b LoopForever
 8007582:	e7fe      	b.n	8007582 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007584:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8007588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800758c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8007590:	0800cd64 	.word	0x0800cd64
  ldr r2, =_sbss
 8007594:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8007598:	2000048c 	.word	0x2000048c

0800759c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800759c:	e7fe      	b.n	800759c <ADC1_IRQHandler>
	...

080075a0 <arm_sin_f32>:
 80075a0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007620 <arm_sin_f32+0x80>
 80075a4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80075a8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075b0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80075b4:	d504      	bpl.n	80075c0 <arm_sin_f32+0x20>
 80075b6:	ee17 3a90 	vmov	r3, s15
 80075ba:	3b01      	subs	r3, #1
 80075bc:	ee07 3a90 	vmov	s15, r3
 80075c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075c4:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8007624 <arm_sin_f32+0x84>
 80075c8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80075cc:	ee20 0a07 	vmul.f32	s0, s0, s14
 80075d0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80075d4:	ee17 3a90 	vmov	r3, s15
 80075d8:	b29b      	uxth	r3, r3
 80075da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075de:	d21a      	bcs.n	8007616 <arm_sin_f32+0x76>
 80075e0:	ee07 3a90 	vmov	s15, r3
 80075e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075e8:	1c59      	adds	r1, r3, #1
 80075ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 80075ee:	4a0e      	ldr	r2, [pc, #56]	; (8007628 <arm_sin_f32+0x88>)
 80075f0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80075f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80075f8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80075fc:	ed93 7a00 	vldr	s14, [r3]
 8007600:	edd2 6a00 	vldr	s13, [r2]
 8007604:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007608:	ee20 0a26 	vmul.f32	s0, s0, s13
 800760c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007610:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007614:	4770      	bx	lr
 8007616:	ee30 0a47 	vsub.f32	s0, s0, s14
 800761a:	2101      	movs	r1, #1
 800761c:	2300      	movs	r3, #0
 800761e:	e7e6      	b.n	80075ee <arm_sin_f32+0x4e>
 8007620:	3e22f983 	.word	0x3e22f983
 8007624:	44000000 	.word	0x44000000
 8007628:	0800c0a4 	.word	0x0800c0a4

0800762c <__errno>:
 800762c:	4b01      	ldr	r3, [pc, #4]	; (8007634 <__errno+0x8>)
 800762e:	6818      	ldr	r0, [r3, #0]
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	20000010 	.word	0x20000010

08007638 <__libc_init_array>:
 8007638:	b570      	push	{r4, r5, r6, lr}
 800763a:	4d0d      	ldr	r5, [pc, #52]	; (8007670 <__libc_init_array+0x38>)
 800763c:	4c0d      	ldr	r4, [pc, #52]	; (8007674 <__libc_init_array+0x3c>)
 800763e:	1b64      	subs	r4, r4, r5
 8007640:	10a4      	asrs	r4, r4, #2
 8007642:	2600      	movs	r6, #0
 8007644:	42a6      	cmp	r6, r4
 8007646:	d109      	bne.n	800765c <__libc_init_array+0x24>
 8007648:	4d0b      	ldr	r5, [pc, #44]	; (8007678 <__libc_init_array+0x40>)
 800764a:	4c0c      	ldr	r4, [pc, #48]	; (800767c <__libc_init_array+0x44>)
 800764c:	f004 fcac 	bl	800bfa8 <_init>
 8007650:	1b64      	subs	r4, r4, r5
 8007652:	10a4      	asrs	r4, r4, #2
 8007654:	2600      	movs	r6, #0
 8007656:	42a6      	cmp	r6, r4
 8007658:	d105      	bne.n	8007666 <__libc_init_array+0x2e>
 800765a:	bd70      	pop	{r4, r5, r6, pc}
 800765c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007660:	4798      	blx	r3
 8007662:	3601      	adds	r6, #1
 8007664:	e7ee      	b.n	8007644 <__libc_init_array+0xc>
 8007666:	f855 3b04 	ldr.w	r3, [r5], #4
 800766a:	4798      	blx	r3
 800766c:	3601      	adds	r6, #1
 800766e:	e7f2      	b.n	8007656 <__libc_init_array+0x1e>
 8007670:	0800cd5c 	.word	0x0800cd5c
 8007674:	0800cd5c 	.word	0x0800cd5c
 8007678:	0800cd5c 	.word	0x0800cd5c
 800767c:	0800cd60 	.word	0x0800cd60

08007680 <memcpy>:
 8007680:	440a      	add	r2, r1
 8007682:	4291      	cmp	r1, r2
 8007684:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007688:	d100      	bne.n	800768c <memcpy+0xc>
 800768a:	4770      	bx	lr
 800768c:	b510      	push	{r4, lr}
 800768e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007692:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007696:	4291      	cmp	r1, r2
 8007698:	d1f9      	bne.n	800768e <memcpy+0xe>
 800769a:	bd10      	pop	{r4, pc}

0800769c <memset>:
 800769c:	4402      	add	r2, r0
 800769e:	4603      	mov	r3, r0
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d100      	bne.n	80076a6 <memset+0xa>
 80076a4:	4770      	bx	lr
 80076a6:	f803 1b01 	strb.w	r1, [r3], #1
 80076aa:	e7f9      	b.n	80076a0 <memset+0x4>

080076ac <__cvt>:
 80076ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076b0:	ec55 4b10 	vmov	r4, r5, d0
 80076b4:	2d00      	cmp	r5, #0
 80076b6:	460e      	mov	r6, r1
 80076b8:	4619      	mov	r1, r3
 80076ba:	462b      	mov	r3, r5
 80076bc:	bfbb      	ittet	lt
 80076be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80076c2:	461d      	movlt	r5, r3
 80076c4:	2300      	movge	r3, #0
 80076c6:	232d      	movlt	r3, #45	; 0x2d
 80076c8:	700b      	strb	r3, [r1, #0]
 80076ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80076d0:	4691      	mov	r9, r2
 80076d2:	f023 0820 	bic.w	r8, r3, #32
 80076d6:	bfbc      	itt	lt
 80076d8:	4622      	movlt	r2, r4
 80076da:	4614      	movlt	r4, r2
 80076dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80076e0:	d005      	beq.n	80076ee <__cvt+0x42>
 80076e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80076e6:	d100      	bne.n	80076ea <__cvt+0x3e>
 80076e8:	3601      	adds	r6, #1
 80076ea:	2102      	movs	r1, #2
 80076ec:	e000      	b.n	80076f0 <__cvt+0x44>
 80076ee:	2103      	movs	r1, #3
 80076f0:	ab03      	add	r3, sp, #12
 80076f2:	9301      	str	r3, [sp, #4]
 80076f4:	ab02      	add	r3, sp, #8
 80076f6:	9300      	str	r3, [sp, #0]
 80076f8:	ec45 4b10 	vmov	d0, r4, r5
 80076fc:	4653      	mov	r3, sl
 80076fe:	4632      	mov	r2, r6
 8007700:	f001 fdc6 	bl	8009290 <_dtoa_r>
 8007704:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007708:	4607      	mov	r7, r0
 800770a:	d102      	bne.n	8007712 <__cvt+0x66>
 800770c:	f019 0f01 	tst.w	r9, #1
 8007710:	d022      	beq.n	8007758 <__cvt+0xac>
 8007712:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007716:	eb07 0906 	add.w	r9, r7, r6
 800771a:	d110      	bne.n	800773e <__cvt+0x92>
 800771c:	783b      	ldrb	r3, [r7, #0]
 800771e:	2b30      	cmp	r3, #48	; 0x30
 8007720:	d10a      	bne.n	8007738 <__cvt+0x8c>
 8007722:	2200      	movs	r2, #0
 8007724:	2300      	movs	r3, #0
 8007726:	4620      	mov	r0, r4
 8007728:	4629      	mov	r1, r5
 800772a:	f7f9 f9e5 	bl	8000af8 <__aeabi_dcmpeq>
 800772e:	b918      	cbnz	r0, 8007738 <__cvt+0x8c>
 8007730:	f1c6 0601 	rsb	r6, r6, #1
 8007734:	f8ca 6000 	str.w	r6, [sl]
 8007738:	f8da 3000 	ldr.w	r3, [sl]
 800773c:	4499      	add	r9, r3
 800773e:	2200      	movs	r2, #0
 8007740:	2300      	movs	r3, #0
 8007742:	4620      	mov	r0, r4
 8007744:	4629      	mov	r1, r5
 8007746:	f7f9 f9d7 	bl	8000af8 <__aeabi_dcmpeq>
 800774a:	b108      	cbz	r0, 8007750 <__cvt+0xa4>
 800774c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007750:	2230      	movs	r2, #48	; 0x30
 8007752:	9b03      	ldr	r3, [sp, #12]
 8007754:	454b      	cmp	r3, r9
 8007756:	d307      	bcc.n	8007768 <__cvt+0xbc>
 8007758:	9b03      	ldr	r3, [sp, #12]
 800775a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800775c:	1bdb      	subs	r3, r3, r7
 800775e:	4638      	mov	r0, r7
 8007760:	6013      	str	r3, [r2, #0]
 8007762:	b004      	add	sp, #16
 8007764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007768:	1c59      	adds	r1, r3, #1
 800776a:	9103      	str	r1, [sp, #12]
 800776c:	701a      	strb	r2, [r3, #0]
 800776e:	e7f0      	b.n	8007752 <__cvt+0xa6>

08007770 <__exponent>:
 8007770:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007772:	4603      	mov	r3, r0
 8007774:	2900      	cmp	r1, #0
 8007776:	bfb8      	it	lt
 8007778:	4249      	neglt	r1, r1
 800777a:	f803 2b02 	strb.w	r2, [r3], #2
 800777e:	bfb4      	ite	lt
 8007780:	222d      	movlt	r2, #45	; 0x2d
 8007782:	222b      	movge	r2, #43	; 0x2b
 8007784:	2909      	cmp	r1, #9
 8007786:	7042      	strb	r2, [r0, #1]
 8007788:	dd2a      	ble.n	80077e0 <__exponent+0x70>
 800778a:	f10d 0407 	add.w	r4, sp, #7
 800778e:	46a4      	mov	ip, r4
 8007790:	270a      	movs	r7, #10
 8007792:	46a6      	mov	lr, r4
 8007794:	460a      	mov	r2, r1
 8007796:	fb91 f6f7 	sdiv	r6, r1, r7
 800779a:	fb07 1516 	mls	r5, r7, r6, r1
 800779e:	3530      	adds	r5, #48	; 0x30
 80077a0:	2a63      	cmp	r2, #99	; 0x63
 80077a2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80077a6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80077aa:	4631      	mov	r1, r6
 80077ac:	dcf1      	bgt.n	8007792 <__exponent+0x22>
 80077ae:	3130      	adds	r1, #48	; 0x30
 80077b0:	f1ae 0502 	sub.w	r5, lr, #2
 80077b4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80077b8:	1c44      	adds	r4, r0, #1
 80077ba:	4629      	mov	r1, r5
 80077bc:	4561      	cmp	r1, ip
 80077be:	d30a      	bcc.n	80077d6 <__exponent+0x66>
 80077c0:	f10d 0209 	add.w	r2, sp, #9
 80077c4:	eba2 020e 	sub.w	r2, r2, lr
 80077c8:	4565      	cmp	r5, ip
 80077ca:	bf88      	it	hi
 80077cc:	2200      	movhi	r2, #0
 80077ce:	4413      	add	r3, r2
 80077d0:	1a18      	subs	r0, r3, r0
 80077d2:	b003      	add	sp, #12
 80077d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077da:	f804 2f01 	strb.w	r2, [r4, #1]!
 80077de:	e7ed      	b.n	80077bc <__exponent+0x4c>
 80077e0:	2330      	movs	r3, #48	; 0x30
 80077e2:	3130      	adds	r1, #48	; 0x30
 80077e4:	7083      	strb	r3, [r0, #2]
 80077e6:	70c1      	strb	r1, [r0, #3]
 80077e8:	1d03      	adds	r3, r0, #4
 80077ea:	e7f1      	b.n	80077d0 <__exponent+0x60>

080077ec <_printf_float>:
 80077ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f0:	ed2d 8b02 	vpush	{d8}
 80077f4:	b08d      	sub	sp, #52	; 0x34
 80077f6:	460c      	mov	r4, r1
 80077f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80077fc:	4616      	mov	r6, r2
 80077fe:	461f      	mov	r7, r3
 8007800:	4605      	mov	r5, r0
 8007802:	f002 ff97 	bl	800a734 <_localeconv_r>
 8007806:	f8d0 a000 	ldr.w	sl, [r0]
 800780a:	4650      	mov	r0, sl
 800780c:	f7f8 fcf8 	bl	8000200 <strlen>
 8007810:	2300      	movs	r3, #0
 8007812:	930a      	str	r3, [sp, #40]	; 0x28
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	9305      	str	r3, [sp, #20]
 8007818:	f8d8 3000 	ldr.w	r3, [r8]
 800781c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007820:	3307      	adds	r3, #7
 8007822:	f023 0307 	bic.w	r3, r3, #7
 8007826:	f103 0208 	add.w	r2, r3, #8
 800782a:	f8c8 2000 	str.w	r2, [r8]
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007836:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800783a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800783e:	9307      	str	r3, [sp, #28]
 8007840:	f8cd 8018 	str.w	r8, [sp, #24]
 8007844:	ee08 0a10 	vmov	s16, r0
 8007848:	4b9f      	ldr	r3, [pc, #636]	; (8007ac8 <_printf_float+0x2dc>)
 800784a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800784e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007852:	f7f9 f983 	bl	8000b5c <__aeabi_dcmpun>
 8007856:	bb88      	cbnz	r0, 80078bc <_printf_float+0xd0>
 8007858:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800785c:	4b9a      	ldr	r3, [pc, #616]	; (8007ac8 <_printf_float+0x2dc>)
 800785e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007862:	f7f9 f95d 	bl	8000b20 <__aeabi_dcmple>
 8007866:	bb48      	cbnz	r0, 80078bc <_printf_float+0xd0>
 8007868:	2200      	movs	r2, #0
 800786a:	2300      	movs	r3, #0
 800786c:	4640      	mov	r0, r8
 800786e:	4649      	mov	r1, r9
 8007870:	f7f9 f94c 	bl	8000b0c <__aeabi_dcmplt>
 8007874:	b110      	cbz	r0, 800787c <_printf_float+0x90>
 8007876:	232d      	movs	r3, #45	; 0x2d
 8007878:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800787c:	4b93      	ldr	r3, [pc, #588]	; (8007acc <_printf_float+0x2e0>)
 800787e:	4894      	ldr	r0, [pc, #592]	; (8007ad0 <_printf_float+0x2e4>)
 8007880:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007884:	bf94      	ite	ls
 8007886:	4698      	movls	r8, r3
 8007888:	4680      	movhi	r8, r0
 800788a:	2303      	movs	r3, #3
 800788c:	6123      	str	r3, [r4, #16]
 800788e:	9b05      	ldr	r3, [sp, #20]
 8007890:	f023 0204 	bic.w	r2, r3, #4
 8007894:	6022      	str	r2, [r4, #0]
 8007896:	f04f 0900 	mov.w	r9, #0
 800789a:	9700      	str	r7, [sp, #0]
 800789c:	4633      	mov	r3, r6
 800789e:	aa0b      	add	r2, sp, #44	; 0x2c
 80078a0:	4621      	mov	r1, r4
 80078a2:	4628      	mov	r0, r5
 80078a4:	f000 f9d8 	bl	8007c58 <_printf_common>
 80078a8:	3001      	adds	r0, #1
 80078aa:	f040 8090 	bne.w	80079ce <_printf_float+0x1e2>
 80078ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078b2:	b00d      	add	sp, #52	; 0x34
 80078b4:	ecbd 8b02 	vpop	{d8}
 80078b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078bc:	4642      	mov	r2, r8
 80078be:	464b      	mov	r3, r9
 80078c0:	4640      	mov	r0, r8
 80078c2:	4649      	mov	r1, r9
 80078c4:	f7f9 f94a 	bl	8000b5c <__aeabi_dcmpun>
 80078c8:	b140      	cbz	r0, 80078dc <_printf_float+0xf0>
 80078ca:	464b      	mov	r3, r9
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	bfbc      	itt	lt
 80078d0:	232d      	movlt	r3, #45	; 0x2d
 80078d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80078d6:	487f      	ldr	r0, [pc, #508]	; (8007ad4 <_printf_float+0x2e8>)
 80078d8:	4b7f      	ldr	r3, [pc, #508]	; (8007ad8 <_printf_float+0x2ec>)
 80078da:	e7d1      	b.n	8007880 <_printf_float+0x94>
 80078dc:	6863      	ldr	r3, [r4, #4]
 80078de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80078e2:	9206      	str	r2, [sp, #24]
 80078e4:	1c5a      	adds	r2, r3, #1
 80078e6:	d13f      	bne.n	8007968 <_printf_float+0x17c>
 80078e8:	2306      	movs	r3, #6
 80078ea:	6063      	str	r3, [r4, #4]
 80078ec:	9b05      	ldr	r3, [sp, #20]
 80078ee:	6861      	ldr	r1, [r4, #4]
 80078f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80078f4:	2300      	movs	r3, #0
 80078f6:	9303      	str	r3, [sp, #12]
 80078f8:	ab0a      	add	r3, sp, #40	; 0x28
 80078fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80078fe:	ab09      	add	r3, sp, #36	; 0x24
 8007900:	ec49 8b10 	vmov	d0, r8, r9
 8007904:	9300      	str	r3, [sp, #0]
 8007906:	6022      	str	r2, [r4, #0]
 8007908:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800790c:	4628      	mov	r0, r5
 800790e:	f7ff fecd 	bl	80076ac <__cvt>
 8007912:	9b06      	ldr	r3, [sp, #24]
 8007914:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007916:	2b47      	cmp	r3, #71	; 0x47
 8007918:	4680      	mov	r8, r0
 800791a:	d108      	bne.n	800792e <_printf_float+0x142>
 800791c:	1cc8      	adds	r0, r1, #3
 800791e:	db02      	blt.n	8007926 <_printf_float+0x13a>
 8007920:	6863      	ldr	r3, [r4, #4]
 8007922:	4299      	cmp	r1, r3
 8007924:	dd41      	ble.n	80079aa <_printf_float+0x1be>
 8007926:	f1ab 0b02 	sub.w	fp, fp, #2
 800792a:	fa5f fb8b 	uxtb.w	fp, fp
 800792e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007932:	d820      	bhi.n	8007976 <_printf_float+0x18a>
 8007934:	3901      	subs	r1, #1
 8007936:	465a      	mov	r2, fp
 8007938:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800793c:	9109      	str	r1, [sp, #36]	; 0x24
 800793e:	f7ff ff17 	bl	8007770 <__exponent>
 8007942:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007944:	1813      	adds	r3, r2, r0
 8007946:	2a01      	cmp	r2, #1
 8007948:	4681      	mov	r9, r0
 800794a:	6123      	str	r3, [r4, #16]
 800794c:	dc02      	bgt.n	8007954 <_printf_float+0x168>
 800794e:	6822      	ldr	r2, [r4, #0]
 8007950:	07d2      	lsls	r2, r2, #31
 8007952:	d501      	bpl.n	8007958 <_printf_float+0x16c>
 8007954:	3301      	adds	r3, #1
 8007956:	6123      	str	r3, [r4, #16]
 8007958:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800795c:	2b00      	cmp	r3, #0
 800795e:	d09c      	beq.n	800789a <_printf_float+0xae>
 8007960:	232d      	movs	r3, #45	; 0x2d
 8007962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007966:	e798      	b.n	800789a <_printf_float+0xae>
 8007968:	9a06      	ldr	r2, [sp, #24]
 800796a:	2a47      	cmp	r2, #71	; 0x47
 800796c:	d1be      	bne.n	80078ec <_printf_float+0x100>
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1bc      	bne.n	80078ec <_printf_float+0x100>
 8007972:	2301      	movs	r3, #1
 8007974:	e7b9      	b.n	80078ea <_printf_float+0xfe>
 8007976:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800797a:	d118      	bne.n	80079ae <_printf_float+0x1c2>
 800797c:	2900      	cmp	r1, #0
 800797e:	6863      	ldr	r3, [r4, #4]
 8007980:	dd0b      	ble.n	800799a <_printf_float+0x1ae>
 8007982:	6121      	str	r1, [r4, #16]
 8007984:	b913      	cbnz	r3, 800798c <_printf_float+0x1a0>
 8007986:	6822      	ldr	r2, [r4, #0]
 8007988:	07d0      	lsls	r0, r2, #31
 800798a:	d502      	bpl.n	8007992 <_printf_float+0x1a6>
 800798c:	3301      	adds	r3, #1
 800798e:	440b      	add	r3, r1
 8007990:	6123      	str	r3, [r4, #16]
 8007992:	65a1      	str	r1, [r4, #88]	; 0x58
 8007994:	f04f 0900 	mov.w	r9, #0
 8007998:	e7de      	b.n	8007958 <_printf_float+0x16c>
 800799a:	b913      	cbnz	r3, 80079a2 <_printf_float+0x1b6>
 800799c:	6822      	ldr	r2, [r4, #0]
 800799e:	07d2      	lsls	r2, r2, #31
 80079a0:	d501      	bpl.n	80079a6 <_printf_float+0x1ba>
 80079a2:	3302      	adds	r3, #2
 80079a4:	e7f4      	b.n	8007990 <_printf_float+0x1a4>
 80079a6:	2301      	movs	r3, #1
 80079a8:	e7f2      	b.n	8007990 <_printf_float+0x1a4>
 80079aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80079ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b0:	4299      	cmp	r1, r3
 80079b2:	db05      	blt.n	80079c0 <_printf_float+0x1d4>
 80079b4:	6823      	ldr	r3, [r4, #0]
 80079b6:	6121      	str	r1, [r4, #16]
 80079b8:	07d8      	lsls	r0, r3, #31
 80079ba:	d5ea      	bpl.n	8007992 <_printf_float+0x1a6>
 80079bc:	1c4b      	adds	r3, r1, #1
 80079be:	e7e7      	b.n	8007990 <_printf_float+0x1a4>
 80079c0:	2900      	cmp	r1, #0
 80079c2:	bfd4      	ite	le
 80079c4:	f1c1 0202 	rsble	r2, r1, #2
 80079c8:	2201      	movgt	r2, #1
 80079ca:	4413      	add	r3, r2
 80079cc:	e7e0      	b.n	8007990 <_printf_float+0x1a4>
 80079ce:	6823      	ldr	r3, [r4, #0]
 80079d0:	055a      	lsls	r2, r3, #21
 80079d2:	d407      	bmi.n	80079e4 <_printf_float+0x1f8>
 80079d4:	6923      	ldr	r3, [r4, #16]
 80079d6:	4642      	mov	r2, r8
 80079d8:	4631      	mov	r1, r6
 80079da:	4628      	mov	r0, r5
 80079dc:	47b8      	blx	r7
 80079de:	3001      	adds	r0, #1
 80079e0:	d12c      	bne.n	8007a3c <_printf_float+0x250>
 80079e2:	e764      	b.n	80078ae <_printf_float+0xc2>
 80079e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079e8:	f240 80e0 	bls.w	8007bac <_printf_float+0x3c0>
 80079ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079f0:	2200      	movs	r2, #0
 80079f2:	2300      	movs	r3, #0
 80079f4:	f7f9 f880 	bl	8000af8 <__aeabi_dcmpeq>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d034      	beq.n	8007a66 <_printf_float+0x27a>
 80079fc:	4a37      	ldr	r2, [pc, #220]	; (8007adc <_printf_float+0x2f0>)
 80079fe:	2301      	movs	r3, #1
 8007a00:	4631      	mov	r1, r6
 8007a02:	4628      	mov	r0, r5
 8007a04:	47b8      	blx	r7
 8007a06:	3001      	adds	r0, #1
 8007a08:	f43f af51 	beq.w	80078ae <_printf_float+0xc2>
 8007a0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a10:	429a      	cmp	r2, r3
 8007a12:	db02      	blt.n	8007a1a <_printf_float+0x22e>
 8007a14:	6823      	ldr	r3, [r4, #0]
 8007a16:	07d8      	lsls	r0, r3, #31
 8007a18:	d510      	bpl.n	8007a3c <_printf_float+0x250>
 8007a1a:	ee18 3a10 	vmov	r3, s16
 8007a1e:	4652      	mov	r2, sl
 8007a20:	4631      	mov	r1, r6
 8007a22:	4628      	mov	r0, r5
 8007a24:	47b8      	blx	r7
 8007a26:	3001      	adds	r0, #1
 8007a28:	f43f af41 	beq.w	80078ae <_printf_float+0xc2>
 8007a2c:	f04f 0800 	mov.w	r8, #0
 8007a30:	f104 091a 	add.w	r9, r4, #26
 8007a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a36:	3b01      	subs	r3, #1
 8007a38:	4543      	cmp	r3, r8
 8007a3a:	dc09      	bgt.n	8007a50 <_printf_float+0x264>
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	079b      	lsls	r3, r3, #30
 8007a40:	f100 8105 	bmi.w	8007c4e <_printf_float+0x462>
 8007a44:	68e0      	ldr	r0, [r4, #12]
 8007a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a48:	4298      	cmp	r0, r3
 8007a4a:	bfb8      	it	lt
 8007a4c:	4618      	movlt	r0, r3
 8007a4e:	e730      	b.n	80078b2 <_printf_float+0xc6>
 8007a50:	2301      	movs	r3, #1
 8007a52:	464a      	mov	r2, r9
 8007a54:	4631      	mov	r1, r6
 8007a56:	4628      	mov	r0, r5
 8007a58:	47b8      	blx	r7
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	f43f af27 	beq.w	80078ae <_printf_float+0xc2>
 8007a60:	f108 0801 	add.w	r8, r8, #1
 8007a64:	e7e6      	b.n	8007a34 <_printf_float+0x248>
 8007a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	dc39      	bgt.n	8007ae0 <_printf_float+0x2f4>
 8007a6c:	4a1b      	ldr	r2, [pc, #108]	; (8007adc <_printf_float+0x2f0>)
 8007a6e:	2301      	movs	r3, #1
 8007a70:	4631      	mov	r1, r6
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b8      	blx	r7
 8007a76:	3001      	adds	r0, #1
 8007a78:	f43f af19 	beq.w	80078ae <_printf_float+0xc2>
 8007a7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a80:	4313      	orrs	r3, r2
 8007a82:	d102      	bne.n	8007a8a <_printf_float+0x29e>
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	07d9      	lsls	r1, r3, #31
 8007a88:	d5d8      	bpl.n	8007a3c <_printf_float+0x250>
 8007a8a:	ee18 3a10 	vmov	r3, s16
 8007a8e:	4652      	mov	r2, sl
 8007a90:	4631      	mov	r1, r6
 8007a92:	4628      	mov	r0, r5
 8007a94:	47b8      	blx	r7
 8007a96:	3001      	adds	r0, #1
 8007a98:	f43f af09 	beq.w	80078ae <_printf_float+0xc2>
 8007a9c:	f04f 0900 	mov.w	r9, #0
 8007aa0:	f104 0a1a 	add.w	sl, r4, #26
 8007aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa6:	425b      	negs	r3, r3
 8007aa8:	454b      	cmp	r3, r9
 8007aaa:	dc01      	bgt.n	8007ab0 <_printf_float+0x2c4>
 8007aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aae:	e792      	b.n	80079d6 <_printf_float+0x1ea>
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	4652      	mov	r2, sl
 8007ab4:	4631      	mov	r1, r6
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	47b8      	blx	r7
 8007aba:	3001      	adds	r0, #1
 8007abc:	f43f aef7 	beq.w	80078ae <_printf_float+0xc2>
 8007ac0:	f109 0901 	add.w	r9, r9, #1
 8007ac4:	e7ee      	b.n	8007aa4 <_printf_float+0x2b8>
 8007ac6:	bf00      	nop
 8007ac8:	7fefffff 	.word	0x7fefffff
 8007acc:	0800c8ac 	.word	0x0800c8ac
 8007ad0:	0800c8b0 	.word	0x0800c8b0
 8007ad4:	0800c8b8 	.word	0x0800c8b8
 8007ad8:	0800c8b4 	.word	0x0800c8b4
 8007adc:	0800c8bc 	.word	0x0800c8bc
 8007ae0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ae2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	bfa8      	it	ge
 8007ae8:	461a      	movge	r2, r3
 8007aea:	2a00      	cmp	r2, #0
 8007aec:	4691      	mov	r9, r2
 8007aee:	dc37      	bgt.n	8007b60 <_printf_float+0x374>
 8007af0:	f04f 0b00 	mov.w	fp, #0
 8007af4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007af8:	f104 021a 	add.w	r2, r4, #26
 8007afc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007afe:	9305      	str	r3, [sp, #20]
 8007b00:	eba3 0309 	sub.w	r3, r3, r9
 8007b04:	455b      	cmp	r3, fp
 8007b06:	dc33      	bgt.n	8007b70 <_printf_float+0x384>
 8007b08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	db3b      	blt.n	8007b88 <_printf_float+0x39c>
 8007b10:	6823      	ldr	r3, [r4, #0]
 8007b12:	07da      	lsls	r2, r3, #31
 8007b14:	d438      	bmi.n	8007b88 <_printf_float+0x39c>
 8007b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b18:	9a05      	ldr	r2, [sp, #20]
 8007b1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b1c:	1a9a      	subs	r2, r3, r2
 8007b1e:	eba3 0901 	sub.w	r9, r3, r1
 8007b22:	4591      	cmp	r9, r2
 8007b24:	bfa8      	it	ge
 8007b26:	4691      	movge	r9, r2
 8007b28:	f1b9 0f00 	cmp.w	r9, #0
 8007b2c:	dc35      	bgt.n	8007b9a <_printf_float+0x3ae>
 8007b2e:	f04f 0800 	mov.w	r8, #0
 8007b32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b36:	f104 0a1a 	add.w	sl, r4, #26
 8007b3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b3e:	1a9b      	subs	r3, r3, r2
 8007b40:	eba3 0309 	sub.w	r3, r3, r9
 8007b44:	4543      	cmp	r3, r8
 8007b46:	f77f af79 	ble.w	8007a3c <_printf_float+0x250>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	4652      	mov	r2, sl
 8007b4e:	4631      	mov	r1, r6
 8007b50:	4628      	mov	r0, r5
 8007b52:	47b8      	blx	r7
 8007b54:	3001      	adds	r0, #1
 8007b56:	f43f aeaa 	beq.w	80078ae <_printf_float+0xc2>
 8007b5a:	f108 0801 	add.w	r8, r8, #1
 8007b5e:	e7ec      	b.n	8007b3a <_printf_float+0x34e>
 8007b60:	4613      	mov	r3, r2
 8007b62:	4631      	mov	r1, r6
 8007b64:	4642      	mov	r2, r8
 8007b66:	4628      	mov	r0, r5
 8007b68:	47b8      	blx	r7
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	d1c0      	bne.n	8007af0 <_printf_float+0x304>
 8007b6e:	e69e      	b.n	80078ae <_printf_float+0xc2>
 8007b70:	2301      	movs	r3, #1
 8007b72:	4631      	mov	r1, r6
 8007b74:	4628      	mov	r0, r5
 8007b76:	9205      	str	r2, [sp, #20]
 8007b78:	47b8      	blx	r7
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	f43f ae97 	beq.w	80078ae <_printf_float+0xc2>
 8007b80:	9a05      	ldr	r2, [sp, #20]
 8007b82:	f10b 0b01 	add.w	fp, fp, #1
 8007b86:	e7b9      	b.n	8007afc <_printf_float+0x310>
 8007b88:	ee18 3a10 	vmov	r3, s16
 8007b8c:	4652      	mov	r2, sl
 8007b8e:	4631      	mov	r1, r6
 8007b90:	4628      	mov	r0, r5
 8007b92:	47b8      	blx	r7
 8007b94:	3001      	adds	r0, #1
 8007b96:	d1be      	bne.n	8007b16 <_printf_float+0x32a>
 8007b98:	e689      	b.n	80078ae <_printf_float+0xc2>
 8007b9a:	9a05      	ldr	r2, [sp, #20]
 8007b9c:	464b      	mov	r3, r9
 8007b9e:	4442      	add	r2, r8
 8007ba0:	4631      	mov	r1, r6
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	47b8      	blx	r7
 8007ba6:	3001      	adds	r0, #1
 8007ba8:	d1c1      	bne.n	8007b2e <_printf_float+0x342>
 8007baa:	e680      	b.n	80078ae <_printf_float+0xc2>
 8007bac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bae:	2a01      	cmp	r2, #1
 8007bb0:	dc01      	bgt.n	8007bb6 <_printf_float+0x3ca>
 8007bb2:	07db      	lsls	r3, r3, #31
 8007bb4:	d538      	bpl.n	8007c28 <_printf_float+0x43c>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	4642      	mov	r2, r8
 8007bba:	4631      	mov	r1, r6
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	47b8      	blx	r7
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f43f ae74 	beq.w	80078ae <_printf_float+0xc2>
 8007bc6:	ee18 3a10 	vmov	r3, s16
 8007bca:	4652      	mov	r2, sl
 8007bcc:	4631      	mov	r1, r6
 8007bce:	4628      	mov	r0, r5
 8007bd0:	47b8      	blx	r7
 8007bd2:	3001      	adds	r0, #1
 8007bd4:	f43f ae6b 	beq.w	80078ae <_printf_float+0xc2>
 8007bd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007bdc:	2200      	movs	r2, #0
 8007bde:	2300      	movs	r3, #0
 8007be0:	f7f8 ff8a 	bl	8000af8 <__aeabi_dcmpeq>
 8007be4:	b9d8      	cbnz	r0, 8007c1e <_printf_float+0x432>
 8007be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007be8:	f108 0201 	add.w	r2, r8, #1
 8007bec:	3b01      	subs	r3, #1
 8007bee:	4631      	mov	r1, r6
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	47b8      	blx	r7
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	d10e      	bne.n	8007c16 <_printf_float+0x42a>
 8007bf8:	e659      	b.n	80078ae <_printf_float+0xc2>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	4652      	mov	r2, sl
 8007bfe:	4631      	mov	r1, r6
 8007c00:	4628      	mov	r0, r5
 8007c02:	47b8      	blx	r7
 8007c04:	3001      	adds	r0, #1
 8007c06:	f43f ae52 	beq.w	80078ae <_printf_float+0xc2>
 8007c0a:	f108 0801 	add.w	r8, r8, #1
 8007c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c10:	3b01      	subs	r3, #1
 8007c12:	4543      	cmp	r3, r8
 8007c14:	dcf1      	bgt.n	8007bfa <_printf_float+0x40e>
 8007c16:	464b      	mov	r3, r9
 8007c18:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c1c:	e6dc      	b.n	80079d8 <_printf_float+0x1ec>
 8007c1e:	f04f 0800 	mov.w	r8, #0
 8007c22:	f104 0a1a 	add.w	sl, r4, #26
 8007c26:	e7f2      	b.n	8007c0e <_printf_float+0x422>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	4642      	mov	r2, r8
 8007c2c:	e7df      	b.n	8007bee <_printf_float+0x402>
 8007c2e:	2301      	movs	r3, #1
 8007c30:	464a      	mov	r2, r9
 8007c32:	4631      	mov	r1, r6
 8007c34:	4628      	mov	r0, r5
 8007c36:	47b8      	blx	r7
 8007c38:	3001      	adds	r0, #1
 8007c3a:	f43f ae38 	beq.w	80078ae <_printf_float+0xc2>
 8007c3e:	f108 0801 	add.w	r8, r8, #1
 8007c42:	68e3      	ldr	r3, [r4, #12]
 8007c44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c46:	1a5b      	subs	r3, r3, r1
 8007c48:	4543      	cmp	r3, r8
 8007c4a:	dcf0      	bgt.n	8007c2e <_printf_float+0x442>
 8007c4c:	e6fa      	b.n	8007a44 <_printf_float+0x258>
 8007c4e:	f04f 0800 	mov.w	r8, #0
 8007c52:	f104 0919 	add.w	r9, r4, #25
 8007c56:	e7f4      	b.n	8007c42 <_printf_float+0x456>

08007c58 <_printf_common>:
 8007c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c5c:	4616      	mov	r6, r2
 8007c5e:	4699      	mov	r9, r3
 8007c60:	688a      	ldr	r2, [r1, #8]
 8007c62:	690b      	ldr	r3, [r1, #16]
 8007c64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	bfb8      	it	lt
 8007c6c:	4613      	movlt	r3, r2
 8007c6e:	6033      	str	r3, [r6, #0]
 8007c70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c74:	4607      	mov	r7, r0
 8007c76:	460c      	mov	r4, r1
 8007c78:	b10a      	cbz	r2, 8007c7e <_printf_common+0x26>
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	6033      	str	r3, [r6, #0]
 8007c7e:	6823      	ldr	r3, [r4, #0]
 8007c80:	0699      	lsls	r1, r3, #26
 8007c82:	bf42      	ittt	mi
 8007c84:	6833      	ldrmi	r3, [r6, #0]
 8007c86:	3302      	addmi	r3, #2
 8007c88:	6033      	strmi	r3, [r6, #0]
 8007c8a:	6825      	ldr	r5, [r4, #0]
 8007c8c:	f015 0506 	ands.w	r5, r5, #6
 8007c90:	d106      	bne.n	8007ca0 <_printf_common+0x48>
 8007c92:	f104 0a19 	add.w	sl, r4, #25
 8007c96:	68e3      	ldr	r3, [r4, #12]
 8007c98:	6832      	ldr	r2, [r6, #0]
 8007c9a:	1a9b      	subs	r3, r3, r2
 8007c9c:	42ab      	cmp	r3, r5
 8007c9e:	dc26      	bgt.n	8007cee <_printf_common+0x96>
 8007ca0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ca4:	1e13      	subs	r3, r2, #0
 8007ca6:	6822      	ldr	r2, [r4, #0]
 8007ca8:	bf18      	it	ne
 8007caa:	2301      	movne	r3, #1
 8007cac:	0692      	lsls	r2, r2, #26
 8007cae:	d42b      	bmi.n	8007d08 <_printf_common+0xb0>
 8007cb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007cb4:	4649      	mov	r1, r9
 8007cb6:	4638      	mov	r0, r7
 8007cb8:	47c0      	blx	r8
 8007cba:	3001      	adds	r0, #1
 8007cbc:	d01e      	beq.n	8007cfc <_printf_common+0xa4>
 8007cbe:	6823      	ldr	r3, [r4, #0]
 8007cc0:	68e5      	ldr	r5, [r4, #12]
 8007cc2:	6832      	ldr	r2, [r6, #0]
 8007cc4:	f003 0306 	and.w	r3, r3, #6
 8007cc8:	2b04      	cmp	r3, #4
 8007cca:	bf08      	it	eq
 8007ccc:	1aad      	subeq	r5, r5, r2
 8007cce:	68a3      	ldr	r3, [r4, #8]
 8007cd0:	6922      	ldr	r2, [r4, #16]
 8007cd2:	bf0c      	ite	eq
 8007cd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cd8:	2500      	movne	r5, #0
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	bfc4      	itt	gt
 8007cde:	1a9b      	subgt	r3, r3, r2
 8007ce0:	18ed      	addgt	r5, r5, r3
 8007ce2:	2600      	movs	r6, #0
 8007ce4:	341a      	adds	r4, #26
 8007ce6:	42b5      	cmp	r5, r6
 8007ce8:	d11a      	bne.n	8007d20 <_printf_common+0xc8>
 8007cea:	2000      	movs	r0, #0
 8007cec:	e008      	b.n	8007d00 <_printf_common+0xa8>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	4652      	mov	r2, sl
 8007cf2:	4649      	mov	r1, r9
 8007cf4:	4638      	mov	r0, r7
 8007cf6:	47c0      	blx	r8
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	d103      	bne.n	8007d04 <_printf_common+0xac>
 8007cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d04:	3501      	adds	r5, #1
 8007d06:	e7c6      	b.n	8007c96 <_printf_common+0x3e>
 8007d08:	18e1      	adds	r1, r4, r3
 8007d0a:	1c5a      	adds	r2, r3, #1
 8007d0c:	2030      	movs	r0, #48	; 0x30
 8007d0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d12:	4422      	add	r2, r4
 8007d14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d1c:	3302      	adds	r3, #2
 8007d1e:	e7c7      	b.n	8007cb0 <_printf_common+0x58>
 8007d20:	2301      	movs	r3, #1
 8007d22:	4622      	mov	r2, r4
 8007d24:	4649      	mov	r1, r9
 8007d26:	4638      	mov	r0, r7
 8007d28:	47c0      	blx	r8
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	d0e6      	beq.n	8007cfc <_printf_common+0xa4>
 8007d2e:	3601      	adds	r6, #1
 8007d30:	e7d9      	b.n	8007ce6 <_printf_common+0x8e>
	...

08007d34 <_printf_i>:
 8007d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d38:	7e0f      	ldrb	r7, [r1, #24]
 8007d3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d3c:	2f78      	cmp	r7, #120	; 0x78
 8007d3e:	4691      	mov	r9, r2
 8007d40:	4680      	mov	r8, r0
 8007d42:	460c      	mov	r4, r1
 8007d44:	469a      	mov	sl, r3
 8007d46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d4a:	d807      	bhi.n	8007d5c <_printf_i+0x28>
 8007d4c:	2f62      	cmp	r7, #98	; 0x62
 8007d4e:	d80a      	bhi.n	8007d66 <_printf_i+0x32>
 8007d50:	2f00      	cmp	r7, #0
 8007d52:	f000 80d8 	beq.w	8007f06 <_printf_i+0x1d2>
 8007d56:	2f58      	cmp	r7, #88	; 0x58
 8007d58:	f000 80a3 	beq.w	8007ea2 <_printf_i+0x16e>
 8007d5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d64:	e03a      	b.n	8007ddc <_printf_i+0xa8>
 8007d66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d6a:	2b15      	cmp	r3, #21
 8007d6c:	d8f6      	bhi.n	8007d5c <_printf_i+0x28>
 8007d6e:	a101      	add	r1, pc, #4	; (adr r1, 8007d74 <_printf_i+0x40>)
 8007d70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d74:	08007dcd 	.word	0x08007dcd
 8007d78:	08007de1 	.word	0x08007de1
 8007d7c:	08007d5d 	.word	0x08007d5d
 8007d80:	08007d5d 	.word	0x08007d5d
 8007d84:	08007d5d 	.word	0x08007d5d
 8007d88:	08007d5d 	.word	0x08007d5d
 8007d8c:	08007de1 	.word	0x08007de1
 8007d90:	08007d5d 	.word	0x08007d5d
 8007d94:	08007d5d 	.word	0x08007d5d
 8007d98:	08007d5d 	.word	0x08007d5d
 8007d9c:	08007d5d 	.word	0x08007d5d
 8007da0:	08007eed 	.word	0x08007eed
 8007da4:	08007e11 	.word	0x08007e11
 8007da8:	08007ecf 	.word	0x08007ecf
 8007dac:	08007d5d 	.word	0x08007d5d
 8007db0:	08007d5d 	.word	0x08007d5d
 8007db4:	08007f0f 	.word	0x08007f0f
 8007db8:	08007d5d 	.word	0x08007d5d
 8007dbc:	08007e11 	.word	0x08007e11
 8007dc0:	08007d5d 	.word	0x08007d5d
 8007dc4:	08007d5d 	.word	0x08007d5d
 8007dc8:	08007ed7 	.word	0x08007ed7
 8007dcc:	682b      	ldr	r3, [r5, #0]
 8007dce:	1d1a      	adds	r2, r3, #4
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	602a      	str	r2, [r5, #0]
 8007dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007dd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e0a3      	b.n	8007f28 <_printf_i+0x1f4>
 8007de0:	6820      	ldr	r0, [r4, #0]
 8007de2:	6829      	ldr	r1, [r5, #0]
 8007de4:	0606      	lsls	r6, r0, #24
 8007de6:	f101 0304 	add.w	r3, r1, #4
 8007dea:	d50a      	bpl.n	8007e02 <_printf_i+0xce>
 8007dec:	680e      	ldr	r6, [r1, #0]
 8007dee:	602b      	str	r3, [r5, #0]
 8007df0:	2e00      	cmp	r6, #0
 8007df2:	da03      	bge.n	8007dfc <_printf_i+0xc8>
 8007df4:	232d      	movs	r3, #45	; 0x2d
 8007df6:	4276      	negs	r6, r6
 8007df8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dfc:	485e      	ldr	r0, [pc, #376]	; (8007f78 <_printf_i+0x244>)
 8007dfe:	230a      	movs	r3, #10
 8007e00:	e019      	b.n	8007e36 <_printf_i+0x102>
 8007e02:	680e      	ldr	r6, [r1, #0]
 8007e04:	602b      	str	r3, [r5, #0]
 8007e06:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e0a:	bf18      	it	ne
 8007e0c:	b236      	sxthne	r6, r6
 8007e0e:	e7ef      	b.n	8007df0 <_printf_i+0xbc>
 8007e10:	682b      	ldr	r3, [r5, #0]
 8007e12:	6820      	ldr	r0, [r4, #0]
 8007e14:	1d19      	adds	r1, r3, #4
 8007e16:	6029      	str	r1, [r5, #0]
 8007e18:	0601      	lsls	r1, r0, #24
 8007e1a:	d501      	bpl.n	8007e20 <_printf_i+0xec>
 8007e1c:	681e      	ldr	r6, [r3, #0]
 8007e1e:	e002      	b.n	8007e26 <_printf_i+0xf2>
 8007e20:	0646      	lsls	r6, r0, #25
 8007e22:	d5fb      	bpl.n	8007e1c <_printf_i+0xe8>
 8007e24:	881e      	ldrh	r6, [r3, #0]
 8007e26:	4854      	ldr	r0, [pc, #336]	; (8007f78 <_printf_i+0x244>)
 8007e28:	2f6f      	cmp	r7, #111	; 0x6f
 8007e2a:	bf0c      	ite	eq
 8007e2c:	2308      	moveq	r3, #8
 8007e2e:	230a      	movne	r3, #10
 8007e30:	2100      	movs	r1, #0
 8007e32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e36:	6865      	ldr	r5, [r4, #4]
 8007e38:	60a5      	str	r5, [r4, #8]
 8007e3a:	2d00      	cmp	r5, #0
 8007e3c:	bfa2      	ittt	ge
 8007e3e:	6821      	ldrge	r1, [r4, #0]
 8007e40:	f021 0104 	bicge.w	r1, r1, #4
 8007e44:	6021      	strge	r1, [r4, #0]
 8007e46:	b90e      	cbnz	r6, 8007e4c <_printf_i+0x118>
 8007e48:	2d00      	cmp	r5, #0
 8007e4a:	d04d      	beq.n	8007ee8 <_printf_i+0x1b4>
 8007e4c:	4615      	mov	r5, r2
 8007e4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e52:	fb03 6711 	mls	r7, r3, r1, r6
 8007e56:	5dc7      	ldrb	r7, [r0, r7]
 8007e58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007e5c:	4637      	mov	r7, r6
 8007e5e:	42bb      	cmp	r3, r7
 8007e60:	460e      	mov	r6, r1
 8007e62:	d9f4      	bls.n	8007e4e <_printf_i+0x11a>
 8007e64:	2b08      	cmp	r3, #8
 8007e66:	d10b      	bne.n	8007e80 <_printf_i+0x14c>
 8007e68:	6823      	ldr	r3, [r4, #0]
 8007e6a:	07de      	lsls	r6, r3, #31
 8007e6c:	d508      	bpl.n	8007e80 <_printf_i+0x14c>
 8007e6e:	6923      	ldr	r3, [r4, #16]
 8007e70:	6861      	ldr	r1, [r4, #4]
 8007e72:	4299      	cmp	r1, r3
 8007e74:	bfde      	ittt	le
 8007e76:	2330      	movle	r3, #48	; 0x30
 8007e78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e7c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007e80:	1b52      	subs	r2, r2, r5
 8007e82:	6122      	str	r2, [r4, #16]
 8007e84:	f8cd a000 	str.w	sl, [sp]
 8007e88:	464b      	mov	r3, r9
 8007e8a:	aa03      	add	r2, sp, #12
 8007e8c:	4621      	mov	r1, r4
 8007e8e:	4640      	mov	r0, r8
 8007e90:	f7ff fee2 	bl	8007c58 <_printf_common>
 8007e94:	3001      	adds	r0, #1
 8007e96:	d14c      	bne.n	8007f32 <_printf_i+0x1fe>
 8007e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e9c:	b004      	add	sp, #16
 8007e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea2:	4835      	ldr	r0, [pc, #212]	; (8007f78 <_printf_i+0x244>)
 8007ea4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007ea8:	6829      	ldr	r1, [r5, #0]
 8007eaa:	6823      	ldr	r3, [r4, #0]
 8007eac:	f851 6b04 	ldr.w	r6, [r1], #4
 8007eb0:	6029      	str	r1, [r5, #0]
 8007eb2:	061d      	lsls	r5, r3, #24
 8007eb4:	d514      	bpl.n	8007ee0 <_printf_i+0x1ac>
 8007eb6:	07df      	lsls	r7, r3, #31
 8007eb8:	bf44      	itt	mi
 8007eba:	f043 0320 	orrmi.w	r3, r3, #32
 8007ebe:	6023      	strmi	r3, [r4, #0]
 8007ec0:	b91e      	cbnz	r6, 8007eca <_printf_i+0x196>
 8007ec2:	6823      	ldr	r3, [r4, #0]
 8007ec4:	f023 0320 	bic.w	r3, r3, #32
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	2310      	movs	r3, #16
 8007ecc:	e7b0      	b.n	8007e30 <_printf_i+0xfc>
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	f043 0320 	orr.w	r3, r3, #32
 8007ed4:	6023      	str	r3, [r4, #0]
 8007ed6:	2378      	movs	r3, #120	; 0x78
 8007ed8:	4828      	ldr	r0, [pc, #160]	; (8007f7c <_printf_i+0x248>)
 8007eda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ede:	e7e3      	b.n	8007ea8 <_printf_i+0x174>
 8007ee0:	0659      	lsls	r1, r3, #25
 8007ee2:	bf48      	it	mi
 8007ee4:	b2b6      	uxthmi	r6, r6
 8007ee6:	e7e6      	b.n	8007eb6 <_printf_i+0x182>
 8007ee8:	4615      	mov	r5, r2
 8007eea:	e7bb      	b.n	8007e64 <_printf_i+0x130>
 8007eec:	682b      	ldr	r3, [r5, #0]
 8007eee:	6826      	ldr	r6, [r4, #0]
 8007ef0:	6961      	ldr	r1, [r4, #20]
 8007ef2:	1d18      	adds	r0, r3, #4
 8007ef4:	6028      	str	r0, [r5, #0]
 8007ef6:	0635      	lsls	r5, r6, #24
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	d501      	bpl.n	8007f00 <_printf_i+0x1cc>
 8007efc:	6019      	str	r1, [r3, #0]
 8007efe:	e002      	b.n	8007f06 <_printf_i+0x1d2>
 8007f00:	0670      	lsls	r0, r6, #25
 8007f02:	d5fb      	bpl.n	8007efc <_printf_i+0x1c8>
 8007f04:	8019      	strh	r1, [r3, #0]
 8007f06:	2300      	movs	r3, #0
 8007f08:	6123      	str	r3, [r4, #16]
 8007f0a:	4615      	mov	r5, r2
 8007f0c:	e7ba      	b.n	8007e84 <_printf_i+0x150>
 8007f0e:	682b      	ldr	r3, [r5, #0]
 8007f10:	1d1a      	adds	r2, r3, #4
 8007f12:	602a      	str	r2, [r5, #0]
 8007f14:	681d      	ldr	r5, [r3, #0]
 8007f16:	6862      	ldr	r2, [r4, #4]
 8007f18:	2100      	movs	r1, #0
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	f7f8 f978 	bl	8000210 <memchr>
 8007f20:	b108      	cbz	r0, 8007f26 <_printf_i+0x1f2>
 8007f22:	1b40      	subs	r0, r0, r5
 8007f24:	6060      	str	r0, [r4, #4]
 8007f26:	6863      	ldr	r3, [r4, #4]
 8007f28:	6123      	str	r3, [r4, #16]
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f30:	e7a8      	b.n	8007e84 <_printf_i+0x150>
 8007f32:	6923      	ldr	r3, [r4, #16]
 8007f34:	462a      	mov	r2, r5
 8007f36:	4649      	mov	r1, r9
 8007f38:	4640      	mov	r0, r8
 8007f3a:	47d0      	blx	sl
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	d0ab      	beq.n	8007e98 <_printf_i+0x164>
 8007f40:	6823      	ldr	r3, [r4, #0]
 8007f42:	079b      	lsls	r3, r3, #30
 8007f44:	d413      	bmi.n	8007f6e <_printf_i+0x23a>
 8007f46:	68e0      	ldr	r0, [r4, #12]
 8007f48:	9b03      	ldr	r3, [sp, #12]
 8007f4a:	4298      	cmp	r0, r3
 8007f4c:	bfb8      	it	lt
 8007f4e:	4618      	movlt	r0, r3
 8007f50:	e7a4      	b.n	8007e9c <_printf_i+0x168>
 8007f52:	2301      	movs	r3, #1
 8007f54:	4632      	mov	r2, r6
 8007f56:	4649      	mov	r1, r9
 8007f58:	4640      	mov	r0, r8
 8007f5a:	47d0      	blx	sl
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	d09b      	beq.n	8007e98 <_printf_i+0x164>
 8007f60:	3501      	adds	r5, #1
 8007f62:	68e3      	ldr	r3, [r4, #12]
 8007f64:	9903      	ldr	r1, [sp, #12]
 8007f66:	1a5b      	subs	r3, r3, r1
 8007f68:	42ab      	cmp	r3, r5
 8007f6a:	dcf2      	bgt.n	8007f52 <_printf_i+0x21e>
 8007f6c:	e7eb      	b.n	8007f46 <_printf_i+0x212>
 8007f6e:	2500      	movs	r5, #0
 8007f70:	f104 0619 	add.w	r6, r4, #25
 8007f74:	e7f5      	b.n	8007f62 <_printf_i+0x22e>
 8007f76:	bf00      	nop
 8007f78:	0800c8be 	.word	0x0800c8be
 8007f7c:	0800c8cf 	.word	0x0800c8cf

08007f80 <_scanf_float>:
 8007f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f84:	b087      	sub	sp, #28
 8007f86:	4617      	mov	r7, r2
 8007f88:	9303      	str	r3, [sp, #12]
 8007f8a:	688b      	ldr	r3, [r1, #8]
 8007f8c:	1e5a      	subs	r2, r3, #1
 8007f8e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007f92:	bf83      	ittte	hi
 8007f94:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007f98:	195b      	addhi	r3, r3, r5
 8007f9a:	9302      	strhi	r3, [sp, #8]
 8007f9c:	2300      	movls	r3, #0
 8007f9e:	bf86      	itte	hi
 8007fa0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007fa4:	608b      	strhi	r3, [r1, #8]
 8007fa6:	9302      	strls	r3, [sp, #8]
 8007fa8:	680b      	ldr	r3, [r1, #0]
 8007faa:	468b      	mov	fp, r1
 8007fac:	2500      	movs	r5, #0
 8007fae:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007fb2:	f84b 3b1c 	str.w	r3, [fp], #28
 8007fb6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007fba:	4680      	mov	r8, r0
 8007fbc:	460c      	mov	r4, r1
 8007fbe:	465e      	mov	r6, fp
 8007fc0:	46aa      	mov	sl, r5
 8007fc2:	46a9      	mov	r9, r5
 8007fc4:	9501      	str	r5, [sp, #4]
 8007fc6:	68a2      	ldr	r2, [r4, #8]
 8007fc8:	b152      	cbz	r2, 8007fe0 <_scanf_float+0x60>
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	2b4e      	cmp	r3, #78	; 0x4e
 8007fd0:	d864      	bhi.n	800809c <_scanf_float+0x11c>
 8007fd2:	2b40      	cmp	r3, #64	; 0x40
 8007fd4:	d83c      	bhi.n	8008050 <_scanf_float+0xd0>
 8007fd6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007fda:	b2c8      	uxtb	r0, r1
 8007fdc:	280e      	cmp	r0, #14
 8007fde:	d93a      	bls.n	8008056 <_scanf_float+0xd6>
 8007fe0:	f1b9 0f00 	cmp.w	r9, #0
 8007fe4:	d003      	beq.n	8007fee <_scanf_float+0x6e>
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007ff2:	f1ba 0f01 	cmp.w	sl, #1
 8007ff6:	f200 8113 	bhi.w	8008220 <_scanf_float+0x2a0>
 8007ffa:	455e      	cmp	r6, fp
 8007ffc:	f200 8105 	bhi.w	800820a <_scanf_float+0x28a>
 8008000:	2501      	movs	r5, #1
 8008002:	4628      	mov	r0, r5
 8008004:	b007      	add	sp, #28
 8008006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800800a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800800e:	2a0d      	cmp	r2, #13
 8008010:	d8e6      	bhi.n	8007fe0 <_scanf_float+0x60>
 8008012:	a101      	add	r1, pc, #4	; (adr r1, 8008018 <_scanf_float+0x98>)
 8008014:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008018:	08008157 	.word	0x08008157
 800801c:	08007fe1 	.word	0x08007fe1
 8008020:	08007fe1 	.word	0x08007fe1
 8008024:	08007fe1 	.word	0x08007fe1
 8008028:	080081b7 	.word	0x080081b7
 800802c:	0800818f 	.word	0x0800818f
 8008030:	08007fe1 	.word	0x08007fe1
 8008034:	08007fe1 	.word	0x08007fe1
 8008038:	08008165 	.word	0x08008165
 800803c:	08007fe1 	.word	0x08007fe1
 8008040:	08007fe1 	.word	0x08007fe1
 8008044:	08007fe1 	.word	0x08007fe1
 8008048:	08007fe1 	.word	0x08007fe1
 800804c:	0800811d 	.word	0x0800811d
 8008050:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008054:	e7db      	b.n	800800e <_scanf_float+0x8e>
 8008056:	290e      	cmp	r1, #14
 8008058:	d8c2      	bhi.n	8007fe0 <_scanf_float+0x60>
 800805a:	a001      	add	r0, pc, #4	; (adr r0, 8008060 <_scanf_float+0xe0>)
 800805c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008060:	0800810f 	.word	0x0800810f
 8008064:	08007fe1 	.word	0x08007fe1
 8008068:	0800810f 	.word	0x0800810f
 800806c:	080081a3 	.word	0x080081a3
 8008070:	08007fe1 	.word	0x08007fe1
 8008074:	080080bd 	.word	0x080080bd
 8008078:	080080f9 	.word	0x080080f9
 800807c:	080080f9 	.word	0x080080f9
 8008080:	080080f9 	.word	0x080080f9
 8008084:	080080f9 	.word	0x080080f9
 8008088:	080080f9 	.word	0x080080f9
 800808c:	080080f9 	.word	0x080080f9
 8008090:	080080f9 	.word	0x080080f9
 8008094:	080080f9 	.word	0x080080f9
 8008098:	080080f9 	.word	0x080080f9
 800809c:	2b6e      	cmp	r3, #110	; 0x6e
 800809e:	d809      	bhi.n	80080b4 <_scanf_float+0x134>
 80080a0:	2b60      	cmp	r3, #96	; 0x60
 80080a2:	d8b2      	bhi.n	800800a <_scanf_float+0x8a>
 80080a4:	2b54      	cmp	r3, #84	; 0x54
 80080a6:	d077      	beq.n	8008198 <_scanf_float+0x218>
 80080a8:	2b59      	cmp	r3, #89	; 0x59
 80080aa:	d199      	bne.n	8007fe0 <_scanf_float+0x60>
 80080ac:	2d07      	cmp	r5, #7
 80080ae:	d197      	bne.n	8007fe0 <_scanf_float+0x60>
 80080b0:	2508      	movs	r5, #8
 80080b2:	e029      	b.n	8008108 <_scanf_float+0x188>
 80080b4:	2b74      	cmp	r3, #116	; 0x74
 80080b6:	d06f      	beq.n	8008198 <_scanf_float+0x218>
 80080b8:	2b79      	cmp	r3, #121	; 0x79
 80080ba:	e7f6      	b.n	80080aa <_scanf_float+0x12a>
 80080bc:	6821      	ldr	r1, [r4, #0]
 80080be:	05c8      	lsls	r0, r1, #23
 80080c0:	d51a      	bpl.n	80080f8 <_scanf_float+0x178>
 80080c2:	9b02      	ldr	r3, [sp, #8]
 80080c4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80080c8:	6021      	str	r1, [r4, #0]
 80080ca:	f109 0901 	add.w	r9, r9, #1
 80080ce:	b11b      	cbz	r3, 80080d8 <_scanf_float+0x158>
 80080d0:	3b01      	subs	r3, #1
 80080d2:	3201      	adds	r2, #1
 80080d4:	9302      	str	r3, [sp, #8]
 80080d6:	60a2      	str	r2, [r4, #8]
 80080d8:	68a3      	ldr	r3, [r4, #8]
 80080da:	3b01      	subs	r3, #1
 80080dc:	60a3      	str	r3, [r4, #8]
 80080de:	6923      	ldr	r3, [r4, #16]
 80080e0:	3301      	adds	r3, #1
 80080e2:	6123      	str	r3, [r4, #16]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	3b01      	subs	r3, #1
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	607b      	str	r3, [r7, #4]
 80080ec:	f340 8084 	ble.w	80081f8 <_scanf_float+0x278>
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	3301      	adds	r3, #1
 80080f4:	603b      	str	r3, [r7, #0]
 80080f6:	e766      	b.n	8007fc6 <_scanf_float+0x46>
 80080f8:	eb1a 0f05 	cmn.w	sl, r5
 80080fc:	f47f af70 	bne.w	8007fe0 <_scanf_float+0x60>
 8008100:	6822      	ldr	r2, [r4, #0]
 8008102:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008106:	6022      	str	r2, [r4, #0]
 8008108:	f806 3b01 	strb.w	r3, [r6], #1
 800810c:	e7e4      	b.n	80080d8 <_scanf_float+0x158>
 800810e:	6822      	ldr	r2, [r4, #0]
 8008110:	0610      	lsls	r0, r2, #24
 8008112:	f57f af65 	bpl.w	8007fe0 <_scanf_float+0x60>
 8008116:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800811a:	e7f4      	b.n	8008106 <_scanf_float+0x186>
 800811c:	f1ba 0f00 	cmp.w	sl, #0
 8008120:	d10e      	bne.n	8008140 <_scanf_float+0x1c0>
 8008122:	f1b9 0f00 	cmp.w	r9, #0
 8008126:	d10e      	bne.n	8008146 <_scanf_float+0x1c6>
 8008128:	6822      	ldr	r2, [r4, #0]
 800812a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800812e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008132:	d108      	bne.n	8008146 <_scanf_float+0x1c6>
 8008134:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008138:	6022      	str	r2, [r4, #0]
 800813a:	f04f 0a01 	mov.w	sl, #1
 800813e:	e7e3      	b.n	8008108 <_scanf_float+0x188>
 8008140:	f1ba 0f02 	cmp.w	sl, #2
 8008144:	d055      	beq.n	80081f2 <_scanf_float+0x272>
 8008146:	2d01      	cmp	r5, #1
 8008148:	d002      	beq.n	8008150 <_scanf_float+0x1d0>
 800814a:	2d04      	cmp	r5, #4
 800814c:	f47f af48 	bne.w	8007fe0 <_scanf_float+0x60>
 8008150:	3501      	adds	r5, #1
 8008152:	b2ed      	uxtb	r5, r5
 8008154:	e7d8      	b.n	8008108 <_scanf_float+0x188>
 8008156:	f1ba 0f01 	cmp.w	sl, #1
 800815a:	f47f af41 	bne.w	8007fe0 <_scanf_float+0x60>
 800815e:	f04f 0a02 	mov.w	sl, #2
 8008162:	e7d1      	b.n	8008108 <_scanf_float+0x188>
 8008164:	b97d      	cbnz	r5, 8008186 <_scanf_float+0x206>
 8008166:	f1b9 0f00 	cmp.w	r9, #0
 800816a:	f47f af3c 	bne.w	8007fe6 <_scanf_float+0x66>
 800816e:	6822      	ldr	r2, [r4, #0]
 8008170:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008174:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008178:	f47f af39 	bne.w	8007fee <_scanf_float+0x6e>
 800817c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008180:	6022      	str	r2, [r4, #0]
 8008182:	2501      	movs	r5, #1
 8008184:	e7c0      	b.n	8008108 <_scanf_float+0x188>
 8008186:	2d03      	cmp	r5, #3
 8008188:	d0e2      	beq.n	8008150 <_scanf_float+0x1d0>
 800818a:	2d05      	cmp	r5, #5
 800818c:	e7de      	b.n	800814c <_scanf_float+0x1cc>
 800818e:	2d02      	cmp	r5, #2
 8008190:	f47f af26 	bne.w	8007fe0 <_scanf_float+0x60>
 8008194:	2503      	movs	r5, #3
 8008196:	e7b7      	b.n	8008108 <_scanf_float+0x188>
 8008198:	2d06      	cmp	r5, #6
 800819a:	f47f af21 	bne.w	8007fe0 <_scanf_float+0x60>
 800819e:	2507      	movs	r5, #7
 80081a0:	e7b2      	b.n	8008108 <_scanf_float+0x188>
 80081a2:	6822      	ldr	r2, [r4, #0]
 80081a4:	0591      	lsls	r1, r2, #22
 80081a6:	f57f af1b 	bpl.w	8007fe0 <_scanf_float+0x60>
 80081aa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80081ae:	6022      	str	r2, [r4, #0]
 80081b0:	f8cd 9004 	str.w	r9, [sp, #4]
 80081b4:	e7a8      	b.n	8008108 <_scanf_float+0x188>
 80081b6:	6822      	ldr	r2, [r4, #0]
 80081b8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80081bc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80081c0:	d006      	beq.n	80081d0 <_scanf_float+0x250>
 80081c2:	0550      	lsls	r0, r2, #21
 80081c4:	f57f af0c 	bpl.w	8007fe0 <_scanf_float+0x60>
 80081c8:	f1b9 0f00 	cmp.w	r9, #0
 80081cc:	f43f af0f 	beq.w	8007fee <_scanf_float+0x6e>
 80081d0:	0591      	lsls	r1, r2, #22
 80081d2:	bf58      	it	pl
 80081d4:	9901      	ldrpl	r1, [sp, #4]
 80081d6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081da:	bf58      	it	pl
 80081dc:	eba9 0101 	subpl.w	r1, r9, r1
 80081e0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80081e4:	bf58      	it	pl
 80081e6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80081ea:	6022      	str	r2, [r4, #0]
 80081ec:	f04f 0900 	mov.w	r9, #0
 80081f0:	e78a      	b.n	8008108 <_scanf_float+0x188>
 80081f2:	f04f 0a03 	mov.w	sl, #3
 80081f6:	e787      	b.n	8008108 <_scanf_float+0x188>
 80081f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80081fc:	4639      	mov	r1, r7
 80081fe:	4640      	mov	r0, r8
 8008200:	4798      	blx	r3
 8008202:	2800      	cmp	r0, #0
 8008204:	f43f aedf 	beq.w	8007fc6 <_scanf_float+0x46>
 8008208:	e6ea      	b.n	8007fe0 <_scanf_float+0x60>
 800820a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800820e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008212:	463a      	mov	r2, r7
 8008214:	4640      	mov	r0, r8
 8008216:	4798      	blx	r3
 8008218:	6923      	ldr	r3, [r4, #16]
 800821a:	3b01      	subs	r3, #1
 800821c:	6123      	str	r3, [r4, #16]
 800821e:	e6ec      	b.n	8007ffa <_scanf_float+0x7a>
 8008220:	1e6b      	subs	r3, r5, #1
 8008222:	2b06      	cmp	r3, #6
 8008224:	d825      	bhi.n	8008272 <_scanf_float+0x2f2>
 8008226:	2d02      	cmp	r5, #2
 8008228:	d836      	bhi.n	8008298 <_scanf_float+0x318>
 800822a:	455e      	cmp	r6, fp
 800822c:	f67f aee8 	bls.w	8008000 <_scanf_float+0x80>
 8008230:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008234:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008238:	463a      	mov	r2, r7
 800823a:	4640      	mov	r0, r8
 800823c:	4798      	blx	r3
 800823e:	6923      	ldr	r3, [r4, #16]
 8008240:	3b01      	subs	r3, #1
 8008242:	6123      	str	r3, [r4, #16]
 8008244:	e7f1      	b.n	800822a <_scanf_float+0x2aa>
 8008246:	9802      	ldr	r0, [sp, #8]
 8008248:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800824c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008250:	9002      	str	r0, [sp, #8]
 8008252:	463a      	mov	r2, r7
 8008254:	4640      	mov	r0, r8
 8008256:	4798      	blx	r3
 8008258:	6923      	ldr	r3, [r4, #16]
 800825a:	3b01      	subs	r3, #1
 800825c:	6123      	str	r3, [r4, #16]
 800825e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008262:	fa5f fa8a 	uxtb.w	sl, sl
 8008266:	f1ba 0f02 	cmp.w	sl, #2
 800826a:	d1ec      	bne.n	8008246 <_scanf_float+0x2c6>
 800826c:	3d03      	subs	r5, #3
 800826e:	b2ed      	uxtb	r5, r5
 8008270:	1b76      	subs	r6, r6, r5
 8008272:	6823      	ldr	r3, [r4, #0]
 8008274:	05da      	lsls	r2, r3, #23
 8008276:	d52f      	bpl.n	80082d8 <_scanf_float+0x358>
 8008278:	055b      	lsls	r3, r3, #21
 800827a:	d510      	bpl.n	800829e <_scanf_float+0x31e>
 800827c:	455e      	cmp	r6, fp
 800827e:	f67f aebf 	bls.w	8008000 <_scanf_float+0x80>
 8008282:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008286:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800828a:	463a      	mov	r2, r7
 800828c:	4640      	mov	r0, r8
 800828e:	4798      	blx	r3
 8008290:	6923      	ldr	r3, [r4, #16]
 8008292:	3b01      	subs	r3, #1
 8008294:	6123      	str	r3, [r4, #16]
 8008296:	e7f1      	b.n	800827c <_scanf_float+0x2fc>
 8008298:	46aa      	mov	sl, r5
 800829a:	9602      	str	r6, [sp, #8]
 800829c:	e7df      	b.n	800825e <_scanf_float+0x2de>
 800829e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80082a2:	6923      	ldr	r3, [r4, #16]
 80082a4:	2965      	cmp	r1, #101	; 0x65
 80082a6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80082aa:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80082ae:	6123      	str	r3, [r4, #16]
 80082b0:	d00c      	beq.n	80082cc <_scanf_float+0x34c>
 80082b2:	2945      	cmp	r1, #69	; 0x45
 80082b4:	d00a      	beq.n	80082cc <_scanf_float+0x34c>
 80082b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082ba:	463a      	mov	r2, r7
 80082bc:	4640      	mov	r0, r8
 80082be:	4798      	blx	r3
 80082c0:	6923      	ldr	r3, [r4, #16]
 80082c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80082c6:	3b01      	subs	r3, #1
 80082c8:	1eb5      	subs	r5, r6, #2
 80082ca:	6123      	str	r3, [r4, #16]
 80082cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082d0:	463a      	mov	r2, r7
 80082d2:	4640      	mov	r0, r8
 80082d4:	4798      	blx	r3
 80082d6:	462e      	mov	r6, r5
 80082d8:	6825      	ldr	r5, [r4, #0]
 80082da:	f015 0510 	ands.w	r5, r5, #16
 80082de:	d159      	bne.n	8008394 <_scanf_float+0x414>
 80082e0:	7035      	strb	r5, [r6, #0]
 80082e2:	6823      	ldr	r3, [r4, #0]
 80082e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80082e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082ec:	d11b      	bne.n	8008326 <_scanf_float+0x3a6>
 80082ee:	9b01      	ldr	r3, [sp, #4]
 80082f0:	454b      	cmp	r3, r9
 80082f2:	eba3 0209 	sub.w	r2, r3, r9
 80082f6:	d123      	bne.n	8008340 <_scanf_float+0x3c0>
 80082f8:	2200      	movs	r2, #0
 80082fa:	4659      	mov	r1, fp
 80082fc:	4640      	mov	r0, r8
 80082fe:	f000 feb1 	bl	8009064 <_strtod_r>
 8008302:	6822      	ldr	r2, [r4, #0]
 8008304:	9b03      	ldr	r3, [sp, #12]
 8008306:	f012 0f02 	tst.w	r2, #2
 800830a:	ec57 6b10 	vmov	r6, r7, d0
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	d021      	beq.n	8008356 <_scanf_float+0x3d6>
 8008312:	9903      	ldr	r1, [sp, #12]
 8008314:	1d1a      	adds	r2, r3, #4
 8008316:	600a      	str	r2, [r1, #0]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	e9c3 6700 	strd	r6, r7, [r3]
 800831e:	68e3      	ldr	r3, [r4, #12]
 8008320:	3301      	adds	r3, #1
 8008322:	60e3      	str	r3, [r4, #12]
 8008324:	e66d      	b.n	8008002 <_scanf_float+0x82>
 8008326:	9b04      	ldr	r3, [sp, #16]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d0e5      	beq.n	80082f8 <_scanf_float+0x378>
 800832c:	9905      	ldr	r1, [sp, #20]
 800832e:	230a      	movs	r3, #10
 8008330:	462a      	mov	r2, r5
 8008332:	3101      	adds	r1, #1
 8008334:	4640      	mov	r0, r8
 8008336:	f000 ff1d 	bl	8009174 <_strtol_r>
 800833a:	9b04      	ldr	r3, [sp, #16]
 800833c:	9e05      	ldr	r6, [sp, #20]
 800833e:	1ac2      	subs	r2, r0, r3
 8008340:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008344:	429e      	cmp	r6, r3
 8008346:	bf28      	it	cs
 8008348:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800834c:	4912      	ldr	r1, [pc, #72]	; (8008398 <_scanf_float+0x418>)
 800834e:	4630      	mov	r0, r6
 8008350:	f000 f844 	bl	80083dc <siprintf>
 8008354:	e7d0      	b.n	80082f8 <_scanf_float+0x378>
 8008356:	9903      	ldr	r1, [sp, #12]
 8008358:	f012 0f04 	tst.w	r2, #4
 800835c:	f103 0204 	add.w	r2, r3, #4
 8008360:	600a      	str	r2, [r1, #0]
 8008362:	d1d9      	bne.n	8008318 <_scanf_float+0x398>
 8008364:	f8d3 8000 	ldr.w	r8, [r3]
 8008368:	ee10 2a10 	vmov	r2, s0
 800836c:	ee10 0a10 	vmov	r0, s0
 8008370:	463b      	mov	r3, r7
 8008372:	4639      	mov	r1, r7
 8008374:	f7f8 fbf2 	bl	8000b5c <__aeabi_dcmpun>
 8008378:	b128      	cbz	r0, 8008386 <_scanf_float+0x406>
 800837a:	4808      	ldr	r0, [pc, #32]	; (800839c <_scanf_float+0x41c>)
 800837c:	f000 f828 	bl	80083d0 <nanf>
 8008380:	ed88 0a00 	vstr	s0, [r8]
 8008384:	e7cb      	b.n	800831e <_scanf_float+0x39e>
 8008386:	4630      	mov	r0, r6
 8008388:	4639      	mov	r1, r7
 800838a:	f7f8 fc45 	bl	8000c18 <__aeabi_d2f>
 800838e:	f8c8 0000 	str.w	r0, [r8]
 8008392:	e7c4      	b.n	800831e <_scanf_float+0x39e>
 8008394:	2500      	movs	r5, #0
 8008396:	e634      	b.n	8008002 <_scanf_float+0x82>
 8008398:	0800c8e0 	.word	0x0800c8e0
 800839c:	0800cd50 	.word	0x0800cd50

080083a0 <iprintf>:
 80083a0:	b40f      	push	{r0, r1, r2, r3}
 80083a2:	4b0a      	ldr	r3, [pc, #40]	; (80083cc <iprintf+0x2c>)
 80083a4:	b513      	push	{r0, r1, r4, lr}
 80083a6:	681c      	ldr	r4, [r3, #0]
 80083a8:	b124      	cbz	r4, 80083b4 <iprintf+0x14>
 80083aa:	69a3      	ldr	r3, [r4, #24]
 80083ac:	b913      	cbnz	r3, 80083b4 <iprintf+0x14>
 80083ae:	4620      	mov	r0, r4
 80083b0:	f001 fdb4 	bl	8009f1c <__sinit>
 80083b4:	ab05      	add	r3, sp, #20
 80083b6:	9a04      	ldr	r2, [sp, #16]
 80083b8:	68a1      	ldr	r1, [r4, #8]
 80083ba:	9301      	str	r3, [sp, #4]
 80083bc:	4620      	mov	r0, r4
 80083be:	f003 f919 	bl	800b5f4 <_vfiprintf_r>
 80083c2:	b002      	add	sp, #8
 80083c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083c8:	b004      	add	sp, #16
 80083ca:	4770      	bx	lr
 80083cc:	20000010 	.word	0x20000010

080083d0 <nanf>:
 80083d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80083d8 <nanf+0x8>
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	7fc00000 	.word	0x7fc00000

080083dc <siprintf>:
 80083dc:	b40e      	push	{r1, r2, r3}
 80083de:	b500      	push	{lr}
 80083e0:	b09c      	sub	sp, #112	; 0x70
 80083e2:	ab1d      	add	r3, sp, #116	; 0x74
 80083e4:	9002      	str	r0, [sp, #8]
 80083e6:	9006      	str	r0, [sp, #24]
 80083e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083ec:	4809      	ldr	r0, [pc, #36]	; (8008414 <siprintf+0x38>)
 80083ee:	9107      	str	r1, [sp, #28]
 80083f0:	9104      	str	r1, [sp, #16]
 80083f2:	4909      	ldr	r1, [pc, #36]	; (8008418 <siprintf+0x3c>)
 80083f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f8:	9105      	str	r1, [sp, #20]
 80083fa:	6800      	ldr	r0, [r0, #0]
 80083fc:	9301      	str	r3, [sp, #4]
 80083fe:	a902      	add	r1, sp, #8
 8008400:	f002 ffce 	bl	800b3a0 <_svfiprintf_r>
 8008404:	9b02      	ldr	r3, [sp, #8]
 8008406:	2200      	movs	r2, #0
 8008408:	701a      	strb	r2, [r3, #0]
 800840a:	b01c      	add	sp, #112	; 0x70
 800840c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008410:	b003      	add	sp, #12
 8008412:	4770      	bx	lr
 8008414:	20000010 	.word	0x20000010
 8008418:	ffff0208 	.word	0xffff0208

0800841c <sulp>:
 800841c:	b570      	push	{r4, r5, r6, lr}
 800841e:	4604      	mov	r4, r0
 8008420:	460d      	mov	r5, r1
 8008422:	ec45 4b10 	vmov	d0, r4, r5
 8008426:	4616      	mov	r6, r2
 8008428:	f002 fd18 	bl	800ae5c <__ulp>
 800842c:	ec51 0b10 	vmov	r0, r1, d0
 8008430:	b17e      	cbz	r6, 8008452 <sulp+0x36>
 8008432:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008436:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800843a:	2b00      	cmp	r3, #0
 800843c:	dd09      	ble.n	8008452 <sulp+0x36>
 800843e:	051b      	lsls	r3, r3, #20
 8008440:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008444:	2400      	movs	r4, #0
 8008446:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800844a:	4622      	mov	r2, r4
 800844c:	462b      	mov	r3, r5
 800844e:	f7f8 f8eb 	bl	8000628 <__aeabi_dmul>
 8008452:	bd70      	pop	{r4, r5, r6, pc}
 8008454:	0000      	movs	r0, r0
	...

08008458 <_strtod_l>:
 8008458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845c:	ed2d 8b02 	vpush	{d8}
 8008460:	b09d      	sub	sp, #116	; 0x74
 8008462:	461f      	mov	r7, r3
 8008464:	2300      	movs	r3, #0
 8008466:	9318      	str	r3, [sp, #96]	; 0x60
 8008468:	4ba2      	ldr	r3, [pc, #648]	; (80086f4 <_strtod_l+0x29c>)
 800846a:	9213      	str	r2, [sp, #76]	; 0x4c
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	9305      	str	r3, [sp, #20]
 8008470:	4604      	mov	r4, r0
 8008472:	4618      	mov	r0, r3
 8008474:	4688      	mov	r8, r1
 8008476:	f7f7 fec3 	bl	8000200 <strlen>
 800847a:	f04f 0a00 	mov.w	sl, #0
 800847e:	4605      	mov	r5, r0
 8008480:	f04f 0b00 	mov.w	fp, #0
 8008484:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008488:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800848a:	781a      	ldrb	r2, [r3, #0]
 800848c:	2a2b      	cmp	r2, #43	; 0x2b
 800848e:	d04e      	beq.n	800852e <_strtod_l+0xd6>
 8008490:	d83b      	bhi.n	800850a <_strtod_l+0xb2>
 8008492:	2a0d      	cmp	r2, #13
 8008494:	d834      	bhi.n	8008500 <_strtod_l+0xa8>
 8008496:	2a08      	cmp	r2, #8
 8008498:	d834      	bhi.n	8008504 <_strtod_l+0xac>
 800849a:	2a00      	cmp	r2, #0
 800849c:	d03e      	beq.n	800851c <_strtod_l+0xc4>
 800849e:	2300      	movs	r3, #0
 80084a0:	930a      	str	r3, [sp, #40]	; 0x28
 80084a2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80084a4:	7833      	ldrb	r3, [r6, #0]
 80084a6:	2b30      	cmp	r3, #48	; 0x30
 80084a8:	f040 80b0 	bne.w	800860c <_strtod_l+0x1b4>
 80084ac:	7873      	ldrb	r3, [r6, #1]
 80084ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80084b2:	2b58      	cmp	r3, #88	; 0x58
 80084b4:	d168      	bne.n	8008588 <_strtod_l+0x130>
 80084b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b8:	9301      	str	r3, [sp, #4]
 80084ba:	ab18      	add	r3, sp, #96	; 0x60
 80084bc:	9702      	str	r7, [sp, #8]
 80084be:	9300      	str	r3, [sp, #0]
 80084c0:	4a8d      	ldr	r2, [pc, #564]	; (80086f8 <_strtod_l+0x2a0>)
 80084c2:	ab19      	add	r3, sp, #100	; 0x64
 80084c4:	a917      	add	r1, sp, #92	; 0x5c
 80084c6:	4620      	mov	r0, r4
 80084c8:	f001 fe2c 	bl	800a124 <__gethex>
 80084cc:	f010 0707 	ands.w	r7, r0, #7
 80084d0:	4605      	mov	r5, r0
 80084d2:	d005      	beq.n	80084e0 <_strtod_l+0x88>
 80084d4:	2f06      	cmp	r7, #6
 80084d6:	d12c      	bne.n	8008532 <_strtod_l+0xda>
 80084d8:	3601      	adds	r6, #1
 80084da:	2300      	movs	r3, #0
 80084dc:	9617      	str	r6, [sp, #92]	; 0x5c
 80084de:	930a      	str	r3, [sp, #40]	; 0x28
 80084e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f040 8590 	bne.w	8009008 <_strtod_l+0xbb0>
 80084e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ea:	b1eb      	cbz	r3, 8008528 <_strtod_l+0xd0>
 80084ec:	4652      	mov	r2, sl
 80084ee:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80084f2:	ec43 2b10 	vmov	d0, r2, r3
 80084f6:	b01d      	add	sp, #116	; 0x74
 80084f8:	ecbd 8b02 	vpop	{d8}
 80084fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008500:	2a20      	cmp	r2, #32
 8008502:	d1cc      	bne.n	800849e <_strtod_l+0x46>
 8008504:	3301      	adds	r3, #1
 8008506:	9317      	str	r3, [sp, #92]	; 0x5c
 8008508:	e7be      	b.n	8008488 <_strtod_l+0x30>
 800850a:	2a2d      	cmp	r2, #45	; 0x2d
 800850c:	d1c7      	bne.n	800849e <_strtod_l+0x46>
 800850e:	2201      	movs	r2, #1
 8008510:	920a      	str	r2, [sp, #40]	; 0x28
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	9217      	str	r2, [sp, #92]	; 0x5c
 8008516:	785b      	ldrb	r3, [r3, #1]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1c2      	bne.n	80084a2 <_strtod_l+0x4a>
 800851c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800851e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008522:	2b00      	cmp	r3, #0
 8008524:	f040 856e 	bne.w	8009004 <_strtod_l+0xbac>
 8008528:	4652      	mov	r2, sl
 800852a:	465b      	mov	r3, fp
 800852c:	e7e1      	b.n	80084f2 <_strtod_l+0x9a>
 800852e:	2200      	movs	r2, #0
 8008530:	e7ee      	b.n	8008510 <_strtod_l+0xb8>
 8008532:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008534:	b13a      	cbz	r2, 8008546 <_strtod_l+0xee>
 8008536:	2135      	movs	r1, #53	; 0x35
 8008538:	a81a      	add	r0, sp, #104	; 0x68
 800853a:	f002 fd9a 	bl	800b072 <__copybits>
 800853e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008540:	4620      	mov	r0, r4
 8008542:	f002 f959 	bl	800a7f8 <_Bfree>
 8008546:	3f01      	subs	r7, #1
 8008548:	2f04      	cmp	r7, #4
 800854a:	d806      	bhi.n	800855a <_strtod_l+0x102>
 800854c:	e8df f007 	tbb	[pc, r7]
 8008550:	1714030a 	.word	0x1714030a
 8008554:	0a          	.byte	0x0a
 8008555:	00          	.byte	0x00
 8008556:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800855a:	0728      	lsls	r0, r5, #28
 800855c:	d5c0      	bpl.n	80084e0 <_strtod_l+0x88>
 800855e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008562:	e7bd      	b.n	80084e0 <_strtod_l+0x88>
 8008564:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008568:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800856a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800856e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008572:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008576:	e7f0      	b.n	800855a <_strtod_l+0x102>
 8008578:	f8df b180 	ldr.w	fp, [pc, #384]	; 80086fc <_strtod_l+0x2a4>
 800857c:	e7ed      	b.n	800855a <_strtod_l+0x102>
 800857e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008582:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008586:	e7e8      	b.n	800855a <_strtod_l+0x102>
 8008588:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800858a:	1c5a      	adds	r2, r3, #1
 800858c:	9217      	str	r2, [sp, #92]	; 0x5c
 800858e:	785b      	ldrb	r3, [r3, #1]
 8008590:	2b30      	cmp	r3, #48	; 0x30
 8008592:	d0f9      	beq.n	8008588 <_strtod_l+0x130>
 8008594:	2b00      	cmp	r3, #0
 8008596:	d0a3      	beq.n	80084e0 <_strtod_l+0x88>
 8008598:	2301      	movs	r3, #1
 800859a:	f04f 0900 	mov.w	r9, #0
 800859e:	9304      	str	r3, [sp, #16]
 80085a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085a2:	9308      	str	r3, [sp, #32]
 80085a4:	f8cd 901c 	str.w	r9, [sp, #28]
 80085a8:	464f      	mov	r7, r9
 80085aa:	220a      	movs	r2, #10
 80085ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80085ae:	7806      	ldrb	r6, [r0, #0]
 80085b0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80085b4:	b2d9      	uxtb	r1, r3
 80085b6:	2909      	cmp	r1, #9
 80085b8:	d92a      	bls.n	8008610 <_strtod_l+0x1b8>
 80085ba:	9905      	ldr	r1, [sp, #20]
 80085bc:	462a      	mov	r2, r5
 80085be:	f003 f9a6 	bl	800b90e <strncmp>
 80085c2:	b398      	cbz	r0, 800862c <_strtod_l+0x1d4>
 80085c4:	2000      	movs	r0, #0
 80085c6:	4632      	mov	r2, r6
 80085c8:	463d      	mov	r5, r7
 80085ca:	9005      	str	r0, [sp, #20]
 80085cc:	4603      	mov	r3, r0
 80085ce:	2a65      	cmp	r2, #101	; 0x65
 80085d0:	d001      	beq.n	80085d6 <_strtod_l+0x17e>
 80085d2:	2a45      	cmp	r2, #69	; 0x45
 80085d4:	d118      	bne.n	8008608 <_strtod_l+0x1b0>
 80085d6:	b91d      	cbnz	r5, 80085e0 <_strtod_l+0x188>
 80085d8:	9a04      	ldr	r2, [sp, #16]
 80085da:	4302      	orrs	r2, r0
 80085dc:	d09e      	beq.n	800851c <_strtod_l+0xc4>
 80085de:	2500      	movs	r5, #0
 80085e0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80085e4:	f108 0201 	add.w	r2, r8, #1
 80085e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80085ea:	f898 2001 	ldrb.w	r2, [r8, #1]
 80085ee:	2a2b      	cmp	r2, #43	; 0x2b
 80085f0:	d075      	beq.n	80086de <_strtod_l+0x286>
 80085f2:	2a2d      	cmp	r2, #45	; 0x2d
 80085f4:	d07b      	beq.n	80086ee <_strtod_l+0x296>
 80085f6:	f04f 0c00 	mov.w	ip, #0
 80085fa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80085fe:	2909      	cmp	r1, #9
 8008600:	f240 8082 	bls.w	8008708 <_strtod_l+0x2b0>
 8008604:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008608:	2600      	movs	r6, #0
 800860a:	e09d      	b.n	8008748 <_strtod_l+0x2f0>
 800860c:	2300      	movs	r3, #0
 800860e:	e7c4      	b.n	800859a <_strtod_l+0x142>
 8008610:	2f08      	cmp	r7, #8
 8008612:	bfd8      	it	le
 8008614:	9907      	ldrle	r1, [sp, #28]
 8008616:	f100 0001 	add.w	r0, r0, #1
 800861a:	bfda      	itte	le
 800861c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008620:	9307      	strle	r3, [sp, #28]
 8008622:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008626:	3701      	adds	r7, #1
 8008628:	9017      	str	r0, [sp, #92]	; 0x5c
 800862a:	e7bf      	b.n	80085ac <_strtod_l+0x154>
 800862c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800862e:	195a      	adds	r2, r3, r5
 8008630:	9217      	str	r2, [sp, #92]	; 0x5c
 8008632:	5d5a      	ldrb	r2, [r3, r5]
 8008634:	2f00      	cmp	r7, #0
 8008636:	d037      	beq.n	80086a8 <_strtod_l+0x250>
 8008638:	9005      	str	r0, [sp, #20]
 800863a:	463d      	mov	r5, r7
 800863c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008640:	2b09      	cmp	r3, #9
 8008642:	d912      	bls.n	800866a <_strtod_l+0x212>
 8008644:	2301      	movs	r3, #1
 8008646:	e7c2      	b.n	80085ce <_strtod_l+0x176>
 8008648:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	9217      	str	r2, [sp, #92]	; 0x5c
 800864e:	785a      	ldrb	r2, [r3, #1]
 8008650:	3001      	adds	r0, #1
 8008652:	2a30      	cmp	r2, #48	; 0x30
 8008654:	d0f8      	beq.n	8008648 <_strtod_l+0x1f0>
 8008656:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800865a:	2b08      	cmp	r3, #8
 800865c:	f200 84d9 	bhi.w	8009012 <_strtod_l+0xbba>
 8008660:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008662:	9005      	str	r0, [sp, #20]
 8008664:	2000      	movs	r0, #0
 8008666:	9308      	str	r3, [sp, #32]
 8008668:	4605      	mov	r5, r0
 800866a:	3a30      	subs	r2, #48	; 0x30
 800866c:	f100 0301 	add.w	r3, r0, #1
 8008670:	d014      	beq.n	800869c <_strtod_l+0x244>
 8008672:	9905      	ldr	r1, [sp, #20]
 8008674:	4419      	add	r1, r3
 8008676:	9105      	str	r1, [sp, #20]
 8008678:	462b      	mov	r3, r5
 800867a:	eb00 0e05 	add.w	lr, r0, r5
 800867e:	210a      	movs	r1, #10
 8008680:	4573      	cmp	r3, lr
 8008682:	d113      	bne.n	80086ac <_strtod_l+0x254>
 8008684:	182b      	adds	r3, r5, r0
 8008686:	2b08      	cmp	r3, #8
 8008688:	f105 0501 	add.w	r5, r5, #1
 800868c:	4405      	add	r5, r0
 800868e:	dc1c      	bgt.n	80086ca <_strtod_l+0x272>
 8008690:	9907      	ldr	r1, [sp, #28]
 8008692:	230a      	movs	r3, #10
 8008694:	fb03 2301 	mla	r3, r3, r1, r2
 8008698:	9307      	str	r3, [sp, #28]
 800869a:	2300      	movs	r3, #0
 800869c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800869e:	1c51      	adds	r1, r2, #1
 80086a0:	9117      	str	r1, [sp, #92]	; 0x5c
 80086a2:	7852      	ldrb	r2, [r2, #1]
 80086a4:	4618      	mov	r0, r3
 80086a6:	e7c9      	b.n	800863c <_strtod_l+0x1e4>
 80086a8:	4638      	mov	r0, r7
 80086aa:	e7d2      	b.n	8008652 <_strtod_l+0x1fa>
 80086ac:	2b08      	cmp	r3, #8
 80086ae:	dc04      	bgt.n	80086ba <_strtod_l+0x262>
 80086b0:	9e07      	ldr	r6, [sp, #28]
 80086b2:	434e      	muls	r6, r1
 80086b4:	9607      	str	r6, [sp, #28]
 80086b6:	3301      	adds	r3, #1
 80086b8:	e7e2      	b.n	8008680 <_strtod_l+0x228>
 80086ba:	f103 0c01 	add.w	ip, r3, #1
 80086be:	f1bc 0f10 	cmp.w	ip, #16
 80086c2:	bfd8      	it	le
 80086c4:	fb01 f909 	mulle.w	r9, r1, r9
 80086c8:	e7f5      	b.n	80086b6 <_strtod_l+0x25e>
 80086ca:	2d10      	cmp	r5, #16
 80086cc:	bfdc      	itt	le
 80086ce:	230a      	movle	r3, #10
 80086d0:	fb03 2909 	mlale	r9, r3, r9, r2
 80086d4:	e7e1      	b.n	800869a <_strtod_l+0x242>
 80086d6:	2300      	movs	r3, #0
 80086d8:	9305      	str	r3, [sp, #20]
 80086da:	2301      	movs	r3, #1
 80086dc:	e77c      	b.n	80085d8 <_strtod_l+0x180>
 80086de:	f04f 0c00 	mov.w	ip, #0
 80086e2:	f108 0202 	add.w	r2, r8, #2
 80086e6:	9217      	str	r2, [sp, #92]	; 0x5c
 80086e8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80086ec:	e785      	b.n	80085fa <_strtod_l+0x1a2>
 80086ee:	f04f 0c01 	mov.w	ip, #1
 80086f2:	e7f6      	b.n	80086e2 <_strtod_l+0x28a>
 80086f4:	0800cb94 	.word	0x0800cb94
 80086f8:	0800c8e8 	.word	0x0800c8e8
 80086fc:	7ff00000 	.word	0x7ff00000
 8008700:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008702:	1c51      	adds	r1, r2, #1
 8008704:	9117      	str	r1, [sp, #92]	; 0x5c
 8008706:	7852      	ldrb	r2, [r2, #1]
 8008708:	2a30      	cmp	r2, #48	; 0x30
 800870a:	d0f9      	beq.n	8008700 <_strtod_l+0x2a8>
 800870c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008710:	2908      	cmp	r1, #8
 8008712:	f63f af79 	bhi.w	8008608 <_strtod_l+0x1b0>
 8008716:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800871a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800871c:	9206      	str	r2, [sp, #24]
 800871e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008720:	1c51      	adds	r1, r2, #1
 8008722:	9117      	str	r1, [sp, #92]	; 0x5c
 8008724:	7852      	ldrb	r2, [r2, #1]
 8008726:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800872a:	2e09      	cmp	r6, #9
 800872c:	d937      	bls.n	800879e <_strtod_l+0x346>
 800872e:	9e06      	ldr	r6, [sp, #24]
 8008730:	1b89      	subs	r1, r1, r6
 8008732:	2908      	cmp	r1, #8
 8008734:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008738:	dc02      	bgt.n	8008740 <_strtod_l+0x2e8>
 800873a:	4576      	cmp	r6, lr
 800873c:	bfa8      	it	ge
 800873e:	4676      	movge	r6, lr
 8008740:	f1bc 0f00 	cmp.w	ip, #0
 8008744:	d000      	beq.n	8008748 <_strtod_l+0x2f0>
 8008746:	4276      	negs	r6, r6
 8008748:	2d00      	cmp	r5, #0
 800874a:	d14d      	bne.n	80087e8 <_strtod_l+0x390>
 800874c:	9904      	ldr	r1, [sp, #16]
 800874e:	4301      	orrs	r1, r0
 8008750:	f47f aec6 	bne.w	80084e0 <_strtod_l+0x88>
 8008754:	2b00      	cmp	r3, #0
 8008756:	f47f aee1 	bne.w	800851c <_strtod_l+0xc4>
 800875a:	2a69      	cmp	r2, #105	; 0x69
 800875c:	d027      	beq.n	80087ae <_strtod_l+0x356>
 800875e:	dc24      	bgt.n	80087aa <_strtod_l+0x352>
 8008760:	2a49      	cmp	r2, #73	; 0x49
 8008762:	d024      	beq.n	80087ae <_strtod_l+0x356>
 8008764:	2a4e      	cmp	r2, #78	; 0x4e
 8008766:	f47f aed9 	bne.w	800851c <_strtod_l+0xc4>
 800876a:	499f      	ldr	r1, [pc, #636]	; (80089e8 <_strtod_l+0x590>)
 800876c:	a817      	add	r0, sp, #92	; 0x5c
 800876e:	f001 ff31 	bl	800a5d4 <__match>
 8008772:	2800      	cmp	r0, #0
 8008774:	f43f aed2 	beq.w	800851c <_strtod_l+0xc4>
 8008778:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	2b28      	cmp	r3, #40	; 0x28
 800877e:	d12d      	bne.n	80087dc <_strtod_l+0x384>
 8008780:	499a      	ldr	r1, [pc, #616]	; (80089ec <_strtod_l+0x594>)
 8008782:	aa1a      	add	r2, sp, #104	; 0x68
 8008784:	a817      	add	r0, sp, #92	; 0x5c
 8008786:	f001 ff39 	bl	800a5fc <__hexnan>
 800878a:	2805      	cmp	r0, #5
 800878c:	d126      	bne.n	80087dc <_strtod_l+0x384>
 800878e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008790:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008794:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008798:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800879c:	e6a0      	b.n	80084e0 <_strtod_l+0x88>
 800879e:	210a      	movs	r1, #10
 80087a0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80087a4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80087a8:	e7b9      	b.n	800871e <_strtod_l+0x2c6>
 80087aa:	2a6e      	cmp	r2, #110	; 0x6e
 80087ac:	e7db      	b.n	8008766 <_strtod_l+0x30e>
 80087ae:	4990      	ldr	r1, [pc, #576]	; (80089f0 <_strtod_l+0x598>)
 80087b0:	a817      	add	r0, sp, #92	; 0x5c
 80087b2:	f001 ff0f 	bl	800a5d4 <__match>
 80087b6:	2800      	cmp	r0, #0
 80087b8:	f43f aeb0 	beq.w	800851c <_strtod_l+0xc4>
 80087bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087be:	498d      	ldr	r1, [pc, #564]	; (80089f4 <_strtod_l+0x59c>)
 80087c0:	3b01      	subs	r3, #1
 80087c2:	a817      	add	r0, sp, #92	; 0x5c
 80087c4:	9317      	str	r3, [sp, #92]	; 0x5c
 80087c6:	f001 ff05 	bl	800a5d4 <__match>
 80087ca:	b910      	cbnz	r0, 80087d2 <_strtod_l+0x37a>
 80087cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087ce:	3301      	adds	r3, #1
 80087d0:	9317      	str	r3, [sp, #92]	; 0x5c
 80087d2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008a04 <_strtod_l+0x5ac>
 80087d6:	f04f 0a00 	mov.w	sl, #0
 80087da:	e681      	b.n	80084e0 <_strtod_l+0x88>
 80087dc:	4886      	ldr	r0, [pc, #536]	; (80089f8 <_strtod_l+0x5a0>)
 80087de:	f003 f83b 	bl	800b858 <nan>
 80087e2:	ec5b ab10 	vmov	sl, fp, d0
 80087e6:	e67b      	b.n	80084e0 <_strtod_l+0x88>
 80087e8:	9b05      	ldr	r3, [sp, #20]
 80087ea:	9807      	ldr	r0, [sp, #28]
 80087ec:	1af3      	subs	r3, r6, r3
 80087ee:	2f00      	cmp	r7, #0
 80087f0:	bf08      	it	eq
 80087f2:	462f      	moveq	r7, r5
 80087f4:	2d10      	cmp	r5, #16
 80087f6:	9306      	str	r3, [sp, #24]
 80087f8:	46a8      	mov	r8, r5
 80087fa:	bfa8      	it	ge
 80087fc:	f04f 0810 	movge.w	r8, #16
 8008800:	f7f7 fe98 	bl	8000534 <__aeabi_ui2d>
 8008804:	2d09      	cmp	r5, #9
 8008806:	4682      	mov	sl, r0
 8008808:	468b      	mov	fp, r1
 800880a:	dd13      	ble.n	8008834 <_strtod_l+0x3dc>
 800880c:	4b7b      	ldr	r3, [pc, #492]	; (80089fc <_strtod_l+0x5a4>)
 800880e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008812:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008816:	f7f7 ff07 	bl	8000628 <__aeabi_dmul>
 800881a:	4682      	mov	sl, r0
 800881c:	4648      	mov	r0, r9
 800881e:	468b      	mov	fp, r1
 8008820:	f7f7 fe88 	bl	8000534 <__aeabi_ui2d>
 8008824:	4602      	mov	r2, r0
 8008826:	460b      	mov	r3, r1
 8008828:	4650      	mov	r0, sl
 800882a:	4659      	mov	r1, fp
 800882c:	f7f7 fd46 	bl	80002bc <__adddf3>
 8008830:	4682      	mov	sl, r0
 8008832:	468b      	mov	fp, r1
 8008834:	2d0f      	cmp	r5, #15
 8008836:	dc38      	bgt.n	80088aa <_strtod_l+0x452>
 8008838:	9b06      	ldr	r3, [sp, #24]
 800883a:	2b00      	cmp	r3, #0
 800883c:	f43f ae50 	beq.w	80084e0 <_strtod_l+0x88>
 8008840:	dd24      	ble.n	800888c <_strtod_l+0x434>
 8008842:	2b16      	cmp	r3, #22
 8008844:	dc0b      	bgt.n	800885e <_strtod_l+0x406>
 8008846:	496d      	ldr	r1, [pc, #436]	; (80089fc <_strtod_l+0x5a4>)
 8008848:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800884c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008850:	4652      	mov	r2, sl
 8008852:	465b      	mov	r3, fp
 8008854:	f7f7 fee8 	bl	8000628 <__aeabi_dmul>
 8008858:	4682      	mov	sl, r0
 800885a:	468b      	mov	fp, r1
 800885c:	e640      	b.n	80084e0 <_strtod_l+0x88>
 800885e:	9a06      	ldr	r2, [sp, #24]
 8008860:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008864:	4293      	cmp	r3, r2
 8008866:	db20      	blt.n	80088aa <_strtod_l+0x452>
 8008868:	4c64      	ldr	r4, [pc, #400]	; (80089fc <_strtod_l+0x5a4>)
 800886a:	f1c5 050f 	rsb	r5, r5, #15
 800886e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008872:	4652      	mov	r2, sl
 8008874:	465b      	mov	r3, fp
 8008876:	e9d1 0100 	ldrd	r0, r1, [r1]
 800887a:	f7f7 fed5 	bl	8000628 <__aeabi_dmul>
 800887e:	9b06      	ldr	r3, [sp, #24]
 8008880:	1b5d      	subs	r5, r3, r5
 8008882:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008886:	e9d4 2300 	ldrd	r2, r3, [r4]
 800888a:	e7e3      	b.n	8008854 <_strtod_l+0x3fc>
 800888c:	9b06      	ldr	r3, [sp, #24]
 800888e:	3316      	adds	r3, #22
 8008890:	db0b      	blt.n	80088aa <_strtod_l+0x452>
 8008892:	9b05      	ldr	r3, [sp, #20]
 8008894:	1b9e      	subs	r6, r3, r6
 8008896:	4b59      	ldr	r3, [pc, #356]	; (80089fc <_strtod_l+0x5a4>)
 8008898:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800889c:	e9d6 2300 	ldrd	r2, r3, [r6]
 80088a0:	4650      	mov	r0, sl
 80088a2:	4659      	mov	r1, fp
 80088a4:	f7f7 ffea 	bl	800087c <__aeabi_ddiv>
 80088a8:	e7d6      	b.n	8008858 <_strtod_l+0x400>
 80088aa:	9b06      	ldr	r3, [sp, #24]
 80088ac:	eba5 0808 	sub.w	r8, r5, r8
 80088b0:	4498      	add	r8, r3
 80088b2:	f1b8 0f00 	cmp.w	r8, #0
 80088b6:	dd74      	ble.n	80089a2 <_strtod_l+0x54a>
 80088b8:	f018 030f 	ands.w	r3, r8, #15
 80088bc:	d00a      	beq.n	80088d4 <_strtod_l+0x47c>
 80088be:	494f      	ldr	r1, [pc, #316]	; (80089fc <_strtod_l+0x5a4>)
 80088c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80088c4:	4652      	mov	r2, sl
 80088c6:	465b      	mov	r3, fp
 80088c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088cc:	f7f7 feac 	bl	8000628 <__aeabi_dmul>
 80088d0:	4682      	mov	sl, r0
 80088d2:	468b      	mov	fp, r1
 80088d4:	f038 080f 	bics.w	r8, r8, #15
 80088d8:	d04f      	beq.n	800897a <_strtod_l+0x522>
 80088da:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80088de:	dd22      	ble.n	8008926 <_strtod_l+0x4ce>
 80088e0:	2500      	movs	r5, #0
 80088e2:	462e      	mov	r6, r5
 80088e4:	9507      	str	r5, [sp, #28]
 80088e6:	9505      	str	r5, [sp, #20]
 80088e8:	2322      	movs	r3, #34	; 0x22
 80088ea:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008a04 <_strtod_l+0x5ac>
 80088ee:	6023      	str	r3, [r4, #0]
 80088f0:	f04f 0a00 	mov.w	sl, #0
 80088f4:	9b07      	ldr	r3, [sp, #28]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f43f adf2 	beq.w	80084e0 <_strtod_l+0x88>
 80088fc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80088fe:	4620      	mov	r0, r4
 8008900:	f001 ff7a 	bl	800a7f8 <_Bfree>
 8008904:	9905      	ldr	r1, [sp, #20]
 8008906:	4620      	mov	r0, r4
 8008908:	f001 ff76 	bl	800a7f8 <_Bfree>
 800890c:	4631      	mov	r1, r6
 800890e:	4620      	mov	r0, r4
 8008910:	f001 ff72 	bl	800a7f8 <_Bfree>
 8008914:	9907      	ldr	r1, [sp, #28]
 8008916:	4620      	mov	r0, r4
 8008918:	f001 ff6e 	bl	800a7f8 <_Bfree>
 800891c:	4629      	mov	r1, r5
 800891e:	4620      	mov	r0, r4
 8008920:	f001 ff6a 	bl	800a7f8 <_Bfree>
 8008924:	e5dc      	b.n	80084e0 <_strtod_l+0x88>
 8008926:	4b36      	ldr	r3, [pc, #216]	; (8008a00 <_strtod_l+0x5a8>)
 8008928:	9304      	str	r3, [sp, #16]
 800892a:	2300      	movs	r3, #0
 800892c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008930:	4650      	mov	r0, sl
 8008932:	4659      	mov	r1, fp
 8008934:	4699      	mov	r9, r3
 8008936:	f1b8 0f01 	cmp.w	r8, #1
 800893a:	dc21      	bgt.n	8008980 <_strtod_l+0x528>
 800893c:	b10b      	cbz	r3, 8008942 <_strtod_l+0x4ea>
 800893e:	4682      	mov	sl, r0
 8008940:	468b      	mov	fp, r1
 8008942:	4b2f      	ldr	r3, [pc, #188]	; (8008a00 <_strtod_l+0x5a8>)
 8008944:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008948:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800894c:	4652      	mov	r2, sl
 800894e:	465b      	mov	r3, fp
 8008950:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008954:	f7f7 fe68 	bl	8000628 <__aeabi_dmul>
 8008958:	4b2a      	ldr	r3, [pc, #168]	; (8008a04 <_strtod_l+0x5ac>)
 800895a:	460a      	mov	r2, r1
 800895c:	400b      	ands	r3, r1
 800895e:	492a      	ldr	r1, [pc, #168]	; (8008a08 <_strtod_l+0x5b0>)
 8008960:	428b      	cmp	r3, r1
 8008962:	4682      	mov	sl, r0
 8008964:	d8bc      	bhi.n	80088e0 <_strtod_l+0x488>
 8008966:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800896a:	428b      	cmp	r3, r1
 800896c:	bf86      	itte	hi
 800896e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008a0c <_strtod_l+0x5b4>
 8008972:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8008976:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800897a:	2300      	movs	r3, #0
 800897c:	9304      	str	r3, [sp, #16]
 800897e:	e084      	b.n	8008a8a <_strtod_l+0x632>
 8008980:	f018 0f01 	tst.w	r8, #1
 8008984:	d005      	beq.n	8008992 <_strtod_l+0x53a>
 8008986:	9b04      	ldr	r3, [sp, #16]
 8008988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898c:	f7f7 fe4c 	bl	8000628 <__aeabi_dmul>
 8008990:	2301      	movs	r3, #1
 8008992:	9a04      	ldr	r2, [sp, #16]
 8008994:	3208      	adds	r2, #8
 8008996:	f109 0901 	add.w	r9, r9, #1
 800899a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800899e:	9204      	str	r2, [sp, #16]
 80089a0:	e7c9      	b.n	8008936 <_strtod_l+0x4de>
 80089a2:	d0ea      	beq.n	800897a <_strtod_l+0x522>
 80089a4:	f1c8 0800 	rsb	r8, r8, #0
 80089a8:	f018 020f 	ands.w	r2, r8, #15
 80089ac:	d00a      	beq.n	80089c4 <_strtod_l+0x56c>
 80089ae:	4b13      	ldr	r3, [pc, #76]	; (80089fc <_strtod_l+0x5a4>)
 80089b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089b4:	4650      	mov	r0, sl
 80089b6:	4659      	mov	r1, fp
 80089b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089bc:	f7f7 ff5e 	bl	800087c <__aeabi_ddiv>
 80089c0:	4682      	mov	sl, r0
 80089c2:	468b      	mov	fp, r1
 80089c4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80089c8:	d0d7      	beq.n	800897a <_strtod_l+0x522>
 80089ca:	f1b8 0f1f 	cmp.w	r8, #31
 80089ce:	dd1f      	ble.n	8008a10 <_strtod_l+0x5b8>
 80089d0:	2500      	movs	r5, #0
 80089d2:	462e      	mov	r6, r5
 80089d4:	9507      	str	r5, [sp, #28]
 80089d6:	9505      	str	r5, [sp, #20]
 80089d8:	2322      	movs	r3, #34	; 0x22
 80089da:	f04f 0a00 	mov.w	sl, #0
 80089de:	f04f 0b00 	mov.w	fp, #0
 80089e2:	6023      	str	r3, [r4, #0]
 80089e4:	e786      	b.n	80088f4 <_strtod_l+0x49c>
 80089e6:	bf00      	nop
 80089e8:	0800c8b9 	.word	0x0800c8b9
 80089ec:	0800c8fc 	.word	0x0800c8fc
 80089f0:	0800c8b1 	.word	0x0800c8b1
 80089f4:	0800ca3c 	.word	0x0800ca3c
 80089f8:	0800cd50 	.word	0x0800cd50
 80089fc:	0800cc30 	.word	0x0800cc30
 8008a00:	0800cc08 	.word	0x0800cc08
 8008a04:	7ff00000 	.word	0x7ff00000
 8008a08:	7ca00000 	.word	0x7ca00000
 8008a0c:	7fefffff 	.word	0x7fefffff
 8008a10:	f018 0310 	ands.w	r3, r8, #16
 8008a14:	bf18      	it	ne
 8008a16:	236a      	movne	r3, #106	; 0x6a
 8008a18:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008dc8 <_strtod_l+0x970>
 8008a1c:	9304      	str	r3, [sp, #16]
 8008a1e:	4650      	mov	r0, sl
 8008a20:	4659      	mov	r1, fp
 8008a22:	2300      	movs	r3, #0
 8008a24:	f018 0f01 	tst.w	r8, #1
 8008a28:	d004      	beq.n	8008a34 <_strtod_l+0x5dc>
 8008a2a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008a2e:	f7f7 fdfb 	bl	8000628 <__aeabi_dmul>
 8008a32:	2301      	movs	r3, #1
 8008a34:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008a38:	f109 0908 	add.w	r9, r9, #8
 8008a3c:	d1f2      	bne.n	8008a24 <_strtod_l+0x5cc>
 8008a3e:	b10b      	cbz	r3, 8008a44 <_strtod_l+0x5ec>
 8008a40:	4682      	mov	sl, r0
 8008a42:	468b      	mov	fp, r1
 8008a44:	9b04      	ldr	r3, [sp, #16]
 8008a46:	b1c3      	cbz	r3, 8008a7a <_strtod_l+0x622>
 8008a48:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008a4c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	4659      	mov	r1, fp
 8008a54:	dd11      	ble.n	8008a7a <_strtod_l+0x622>
 8008a56:	2b1f      	cmp	r3, #31
 8008a58:	f340 8124 	ble.w	8008ca4 <_strtod_l+0x84c>
 8008a5c:	2b34      	cmp	r3, #52	; 0x34
 8008a5e:	bfde      	ittt	le
 8008a60:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008a64:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8008a68:	fa03 f202 	lslle.w	r2, r3, r2
 8008a6c:	f04f 0a00 	mov.w	sl, #0
 8008a70:	bfcc      	ite	gt
 8008a72:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008a76:	ea02 0b01 	andle.w	fp, r2, r1
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	4650      	mov	r0, sl
 8008a80:	4659      	mov	r1, fp
 8008a82:	f7f8 f839 	bl	8000af8 <__aeabi_dcmpeq>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	d1a2      	bne.n	80089d0 <_strtod_l+0x578>
 8008a8a:	9b07      	ldr	r3, [sp, #28]
 8008a8c:	9300      	str	r3, [sp, #0]
 8008a8e:	9908      	ldr	r1, [sp, #32]
 8008a90:	462b      	mov	r3, r5
 8008a92:	463a      	mov	r2, r7
 8008a94:	4620      	mov	r0, r4
 8008a96:	f001 ff17 	bl	800a8c8 <__s2b>
 8008a9a:	9007      	str	r0, [sp, #28]
 8008a9c:	2800      	cmp	r0, #0
 8008a9e:	f43f af1f 	beq.w	80088e0 <_strtod_l+0x488>
 8008aa2:	9b05      	ldr	r3, [sp, #20]
 8008aa4:	1b9e      	subs	r6, r3, r6
 8008aa6:	9b06      	ldr	r3, [sp, #24]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	bfb4      	ite	lt
 8008aac:	4633      	movlt	r3, r6
 8008aae:	2300      	movge	r3, #0
 8008ab0:	930c      	str	r3, [sp, #48]	; 0x30
 8008ab2:	9b06      	ldr	r3, [sp, #24]
 8008ab4:	2500      	movs	r5, #0
 8008ab6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008aba:	9312      	str	r3, [sp, #72]	; 0x48
 8008abc:	462e      	mov	r6, r5
 8008abe:	9b07      	ldr	r3, [sp, #28]
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	6859      	ldr	r1, [r3, #4]
 8008ac4:	f001 fe58 	bl	800a778 <_Balloc>
 8008ac8:	9005      	str	r0, [sp, #20]
 8008aca:	2800      	cmp	r0, #0
 8008acc:	f43f af0c 	beq.w	80088e8 <_strtod_l+0x490>
 8008ad0:	9b07      	ldr	r3, [sp, #28]
 8008ad2:	691a      	ldr	r2, [r3, #16]
 8008ad4:	3202      	adds	r2, #2
 8008ad6:	f103 010c 	add.w	r1, r3, #12
 8008ada:	0092      	lsls	r2, r2, #2
 8008adc:	300c      	adds	r0, #12
 8008ade:	f7fe fdcf 	bl	8007680 <memcpy>
 8008ae2:	ec4b ab10 	vmov	d0, sl, fp
 8008ae6:	aa1a      	add	r2, sp, #104	; 0x68
 8008ae8:	a919      	add	r1, sp, #100	; 0x64
 8008aea:	4620      	mov	r0, r4
 8008aec:	f002 fa32 	bl	800af54 <__d2b>
 8008af0:	ec4b ab18 	vmov	d8, sl, fp
 8008af4:	9018      	str	r0, [sp, #96]	; 0x60
 8008af6:	2800      	cmp	r0, #0
 8008af8:	f43f aef6 	beq.w	80088e8 <_strtod_l+0x490>
 8008afc:	2101      	movs	r1, #1
 8008afe:	4620      	mov	r0, r4
 8008b00:	f001 ff7c 	bl	800a9fc <__i2b>
 8008b04:	4606      	mov	r6, r0
 8008b06:	2800      	cmp	r0, #0
 8008b08:	f43f aeee 	beq.w	80088e8 <_strtod_l+0x490>
 8008b0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b0e:	9904      	ldr	r1, [sp, #16]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	bfab      	itete	ge
 8008b14:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008b16:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008b18:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008b1a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008b1e:	bfac      	ite	ge
 8008b20:	eb03 0902 	addge.w	r9, r3, r2
 8008b24:	1ad7      	sublt	r7, r2, r3
 8008b26:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008b28:	eba3 0801 	sub.w	r8, r3, r1
 8008b2c:	4490      	add	r8, r2
 8008b2e:	4ba1      	ldr	r3, [pc, #644]	; (8008db4 <_strtod_l+0x95c>)
 8008b30:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008b34:	4598      	cmp	r8, r3
 8008b36:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008b3a:	f280 80c7 	bge.w	8008ccc <_strtod_l+0x874>
 8008b3e:	eba3 0308 	sub.w	r3, r3, r8
 8008b42:	2b1f      	cmp	r3, #31
 8008b44:	eba2 0203 	sub.w	r2, r2, r3
 8008b48:	f04f 0101 	mov.w	r1, #1
 8008b4c:	f300 80b1 	bgt.w	8008cb2 <_strtod_l+0x85a>
 8008b50:	fa01 f303 	lsl.w	r3, r1, r3
 8008b54:	930d      	str	r3, [sp, #52]	; 0x34
 8008b56:	2300      	movs	r3, #0
 8008b58:	9308      	str	r3, [sp, #32]
 8008b5a:	eb09 0802 	add.w	r8, r9, r2
 8008b5e:	9b04      	ldr	r3, [sp, #16]
 8008b60:	45c1      	cmp	r9, r8
 8008b62:	4417      	add	r7, r2
 8008b64:	441f      	add	r7, r3
 8008b66:	464b      	mov	r3, r9
 8008b68:	bfa8      	it	ge
 8008b6a:	4643      	movge	r3, r8
 8008b6c:	42bb      	cmp	r3, r7
 8008b6e:	bfa8      	it	ge
 8008b70:	463b      	movge	r3, r7
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	bfc2      	ittt	gt
 8008b76:	eba8 0803 	subgt.w	r8, r8, r3
 8008b7a:	1aff      	subgt	r7, r7, r3
 8008b7c:	eba9 0903 	subgt.w	r9, r9, r3
 8008b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	dd17      	ble.n	8008bb6 <_strtod_l+0x75e>
 8008b86:	4631      	mov	r1, r6
 8008b88:	461a      	mov	r2, r3
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	f001 fff6 	bl	800ab7c <__pow5mult>
 8008b90:	4606      	mov	r6, r0
 8008b92:	2800      	cmp	r0, #0
 8008b94:	f43f aea8 	beq.w	80088e8 <_strtod_l+0x490>
 8008b98:	4601      	mov	r1, r0
 8008b9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	f001 ff43 	bl	800aa28 <__multiply>
 8008ba2:	900b      	str	r0, [sp, #44]	; 0x2c
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	f43f ae9f 	beq.w	80088e8 <_strtod_l+0x490>
 8008baa:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008bac:	4620      	mov	r0, r4
 8008bae:	f001 fe23 	bl	800a7f8 <_Bfree>
 8008bb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bb4:	9318      	str	r3, [sp, #96]	; 0x60
 8008bb6:	f1b8 0f00 	cmp.w	r8, #0
 8008bba:	f300 808c 	bgt.w	8008cd6 <_strtod_l+0x87e>
 8008bbe:	9b06      	ldr	r3, [sp, #24]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	dd08      	ble.n	8008bd6 <_strtod_l+0x77e>
 8008bc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008bc6:	9905      	ldr	r1, [sp, #20]
 8008bc8:	4620      	mov	r0, r4
 8008bca:	f001 ffd7 	bl	800ab7c <__pow5mult>
 8008bce:	9005      	str	r0, [sp, #20]
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f43f ae89 	beq.w	80088e8 <_strtod_l+0x490>
 8008bd6:	2f00      	cmp	r7, #0
 8008bd8:	dd08      	ble.n	8008bec <_strtod_l+0x794>
 8008bda:	9905      	ldr	r1, [sp, #20]
 8008bdc:	463a      	mov	r2, r7
 8008bde:	4620      	mov	r0, r4
 8008be0:	f002 f826 	bl	800ac30 <__lshift>
 8008be4:	9005      	str	r0, [sp, #20]
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f43f ae7e 	beq.w	80088e8 <_strtod_l+0x490>
 8008bec:	f1b9 0f00 	cmp.w	r9, #0
 8008bf0:	dd08      	ble.n	8008c04 <_strtod_l+0x7ac>
 8008bf2:	4631      	mov	r1, r6
 8008bf4:	464a      	mov	r2, r9
 8008bf6:	4620      	mov	r0, r4
 8008bf8:	f002 f81a 	bl	800ac30 <__lshift>
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	f43f ae72 	beq.w	80088e8 <_strtod_l+0x490>
 8008c04:	9a05      	ldr	r2, [sp, #20]
 8008c06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008c08:	4620      	mov	r0, r4
 8008c0a:	f002 f89d 	bl	800ad48 <__mdiff>
 8008c0e:	4605      	mov	r5, r0
 8008c10:	2800      	cmp	r0, #0
 8008c12:	f43f ae69 	beq.w	80088e8 <_strtod_l+0x490>
 8008c16:	68c3      	ldr	r3, [r0, #12]
 8008c18:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	60c3      	str	r3, [r0, #12]
 8008c1e:	4631      	mov	r1, r6
 8008c20:	f002 f876 	bl	800ad10 <__mcmp>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	da60      	bge.n	8008cea <_strtod_l+0x892>
 8008c28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c2a:	ea53 030a 	orrs.w	r3, r3, sl
 8008c2e:	f040 8082 	bne.w	8008d36 <_strtod_l+0x8de>
 8008c32:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d17d      	bne.n	8008d36 <_strtod_l+0x8de>
 8008c3a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c3e:	0d1b      	lsrs	r3, r3, #20
 8008c40:	051b      	lsls	r3, r3, #20
 8008c42:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008c46:	d976      	bls.n	8008d36 <_strtod_l+0x8de>
 8008c48:	696b      	ldr	r3, [r5, #20]
 8008c4a:	b913      	cbnz	r3, 8008c52 <_strtod_l+0x7fa>
 8008c4c:	692b      	ldr	r3, [r5, #16]
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	dd71      	ble.n	8008d36 <_strtod_l+0x8de>
 8008c52:	4629      	mov	r1, r5
 8008c54:	2201      	movs	r2, #1
 8008c56:	4620      	mov	r0, r4
 8008c58:	f001 ffea 	bl	800ac30 <__lshift>
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	4605      	mov	r5, r0
 8008c60:	f002 f856 	bl	800ad10 <__mcmp>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	dd66      	ble.n	8008d36 <_strtod_l+0x8de>
 8008c68:	9904      	ldr	r1, [sp, #16]
 8008c6a:	4a53      	ldr	r2, [pc, #332]	; (8008db8 <_strtod_l+0x960>)
 8008c6c:	465b      	mov	r3, fp
 8008c6e:	2900      	cmp	r1, #0
 8008c70:	f000 8081 	beq.w	8008d76 <_strtod_l+0x91e>
 8008c74:	ea02 010b 	and.w	r1, r2, fp
 8008c78:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008c7c:	dc7b      	bgt.n	8008d76 <_strtod_l+0x91e>
 8008c7e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008c82:	f77f aea9 	ble.w	80089d8 <_strtod_l+0x580>
 8008c86:	4b4d      	ldr	r3, [pc, #308]	; (8008dbc <_strtod_l+0x964>)
 8008c88:	4650      	mov	r0, sl
 8008c8a:	4659      	mov	r1, fp
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f7f7 fccb 	bl	8000628 <__aeabi_dmul>
 8008c92:	460b      	mov	r3, r1
 8008c94:	4303      	orrs	r3, r0
 8008c96:	bf08      	it	eq
 8008c98:	2322      	moveq	r3, #34	; 0x22
 8008c9a:	4682      	mov	sl, r0
 8008c9c:	468b      	mov	fp, r1
 8008c9e:	bf08      	it	eq
 8008ca0:	6023      	streq	r3, [r4, #0]
 8008ca2:	e62b      	b.n	80088fc <_strtod_l+0x4a4>
 8008ca4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cac:	ea03 0a0a 	and.w	sl, r3, sl
 8008cb0:	e6e3      	b.n	8008a7a <_strtod_l+0x622>
 8008cb2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008cb6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008cba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008cbe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008cc2:	fa01 f308 	lsl.w	r3, r1, r8
 8008cc6:	9308      	str	r3, [sp, #32]
 8008cc8:	910d      	str	r1, [sp, #52]	; 0x34
 8008cca:	e746      	b.n	8008b5a <_strtod_l+0x702>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	9308      	str	r3, [sp, #32]
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	930d      	str	r3, [sp, #52]	; 0x34
 8008cd4:	e741      	b.n	8008b5a <_strtod_l+0x702>
 8008cd6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008cd8:	4642      	mov	r2, r8
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f001 ffa8 	bl	800ac30 <__lshift>
 8008ce0:	9018      	str	r0, [sp, #96]	; 0x60
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	f47f af6b 	bne.w	8008bbe <_strtod_l+0x766>
 8008ce8:	e5fe      	b.n	80088e8 <_strtod_l+0x490>
 8008cea:	465f      	mov	r7, fp
 8008cec:	d16e      	bne.n	8008dcc <_strtod_l+0x974>
 8008cee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008cf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008cf4:	b342      	cbz	r2, 8008d48 <_strtod_l+0x8f0>
 8008cf6:	4a32      	ldr	r2, [pc, #200]	; (8008dc0 <_strtod_l+0x968>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d128      	bne.n	8008d4e <_strtod_l+0x8f6>
 8008cfc:	9b04      	ldr	r3, [sp, #16]
 8008cfe:	4651      	mov	r1, sl
 8008d00:	b1eb      	cbz	r3, 8008d3e <_strtod_l+0x8e6>
 8008d02:	4b2d      	ldr	r3, [pc, #180]	; (8008db8 <_strtod_l+0x960>)
 8008d04:	403b      	ands	r3, r7
 8008d06:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008d0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d0e:	d819      	bhi.n	8008d44 <_strtod_l+0x8ec>
 8008d10:	0d1b      	lsrs	r3, r3, #20
 8008d12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008d16:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1a:	4299      	cmp	r1, r3
 8008d1c:	d117      	bne.n	8008d4e <_strtod_l+0x8f6>
 8008d1e:	4b29      	ldr	r3, [pc, #164]	; (8008dc4 <_strtod_l+0x96c>)
 8008d20:	429f      	cmp	r7, r3
 8008d22:	d102      	bne.n	8008d2a <_strtod_l+0x8d2>
 8008d24:	3101      	adds	r1, #1
 8008d26:	f43f addf 	beq.w	80088e8 <_strtod_l+0x490>
 8008d2a:	4b23      	ldr	r3, [pc, #140]	; (8008db8 <_strtod_l+0x960>)
 8008d2c:	403b      	ands	r3, r7
 8008d2e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008d32:	f04f 0a00 	mov.w	sl, #0
 8008d36:	9b04      	ldr	r3, [sp, #16]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d1a4      	bne.n	8008c86 <_strtod_l+0x82e>
 8008d3c:	e5de      	b.n	80088fc <_strtod_l+0x4a4>
 8008d3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d42:	e7ea      	b.n	8008d1a <_strtod_l+0x8c2>
 8008d44:	4613      	mov	r3, r2
 8008d46:	e7e8      	b.n	8008d1a <_strtod_l+0x8c2>
 8008d48:	ea53 030a 	orrs.w	r3, r3, sl
 8008d4c:	d08c      	beq.n	8008c68 <_strtod_l+0x810>
 8008d4e:	9b08      	ldr	r3, [sp, #32]
 8008d50:	b1db      	cbz	r3, 8008d8a <_strtod_l+0x932>
 8008d52:	423b      	tst	r3, r7
 8008d54:	d0ef      	beq.n	8008d36 <_strtod_l+0x8de>
 8008d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d58:	9a04      	ldr	r2, [sp, #16]
 8008d5a:	4650      	mov	r0, sl
 8008d5c:	4659      	mov	r1, fp
 8008d5e:	b1c3      	cbz	r3, 8008d92 <_strtod_l+0x93a>
 8008d60:	f7ff fb5c 	bl	800841c <sulp>
 8008d64:	4602      	mov	r2, r0
 8008d66:	460b      	mov	r3, r1
 8008d68:	ec51 0b18 	vmov	r0, r1, d8
 8008d6c:	f7f7 faa6 	bl	80002bc <__adddf3>
 8008d70:	4682      	mov	sl, r0
 8008d72:	468b      	mov	fp, r1
 8008d74:	e7df      	b.n	8008d36 <_strtod_l+0x8de>
 8008d76:	4013      	ands	r3, r2
 8008d78:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008d7c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008d80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008d84:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008d88:	e7d5      	b.n	8008d36 <_strtod_l+0x8de>
 8008d8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d8c:	ea13 0f0a 	tst.w	r3, sl
 8008d90:	e7e0      	b.n	8008d54 <_strtod_l+0x8fc>
 8008d92:	f7ff fb43 	bl	800841c <sulp>
 8008d96:	4602      	mov	r2, r0
 8008d98:	460b      	mov	r3, r1
 8008d9a:	ec51 0b18 	vmov	r0, r1, d8
 8008d9e:	f7f7 fa8b 	bl	80002b8 <__aeabi_dsub>
 8008da2:	2200      	movs	r2, #0
 8008da4:	2300      	movs	r3, #0
 8008da6:	4682      	mov	sl, r0
 8008da8:	468b      	mov	fp, r1
 8008daa:	f7f7 fea5 	bl	8000af8 <__aeabi_dcmpeq>
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d0c1      	beq.n	8008d36 <_strtod_l+0x8de>
 8008db2:	e611      	b.n	80089d8 <_strtod_l+0x580>
 8008db4:	fffffc02 	.word	0xfffffc02
 8008db8:	7ff00000 	.word	0x7ff00000
 8008dbc:	39500000 	.word	0x39500000
 8008dc0:	000fffff 	.word	0x000fffff
 8008dc4:	7fefffff 	.word	0x7fefffff
 8008dc8:	0800c910 	.word	0x0800c910
 8008dcc:	4631      	mov	r1, r6
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f002 f91c 	bl	800b00c <__ratio>
 8008dd4:	ec59 8b10 	vmov	r8, r9, d0
 8008dd8:	ee10 0a10 	vmov	r0, s0
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008de2:	4649      	mov	r1, r9
 8008de4:	f7f7 fe9c 	bl	8000b20 <__aeabi_dcmple>
 8008de8:	2800      	cmp	r0, #0
 8008dea:	d07a      	beq.n	8008ee2 <_strtod_l+0xa8a>
 8008dec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d04a      	beq.n	8008e88 <_strtod_l+0xa30>
 8008df2:	4b95      	ldr	r3, [pc, #596]	; (8009048 <_strtod_l+0xbf0>)
 8008df4:	2200      	movs	r2, #0
 8008df6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008dfa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009048 <_strtod_l+0xbf0>
 8008dfe:	f04f 0800 	mov.w	r8, #0
 8008e02:	4b92      	ldr	r3, [pc, #584]	; (800904c <_strtod_l+0xbf4>)
 8008e04:	403b      	ands	r3, r7
 8008e06:	930d      	str	r3, [sp, #52]	; 0x34
 8008e08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e0a:	4b91      	ldr	r3, [pc, #580]	; (8009050 <_strtod_l+0xbf8>)
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	f040 80b0 	bne.w	8008f72 <_strtod_l+0xb1a>
 8008e12:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e16:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008e1a:	ec4b ab10 	vmov	d0, sl, fp
 8008e1e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008e22:	f002 f81b 	bl	800ae5c <__ulp>
 8008e26:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e2a:	ec53 2b10 	vmov	r2, r3, d0
 8008e2e:	f7f7 fbfb 	bl	8000628 <__aeabi_dmul>
 8008e32:	4652      	mov	r2, sl
 8008e34:	465b      	mov	r3, fp
 8008e36:	f7f7 fa41 	bl	80002bc <__adddf3>
 8008e3a:	460b      	mov	r3, r1
 8008e3c:	4983      	ldr	r1, [pc, #524]	; (800904c <_strtod_l+0xbf4>)
 8008e3e:	4a85      	ldr	r2, [pc, #532]	; (8009054 <_strtod_l+0xbfc>)
 8008e40:	4019      	ands	r1, r3
 8008e42:	4291      	cmp	r1, r2
 8008e44:	4682      	mov	sl, r0
 8008e46:	d960      	bls.n	8008f0a <_strtod_l+0xab2>
 8008e48:	ee18 3a90 	vmov	r3, s17
 8008e4c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d104      	bne.n	8008e5e <_strtod_l+0xa06>
 8008e54:	ee18 3a10 	vmov	r3, s16
 8008e58:	3301      	adds	r3, #1
 8008e5a:	f43f ad45 	beq.w	80088e8 <_strtod_l+0x490>
 8008e5e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009060 <_strtod_l+0xc08>
 8008e62:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008e66:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008e68:	4620      	mov	r0, r4
 8008e6a:	f001 fcc5 	bl	800a7f8 <_Bfree>
 8008e6e:	9905      	ldr	r1, [sp, #20]
 8008e70:	4620      	mov	r0, r4
 8008e72:	f001 fcc1 	bl	800a7f8 <_Bfree>
 8008e76:	4631      	mov	r1, r6
 8008e78:	4620      	mov	r0, r4
 8008e7a:	f001 fcbd 	bl	800a7f8 <_Bfree>
 8008e7e:	4629      	mov	r1, r5
 8008e80:	4620      	mov	r0, r4
 8008e82:	f001 fcb9 	bl	800a7f8 <_Bfree>
 8008e86:	e61a      	b.n	8008abe <_strtod_l+0x666>
 8008e88:	f1ba 0f00 	cmp.w	sl, #0
 8008e8c:	d11b      	bne.n	8008ec6 <_strtod_l+0xa6e>
 8008e8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e92:	b9f3      	cbnz	r3, 8008ed2 <_strtod_l+0xa7a>
 8008e94:	4b6c      	ldr	r3, [pc, #432]	; (8009048 <_strtod_l+0xbf0>)
 8008e96:	2200      	movs	r2, #0
 8008e98:	4640      	mov	r0, r8
 8008e9a:	4649      	mov	r1, r9
 8008e9c:	f7f7 fe36 	bl	8000b0c <__aeabi_dcmplt>
 8008ea0:	b9d0      	cbnz	r0, 8008ed8 <_strtod_l+0xa80>
 8008ea2:	4640      	mov	r0, r8
 8008ea4:	4649      	mov	r1, r9
 8008ea6:	4b6c      	ldr	r3, [pc, #432]	; (8009058 <_strtod_l+0xc00>)
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f7f7 fbbd 	bl	8000628 <__aeabi_dmul>
 8008eae:	4680      	mov	r8, r0
 8008eb0:	4689      	mov	r9, r1
 8008eb2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008eb6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008eba:	9315      	str	r3, [sp, #84]	; 0x54
 8008ebc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008ec0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ec4:	e79d      	b.n	8008e02 <_strtod_l+0x9aa>
 8008ec6:	f1ba 0f01 	cmp.w	sl, #1
 8008eca:	d102      	bne.n	8008ed2 <_strtod_l+0xa7a>
 8008ecc:	2f00      	cmp	r7, #0
 8008ece:	f43f ad83 	beq.w	80089d8 <_strtod_l+0x580>
 8008ed2:	4b62      	ldr	r3, [pc, #392]	; (800905c <_strtod_l+0xc04>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	e78e      	b.n	8008df6 <_strtod_l+0x99e>
 8008ed8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009058 <_strtod_l+0xc00>
 8008edc:	f04f 0800 	mov.w	r8, #0
 8008ee0:	e7e7      	b.n	8008eb2 <_strtod_l+0xa5a>
 8008ee2:	4b5d      	ldr	r3, [pc, #372]	; (8009058 <_strtod_l+0xc00>)
 8008ee4:	4640      	mov	r0, r8
 8008ee6:	4649      	mov	r1, r9
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f7f7 fb9d 	bl	8000628 <__aeabi_dmul>
 8008eee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ef0:	4680      	mov	r8, r0
 8008ef2:	4689      	mov	r9, r1
 8008ef4:	b933      	cbnz	r3, 8008f04 <_strtod_l+0xaac>
 8008ef6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008efa:	900e      	str	r0, [sp, #56]	; 0x38
 8008efc:	930f      	str	r3, [sp, #60]	; 0x3c
 8008efe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008f02:	e7dd      	b.n	8008ec0 <_strtod_l+0xa68>
 8008f04:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008f08:	e7f9      	b.n	8008efe <_strtod_l+0xaa6>
 8008f0a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008f0e:	9b04      	ldr	r3, [sp, #16]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d1a8      	bne.n	8008e66 <_strtod_l+0xa0e>
 8008f14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008f18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f1a:	0d1b      	lsrs	r3, r3, #20
 8008f1c:	051b      	lsls	r3, r3, #20
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d1a1      	bne.n	8008e66 <_strtod_l+0xa0e>
 8008f22:	4640      	mov	r0, r8
 8008f24:	4649      	mov	r1, r9
 8008f26:	f7f7 fedf 	bl	8000ce8 <__aeabi_d2lz>
 8008f2a:	f7f7 fb4f 	bl	80005cc <__aeabi_l2d>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	460b      	mov	r3, r1
 8008f32:	4640      	mov	r0, r8
 8008f34:	4649      	mov	r1, r9
 8008f36:	f7f7 f9bf 	bl	80002b8 <__aeabi_dsub>
 8008f3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f40:	ea43 030a 	orr.w	r3, r3, sl
 8008f44:	4313      	orrs	r3, r2
 8008f46:	4680      	mov	r8, r0
 8008f48:	4689      	mov	r9, r1
 8008f4a:	d055      	beq.n	8008ff8 <_strtod_l+0xba0>
 8008f4c:	a336      	add	r3, pc, #216	; (adr r3, 8009028 <_strtod_l+0xbd0>)
 8008f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f52:	f7f7 fddb 	bl	8000b0c <__aeabi_dcmplt>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f47f acd0 	bne.w	80088fc <_strtod_l+0x4a4>
 8008f5c:	a334      	add	r3, pc, #208	; (adr r3, 8009030 <_strtod_l+0xbd8>)
 8008f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f62:	4640      	mov	r0, r8
 8008f64:	4649      	mov	r1, r9
 8008f66:	f7f7 fdef 	bl	8000b48 <__aeabi_dcmpgt>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	f43f af7b 	beq.w	8008e66 <_strtod_l+0xa0e>
 8008f70:	e4c4      	b.n	80088fc <_strtod_l+0x4a4>
 8008f72:	9b04      	ldr	r3, [sp, #16]
 8008f74:	b333      	cbz	r3, 8008fc4 <_strtod_l+0xb6c>
 8008f76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f78:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008f7c:	d822      	bhi.n	8008fc4 <_strtod_l+0xb6c>
 8008f7e:	a32e      	add	r3, pc, #184	; (adr r3, 8009038 <_strtod_l+0xbe0>)
 8008f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f84:	4640      	mov	r0, r8
 8008f86:	4649      	mov	r1, r9
 8008f88:	f7f7 fdca 	bl	8000b20 <__aeabi_dcmple>
 8008f8c:	b1a0      	cbz	r0, 8008fb8 <_strtod_l+0xb60>
 8008f8e:	4649      	mov	r1, r9
 8008f90:	4640      	mov	r0, r8
 8008f92:	f7f7 fe21 	bl	8000bd8 <__aeabi_d2uiz>
 8008f96:	2801      	cmp	r0, #1
 8008f98:	bf38      	it	cc
 8008f9a:	2001      	movcc	r0, #1
 8008f9c:	f7f7 faca 	bl	8000534 <__aeabi_ui2d>
 8008fa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fa2:	4680      	mov	r8, r0
 8008fa4:	4689      	mov	r9, r1
 8008fa6:	bb23      	cbnz	r3, 8008ff2 <_strtod_l+0xb9a>
 8008fa8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008fac:	9010      	str	r0, [sp, #64]	; 0x40
 8008fae:	9311      	str	r3, [sp, #68]	; 0x44
 8008fb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fb4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008fbc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008fc0:	1a9b      	subs	r3, r3, r2
 8008fc2:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008fc8:	eeb0 0a48 	vmov.f32	s0, s16
 8008fcc:	eef0 0a68 	vmov.f32	s1, s17
 8008fd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008fd4:	f001 ff42 	bl	800ae5c <__ulp>
 8008fd8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008fdc:	ec53 2b10 	vmov	r2, r3, d0
 8008fe0:	f7f7 fb22 	bl	8000628 <__aeabi_dmul>
 8008fe4:	ec53 2b18 	vmov	r2, r3, d8
 8008fe8:	f7f7 f968 	bl	80002bc <__adddf3>
 8008fec:	4682      	mov	sl, r0
 8008fee:	468b      	mov	fp, r1
 8008ff0:	e78d      	b.n	8008f0e <_strtod_l+0xab6>
 8008ff2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008ff6:	e7db      	b.n	8008fb0 <_strtod_l+0xb58>
 8008ff8:	a311      	add	r3, pc, #68	; (adr r3, 8009040 <_strtod_l+0xbe8>)
 8008ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffe:	f7f7 fd85 	bl	8000b0c <__aeabi_dcmplt>
 8009002:	e7b2      	b.n	8008f6a <_strtod_l+0xb12>
 8009004:	2300      	movs	r3, #0
 8009006:	930a      	str	r3, [sp, #40]	; 0x28
 8009008:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800900a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800900c:	6013      	str	r3, [r2, #0]
 800900e:	f7ff ba6b 	b.w	80084e8 <_strtod_l+0x90>
 8009012:	2a65      	cmp	r2, #101	; 0x65
 8009014:	f43f ab5f 	beq.w	80086d6 <_strtod_l+0x27e>
 8009018:	2a45      	cmp	r2, #69	; 0x45
 800901a:	f43f ab5c 	beq.w	80086d6 <_strtod_l+0x27e>
 800901e:	2301      	movs	r3, #1
 8009020:	f7ff bb94 	b.w	800874c <_strtod_l+0x2f4>
 8009024:	f3af 8000 	nop.w
 8009028:	94a03595 	.word	0x94a03595
 800902c:	3fdfffff 	.word	0x3fdfffff
 8009030:	35afe535 	.word	0x35afe535
 8009034:	3fe00000 	.word	0x3fe00000
 8009038:	ffc00000 	.word	0xffc00000
 800903c:	41dfffff 	.word	0x41dfffff
 8009040:	94a03595 	.word	0x94a03595
 8009044:	3fcfffff 	.word	0x3fcfffff
 8009048:	3ff00000 	.word	0x3ff00000
 800904c:	7ff00000 	.word	0x7ff00000
 8009050:	7fe00000 	.word	0x7fe00000
 8009054:	7c9fffff 	.word	0x7c9fffff
 8009058:	3fe00000 	.word	0x3fe00000
 800905c:	bff00000 	.word	0xbff00000
 8009060:	7fefffff 	.word	0x7fefffff

08009064 <_strtod_r>:
 8009064:	4b01      	ldr	r3, [pc, #4]	; (800906c <_strtod_r+0x8>)
 8009066:	f7ff b9f7 	b.w	8008458 <_strtod_l>
 800906a:	bf00      	nop
 800906c:	20000078 	.word	0x20000078

08009070 <_strtol_l.constprop.0>:
 8009070:	2b01      	cmp	r3, #1
 8009072:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009076:	d001      	beq.n	800907c <_strtol_l.constprop.0+0xc>
 8009078:	2b24      	cmp	r3, #36	; 0x24
 800907a:	d906      	bls.n	800908a <_strtol_l.constprop.0+0x1a>
 800907c:	f7fe fad6 	bl	800762c <__errno>
 8009080:	2316      	movs	r3, #22
 8009082:	6003      	str	r3, [r0, #0]
 8009084:	2000      	movs	r0, #0
 8009086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009170 <_strtol_l.constprop.0+0x100>
 800908e:	460d      	mov	r5, r1
 8009090:	462e      	mov	r6, r5
 8009092:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009096:	f814 700c 	ldrb.w	r7, [r4, ip]
 800909a:	f017 0708 	ands.w	r7, r7, #8
 800909e:	d1f7      	bne.n	8009090 <_strtol_l.constprop.0+0x20>
 80090a0:	2c2d      	cmp	r4, #45	; 0x2d
 80090a2:	d132      	bne.n	800910a <_strtol_l.constprop.0+0x9a>
 80090a4:	782c      	ldrb	r4, [r5, #0]
 80090a6:	2701      	movs	r7, #1
 80090a8:	1cb5      	adds	r5, r6, #2
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d05b      	beq.n	8009166 <_strtol_l.constprop.0+0xf6>
 80090ae:	2b10      	cmp	r3, #16
 80090b0:	d109      	bne.n	80090c6 <_strtol_l.constprop.0+0x56>
 80090b2:	2c30      	cmp	r4, #48	; 0x30
 80090b4:	d107      	bne.n	80090c6 <_strtol_l.constprop.0+0x56>
 80090b6:	782c      	ldrb	r4, [r5, #0]
 80090b8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80090bc:	2c58      	cmp	r4, #88	; 0x58
 80090be:	d14d      	bne.n	800915c <_strtol_l.constprop.0+0xec>
 80090c0:	786c      	ldrb	r4, [r5, #1]
 80090c2:	2310      	movs	r3, #16
 80090c4:	3502      	adds	r5, #2
 80090c6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80090ca:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80090ce:	f04f 0c00 	mov.w	ip, #0
 80090d2:	fbb8 f9f3 	udiv	r9, r8, r3
 80090d6:	4666      	mov	r6, ip
 80090d8:	fb03 8a19 	mls	sl, r3, r9, r8
 80090dc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80090e0:	f1be 0f09 	cmp.w	lr, #9
 80090e4:	d816      	bhi.n	8009114 <_strtol_l.constprop.0+0xa4>
 80090e6:	4674      	mov	r4, lr
 80090e8:	42a3      	cmp	r3, r4
 80090ea:	dd24      	ble.n	8009136 <_strtol_l.constprop.0+0xc6>
 80090ec:	f1bc 0f00 	cmp.w	ip, #0
 80090f0:	db1e      	blt.n	8009130 <_strtol_l.constprop.0+0xc0>
 80090f2:	45b1      	cmp	r9, r6
 80090f4:	d31c      	bcc.n	8009130 <_strtol_l.constprop.0+0xc0>
 80090f6:	d101      	bne.n	80090fc <_strtol_l.constprop.0+0x8c>
 80090f8:	45a2      	cmp	sl, r4
 80090fa:	db19      	blt.n	8009130 <_strtol_l.constprop.0+0xc0>
 80090fc:	fb06 4603 	mla	r6, r6, r3, r4
 8009100:	f04f 0c01 	mov.w	ip, #1
 8009104:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009108:	e7e8      	b.n	80090dc <_strtol_l.constprop.0+0x6c>
 800910a:	2c2b      	cmp	r4, #43	; 0x2b
 800910c:	bf04      	itt	eq
 800910e:	782c      	ldrbeq	r4, [r5, #0]
 8009110:	1cb5      	addeq	r5, r6, #2
 8009112:	e7ca      	b.n	80090aa <_strtol_l.constprop.0+0x3a>
 8009114:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009118:	f1be 0f19 	cmp.w	lr, #25
 800911c:	d801      	bhi.n	8009122 <_strtol_l.constprop.0+0xb2>
 800911e:	3c37      	subs	r4, #55	; 0x37
 8009120:	e7e2      	b.n	80090e8 <_strtol_l.constprop.0+0x78>
 8009122:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009126:	f1be 0f19 	cmp.w	lr, #25
 800912a:	d804      	bhi.n	8009136 <_strtol_l.constprop.0+0xc6>
 800912c:	3c57      	subs	r4, #87	; 0x57
 800912e:	e7db      	b.n	80090e8 <_strtol_l.constprop.0+0x78>
 8009130:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8009134:	e7e6      	b.n	8009104 <_strtol_l.constprop.0+0x94>
 8009136:	f1bc 0f00 	cmp.w	ip, #0
 800913a:	da05      	bge.n	8009148 <_strtol_l.constprop.0+0xd8>
 800913c:	2322      	movs	r3, #34	; 0x22
 800913e:	6003      	str	r3, [r0, #0]
 8009140:	4646      	mov	r6, r8
 8009142:	b942      	cbnz	r2, 8009156 <_strtol_l.constprop.0+0xe6>
 8009144:	4630      	mov	r0, r6
 8009146:	e79e      	b.n	8009086 <_strtol_l.constprop.0+0x16>
 8009148:	b107      	cbz	r7, 800914c <_strtol_l.constprop.0+0xdc>
 800914a:	4276      	negs	r6, r6
 800914c:	2a00      	cmp	r2, #0
 800914e:	d0f9      	beq.n	8009144 <_strtol_l.constprop.0+0xd4>
 8009150:	f1bc 0f00 	cmp.w	ip, #0
 8009154:	d000      	beq.n	8009158 <_strtol_l.constprop.0+0xe8>
 8009156:	1e69      	subs	r1, r5, #1
 8009158:	6011      	str	r1, [r2, #0]
 800915a:	e7f3      	b.n	8009144 <_strtol_l.constprop.0+0xd4>
 800915c:	2430      	movs	r4, #48	; 0x30
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1b1      	bne.n	80090c6 <_strtol_l.constprop.0+0x56>
 8009162:	2308      	movs	r3, #8
 8009164:	e7af      	b.n	80090c6 <_strtol_l.constprop.0+0x56>
 8009166:	2c30      	cmp	r4, #48	; 0x30
 8009168:	d0a5      	beq.n	80090b6 <_strtol_l.constprop.0+0x46>
 800916a:	230a      	movs	r3, #10
 800916c:	e7ab      	b.n	80090c6 <_strtol_l.constprop.0+0x56>
 800916e:	bf00      	nop
 8009170:	0800c939 	.word	0x0800c939

08009174 <_strtol_r>:
 8009174:	f7ff bf7c 	b.w	8009070 <_strtol_l.constprop.0>

08009178 <quorem>:
 8009178:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800917c:	6903      	ldr	r3, [r0, #16]
 800917e:	690c      	ldr	r4, [r1, #16]
 8009180:	42a3      	cmp	r3, r4
 8009182:	4607      	mov	r7, r0
 8009184:	f2c0 8081 	blt.w	800928a <quorem+0x112>
 8009188:	3c01      	subs	r4, #1
 800918a:	f101 0814 	add.w	r8, r1, #20
 800918e:	f100 0514 	add.w	r5, r0, #20
 8009192:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009196:	9301      	str	r3, [sp, #4]
 8009198:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800919c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091a0:	3301      	adds	r3, #1
 80091a2:	429a      	cmp	r2, r3
 80091a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80091a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80091ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80091b0:	d331      	bcc.n	8009216 <quorem+0x9e>
 80091b2:	f04f 0e00 	mov.w	lr, #0
 80091b6:	4640      	mov	r0, r8
 80091b8:	46ac      	mov	ip, r5
 80091ba:	46f2      	mov	sl, lr
 80091bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80091c0:	b293      	uxth	r3, r2
 80091c2:	fb06 e303 	mla	r3, r6, r3, lr
 80091c6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	ebaa 0303 	sub.w	r3, sl, r3
 80091d0:	f8dc a000 	ldr.w	sl, [ip]
 80091d4:	0c12      	lsrs	r2, r2, #16
 80091d6:	fa13 f38a 	uxtah	r3, r3, sl
 80091da:	fb06 e202 	mla	r2, r6, r2, lr
 80091de:	9300      	str	r3, [sp, #0]
 80091e0:	9b00      	ldr	r3, [sp, #0]
 80091e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80091e6:	b292      	uxth	r2, r2
 80091e8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80091ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091f0:	f8bd 3000 	ldrh.w	r3, [sp]
 80091f4:	4581      	cmp	r9, r0
 80091f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091fa:	f84c 3b04 	str.w	r3, [ip], #4
 80091fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009202:	d2db      	bcs.n	80091bc <quorem+0x44>
 8009204:	f855 300b 	ldr.w	r3, [r5, fp]
 8009208:	b92b      	cbnz	r3, 8009216 <quorem+0x9e>
 800920a:	9b01      	ldr	r3, [sp, #4]
 800920c:	3b04      	subs	r3, #4
 800920e:	429d      	cmp	r5, r3
 8009210:	461a      	mov	r2, r3
 8009212:	d32e      	bcc.n	8009272 <quorem+0xfa>
 8009214:	613c      	str	r4, [r7, #16]
 8009216:	4638      	mov	r0, r7
 8009218:	f001 fd7a 	bl	800ad10 <__mcmp>
 800921c:	2800      	cmp	r0, #0
 800921e:	db24      	blt.n	800926a <quorem+0xf2>
 8009220:	3601      	adds	r6, #1
 8009222:	4628      	mov	r0, r5
 8009224:	f04f 0c00 	mov.w	ip, #0
 8009228:	f858 2b04 	ldr.w	r2, [r8], #4
 800922c:	f8d0 e000 	ldr.w	lr, [r0]
 8009230:	b293      	uxth	r3, r2
 8009232:	ebac 0303 	sub.w	r3, ip, r3
 8009236:	0c12      	lsrs	r2, r2, #16
 8009238:	fa13 f38e 	uxtah	r3, r3, lr
 800923c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009240:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009244:	b29b      	uxth	r3, r3
 8009246:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800924a:	45c1      	cmp	r9, r8
 800924c:	f840 3b04 	str.w	r3, [r0], #4
 8009250:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009254:	d2e8      	bcs.n	8009228 <quorem+0xb0>
 8009256:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800925a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800925e:	b922      	cbnz	r2, 800926a <quorem+0xf2>
 8009260:	3b04      	subs	r3, #4
 8009262:	429d      	cmp	r5, r3
 8009264:	461a      	mov	r2, r3
 8009266:	d30a      	bcc.n	800927e <quorem+0x106>
 8009268:	613c      	str	r4, [r7, #16]
 800926a:	4630      	mov	r0, r6
 800926c:	b003      	add	sp, #12
 800926e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009272:	6812      	ldr	r2, [r2, #0]
 8009274:	3b04      	subs	r3, #4
 8009276:	2a00      	cmp	r2, #0
 8009278:	d1cc      	bne.n	8009214 <quorem+0x9c>
 800927a:	3c01      	subs	r4, #1
 800927c:	e7c7      	b.n	800920e <quorem+0x96>
 800927e:	6812      	ldr	r2, [r2, #0]
 8009280:	3b04      	subs	r3, #4
 8009282:	2a00      	cmp	r2, #0
 8009284:	d1f0      	bne.n	8009268 <quorem+0xf0>
 8009286:	3c01      	subs	r4, #1
 8009288:	e7eb      	b.n	8009262 <quorem+0xea>
 800928a:	2000      	movs	r0, #0
 800928c:	e7ee      	b.n	800926c <quorem+0xf4>
	...

08009290 <_dtoa_r>:
 8009290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009294:	ed2d 8b04 	vpush	{d8-d9}
 8009298:	ec57 6b10 	vmov	r6, r7, d0
 800929c:	b093      	sub	sp, #76	; 0x4c
 800929e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80092a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80092a4:	9106      	str	r1, [sp, #24]
 80092a6:	ee10 aa10 	vmov	sl, s0
 80092aa:	4604      	mov	r4, r0
 80092ac:	9209      	str	r2, [sp, #36]	; 0x24
 80092ae:	930c      	str	r3, [sp, #48]	; 0x30
 80092b0:	46bb      	mov	fp, r7
 80092b2:	b975      	cbnz	r5, 80092d2 <_dtoa_r+0x42>
 80092b4:	2010      	movs	r0, #16
 80092b6:	f001 fa45 	bl	800a744 <malloc>
 80092ba:	4602      	mov	r2, r0
 80092bc:	6260      	str	r0, [r4, #36]	; 0x24
 80092be:	b920      	cbnz	r0, 80092ca <_dtoa_r+0x3a>
 80092c0:	4ba7      	ldr	r3, [pc, #668]	; (8009560 <_dtoa_r+0x2d0>)
 80092c2:	21ea      	movs	r1, #234	; 0xea
 80092c4:	48a7      	ldr	r0, [pc, #668]	; (8009564 <_dtoa_r+0x2d4>)
 80092c6:	f002 fc17 	bl	800baf8 <__assert_func>
 80092ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80092ce:	6005      	str	r5, [r0, #0]
 80092d0:	60c5      	str	r5, [r0, #12]
 80092d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092d4:	6819      	ldr	r1, [r3, #0]
 80092d6:	b151      	cbz	r1, 80092ee <_dtoa_r+0x5e>
 80092d8:	685a      	ldr	r2, [r3, #4]
 80092da:	604a      	str	r2, [r1, #4]
 80092dc:	2301      	movs	r3, #1
 80092de:	4093      	lsls	r3, r2
 80092e0:	608b      	str	r3, [r1, #8]
 80092e2:	4620      	mov	r0, r4
 80092e4:	f001 fa88 	bl	800a7f8 <_Bfree>
 80092e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092ea:	2200      	movs	r2, #0
 80092ec:	601a      	str	r2, [r3, #0]
 80092ee:	1e3b      	subs	r3, r7, #0
 80092f0:	bfaa      	itet	ge
 80092f2:	2300      	movge	r3, #0
 80092f4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80092f8:	f8c8 3000 	strge.w	r3, [r8]
 80092fc:	4b9a      	ldr	r3, [pc, #616]	; (8009568 <_dtoa_r+0x2d8>)
 80092fe:	bfbc      	itt	lt
 8009300:	2201      	movlt	r2, #1
 8009302:	f8c8 2000 	strlt.w	r2, [r8]
 8009306:	ea33 030b 	bics.w	r3, r3, fp
 800930a:	d11b      	bne.n	8009344 <_dtoa_r+0xb4>
 800930c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800930e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009312:	6013      	str	r3, [r2, #0]
 8009314:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009318:	4333      	orrs	r3, r6
 800931a:	f000 8592 	beq.w	8009e42 <_dtoa_r+0xbb2>
 800931e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009320:	b963      	cbnz	r3, 800933c <_dtoa_r+0xac>
 8009322:	4b92      	ldr	r3, [pc, #584]	; (800956c <_dtoa_r+0x2dc>)
 8009324:	e022      	b.n	800936c <_dtoa_r+0xdc>
 8009326:	4b92      	ldr	r3, [pc, #584]	; (8009570 <_dtoa_r+0x2e0>)
 8009328:	9301      	str	r3, [sp, #4]
 800932a:	3308      	adds	r3, #8
 800932c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800932e:	6013      	str	r3, [r2, #0]
 8009330:	9801      	ldr	r0, [sp, #4]
 8009332:	b013      	add	sp, #76	; 0x4c
 8009334:	ecbd 8b04 	vpop	{d8-d9}
 8009338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800933c:	4b8b      	ldr	r3, [pc, #556]	; (800956c <_dtoa_r+0x2dc>)
 800933e:	9301      	str	r3, [sp, #4]
 8009340:	3303      	adds	r3, #3
 8009342:	e7f3      	b.n	800932c <_dtoa_r+0x9c>
 8009344:	2200      	movs	r2, #0
 8009346:	2300      	movs	r3, #0
 8009348:	4650      	mov	r0, sl
 800934a:	4659      	mov	r1, fp
 800934c:	f7f7 fbd4 	bl	8000af8 <__aeabi_dcmpeq>
 8009350:	ec4b ab19 	vmov	d9, sl, fp
 8009354:	4680      	mov	r8, r0
 8009356:	b158      	cbz	r0, 8009370 <_dtoa_r+0xe0>
 8009358:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800935a:	2301      	movs	r3, #1
 800935c:	6013      	str	r3, [r2, #0]
 800935e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009360:	2b00      	cmp	r3, #0
 8009362:	f000 856b 	beq.w	8009e3c <_dtoa_r+0xbac>
 8009366:	4883      	ldr	r0, [pc, #524]	; (8009574 <_dtoa_r+0x2e4>)
 8009368:	6018      	str	r0, [r3, #0]
 800936a:	1e43      	subs	r3, r0, #1
 800936c:	9301      	str	r3, [sp, #4]
 800936e:	e7df      	b.n	8009330 <_dtoa_r+0xa0>
 8009370:	ec4b ab10 	vmov	d0, sl, fp
 8009374:	aa10      	add	r2, sp, #64	; 0x40
 8009376:	a911      	add	r1, sp, #68	; 0x44
 8009378:	4620      	mov	r0, r4
 800937a:	f001 fdeb 	bl	800af54 <__d2b>
 800937e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009382:	ee08 0a10 	vmov	s16, r0
 8009386:	2d00      	cmp	r5, #0
 8009388:	f000 8084 	beq.w	8009494 <_dtoa_r+0x204>
 800938c:	ee19 3a90 	vmov	r3, s19
 8009390:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009394:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009398:	4656      	mov	r6, sl
 800939a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800939e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80093a2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80093a6:	4b74      	ldr	r3, [pc, #464]	; (8009578 <_dtoa_r+0x2e8>)
 80093a8:	2200      	movs	r2, #0
 80093aa:	4630      	mov	r0, r6
 80093ac:	4639      	mov	r1, r7
 80093ae:	f7f6 ff83 	bl	80002b8 <__aeabi_dsub>
 80093b2:	a365      	add	r3, pc, #404	; (adr r3, 8009548 <_dtoa_r+0x2b8>)
 80093b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b8:	f7f7 f936 	bl	8000628 <__aeabi_dmul>
 80093bc:	a364      	add	r3, pc, #400	; (adr r3, 8009550 <_dtoa_r+0x2c0>)
 80093be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c2:	f7f6 ff7b 	bl	80002bc <__adddf3>
 80093c6:	4606      	mov	r6, r0
 80093c8:	4628      	mov	r0, r5
 80093ca:	460f      	mov	r7, r1
 80093cc:	f7f7 f8c2 	bl	8000554 <__aeabi_i2d>
 80093d0:	a361      	add	r3, pc, #388	; (adr r3, 8009558 <_dtoa_r+0x2c8>)
 80093d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d6:	f7f7 f927 	bl	8000628 <__aeabi_dmul>
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	4630      	mov	r0, r6
 80093e0:	4639      	mov	r1, r7
 80093e2:	f7f6 ff6b 	bl	80002bc <__adddf3>
 80093e6:	4606      	mov	r6, r0
 80093e8:	460f      	mov	r7, r1
 80093ea:	f7f7 fbcd 	bl	8000b88 <__aeabi_d2iz>
 80093ee:	2200      	movs	r2, #0
 80093f0:	9000      	str	r0, [sp, #0]
 80093f2:	2300      	movs	r3, #0
 80093f4:	4630      	mov	r0, r6
 80093f6:	4639      	mov	r1, r7
 80093f8:	f7f7 fb88 	bl	8000b0c <__aeabi_dcmplt>
 80093fc:	b150      	cbz	r0, 8009414 <_dtoa_r+0x184>
 80093fe:	9800      	ldr	r0, [sp, #0]
 8009400:	f7f7 f8a8 	bl	8000554 <__aeabi_i2d>
 8009404:	4632      	mov	r2, r6
 8009406:	463b      	mov	r3, r7
 8009408:	f7f7 fb76 	bl	8000af8 <__aeabi_dcmpeq>
 800940c:	b910      	cbnz	r0, 8009414 <_dtoa_r+0x184>
 800940e:	9b00      	ldr	r3, [sp, #0]
 8009410:	3b01      	subs	r3, #1
 8009412:	9300      	str	r3, [sp, #0]
 8009414:	9b00      	ldr	r3, [sp, #0]
 8009416:	2b16      	cmp	r3, #22
 8009418:	d85a      	bhi.n	80094d0 <_dtoa_r+0x240>
 800941a:	9a00      	ldr	r2, [sp, #0]
 800941c:	4b57      	ldr	r3, [pc, #348]	; (800957c <_dtoa_r+0x2ec>)
 800941e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009426:	ec51 0b19 	vmov	r0, r1, d9
 800942a:	f7f7 fb6f 	bl	8000b0c <__aeabi_dcmplt>
 800942e:	2800      	cmp	r0, #0
 8009430:	d050      	beq.n	80094d4 <_dtoa_r+0x244>
 8009432:	9b00      	ldr	r3, [sp, #0]
 8009434:	3b01      	subs	r3, #1
 8009436:	9300      	str	r3, [sp, #0]
 8009438:	2300      	movs	r3, #0
 800943a:	930b      	str	r3, [sp, #44]	; 0x2c
 800943c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800943e:	1b5d      	subs	r5, r3, r5
 8009440:	1e6b      	subs	r3, r5, #1
 8009442:	9305      	str	r3, [sp, #20]
 8009444:	bf45      	ittet	mi
 8009446:	f1c5 0301 	rsbmi	r3, r5, #1
 800944a:	9304      	strmi	r3, [sp, #16]
 800944c:	2300      	movpl	r3, #0
 800944e:	2300      	movmi	r3, #0
 8009450:	bf4c      	ite	mi
 8009452:	9305      	strmi	r3, [sp, #20]
 8009454:	9304      	strpl	r3, [sp, #16]
 8009456:	9b00      	ldr	r3, [sp, #0]
 8009458:	2b00      	cmp	r3, #0
 800945a:	db3d      	blt.n	80094d8 <_dtoa_r+0x248>
 800945c:	9b05      	ldr	r3, [sp, #20]
 800945e:	9a00      	ldr	r2, [sp, #0]
 8009460:	920a      	str	r2, [sp, #40]	; 0x28
 8009462:	4413      	add	r3, r2
 8009464:	9305      	str	r3, [sp, #20]
 8009466:	2300      	movs	r3, #0
 8009468:	9307      	str	r3, [sp, #28]
 800946a:	9b06      	ldr	r3, [sp, #24]
 800946c:	2b09      	cmp	r3, #9
 800946e:	f200 8089 	bhi.w	8009584 <_dtoa_r+0x2f4>
 8009472:	2b05      	cmp	r3, #5
 8009474:	bfc4      	itt	gt
 8009476:	3b04      	subgt	r3, #4
 8009478:	9306      	strgt	r3, [sp, #24]
 800947a:	9b06      	ldr	r3, [sp, #24]
 800947c:	f1a3 0302 	sub.w	r3, r3, #2
 8009480:	bfcc      	ite	gt
 8009482:	2500      	movgt	r5, #0
 8009484:	2501      	movle	r5, #1
 8009486:	2b03      	cmp	r3, #3
 8009488:	f200 8087 	bhi.w	800959a <_dtoa_r+0x30a>
 800948c:	e8df f003 	tbb	[pc, r3]
 8009490:	59383a2d 	.word	0x59383a2d
 8009494:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009498:	441d      	add	r5, r3
 800949a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800949e:	2b20      	cmp	r3, #32
 80094a0:	bfc1      	itttt	gt
 80094a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80094a6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80094aa:	fa0b f303 	lslgt.w	r3, fp, r3
 80094ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 80094b2:	bfda      	itte	le
 80094b4:	f1c3 0320 	rsble	r3, r3, #32
 80094b8:	fa06 f003 	lslle.w	r0, r6, r3
 80094bc:	4318      	orrgt	r0, r3
 80094be:	f7f7 f839 	bl	8000534 <__aeabi_ui2d>
 80094c2:	2301      	movs	r3, #1
 80094c4:	4606      	mov	r6, r0
 80094c6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80094ca:	3d01      	subs	r5, #1
 80094cc:	930e      	str	r3, [sp, #56]	; 0x38
 80094ce:	e76a      	b.n	80093a6 <_dtoa_r+0x116>
 80094d0:	2301      	movs	r3, #1
 80094d2:	e7b2      	b.n	800943a <_dtoa_r+0x1aa>
 80094d4:	900b      	str	r0, [sp, #44]	; 0x2c
 80094d6:	e7b1      	b.n	800943c <_dtoa_r+0x1ac>
 80094d8:	9b04      	ldr	r3, [sp, #16]
 80094da:	9a00      	ldr	r2, [sp, #0]
 80094dc:	1a9b      	subs	r3, r3, r2
 80094de:	9304      	str	r3, [sp, #16]
 80094e0:	4253      	negs	r3, r2
 80094e2:	9307      	str	r3, [sp, #28]
 80094e4:	2300      	movs	r3, #0
 80094e6:	930a      	str	r3, [sp, #40]	; 0x28
 80094e8:	e7bf      	b.n	800946a <_dtoa_r+0x1da>
 80094ea:	2300      	movs	r3, #0
 80094ec:	9308      	str	r3, [sp, #32]
 80094ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	dc55      	bgt.n	80095a0 <_dtoa_r+0x310>
 80094f4:	2301      	movs	r3, #1
 80094f6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80094fa:	461a      	mov	r2, r3
 80094fc:	9209      	str	r2, [sp, #36]	; 0x24
 80094fe:	e00c      	b.n	800951a <_dtoa_r+0x28a>
 8009500:	2301      	movs	r3, #1
 8009502:	e7f3      	b.n	80094ec <_dtoa_r+0x25c>
 8009504:	2300      	movs	r3, #0
 8009506:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009508:	9308      	str	r3, [sp, #32]
 800950a:	9b00      	ldr	r3, [sp, #0]
 800950c:	4413      	add	r3, r2
 800950e:	9302      	str	r3, [sp, #8]
 8009510:	3301      	adds	r3, #1
 8009512:	2b01      	cmp	r3, #1
 8009514:	9303      	str	r3, [sp, #12]
 8009516:	bfb8      	it	lt
 8009518:	2301      	movlt	r3, #1
 800951a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800951c:	2200      	movs	r2, #0
 800951e:	6042      	str	r2, [r0, #4]
 8009520:	2204      	movs	r2, #4
 8009522:	f102 0614 	add.w	r6, r2, #20
 8009526:	429e      	cmp	r6, r3
 8009528:	6841      	ldr	r1, [r0, #4]
 800952a:	d93d      	bls.n	80095a8 <_dtoa_r+0x318>
 800952c:	4620      	mov	r0, r4
 800952e:	f001 f923 	bl	800a778 <_Balloc>
 8009532:	9001      	str	r0, [sp, #4]
 8009534:	2800      	cmp	r0, #0
 8009536:	d13b      	bne.n	80095b0 <_dtoa_r+0x320>
 8009538:	4b11      	ldr	r3, [pc, #68]	; (8009580 <_dtoa_r+0x2f0>)
 800953a:	4602      	mov	r2, r0
 800953c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009540:	e6c0      	b.n	80092c4 <_dtoa_r+0x34>
 8009542:	2301      	movs	r3, #1
 8009544:	e7df      	b.n	8009506 <_dtoa_r+0x276>
 8009546:	bf00      	nop
 8009548:	636f4361 	.word	0x636f4361
 800954c:	3fd287a7 	.word	0x3fd287a7
 8009550:	8b60c8b3 	.word	0x8b60c8b3
 8009554:	3fc68a28 	.word	0x3fc68a28
 8009558:	509f79fb 	.word	0x509f79fb
 800955c:	3fd34413 	.word	0x3fd34413
 8009560:	0800ca46 	.word	0x0800ca46
 8009564:	0800ca5d 	.word	0x0800ca5d
 8009568:	7ff00000 	.word	0x7ff00000
 800956c:	0800ca42 	.word	0x0800ca42
 8009570:	0800ca39 	.word	0x0800ca39
 8009574:	0800c8bd 	.word	0x0800c8bd
 8009578:	3ff80000 	.word	0x3ff80000
 800957c:	0800cc30 	.word	0x0800cc30
 8009580:	0800cab8 	.word	0x0800cab8
 8009584:	2501      	movs	r5, #1
 8009586:	2300      	movs	r3, #0
 8009588:	9306      	str	r3, [sp, #24]
 800958a:	9508      	str	r5, [sp, #32]
 800958c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009590:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009594:	2200      	movs	r2, #0
 8009596:	2312      	movs	r3, #18
 8009598:	e7b0      	b.n	80094fc <_dtoa_r+0x26c>
 800959a:	2301      	movs	r3, #1
 800959c:	9308      	str	r3, [sp, #32]
 800959e:	e7f5      	b.n	800958c <_dtoa_r+0x2fc>
 80095a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80095a6:	e7b8      	b.n	800951a <_dtoa_r+0x28a>
 80095a8:	3101      	adds	r1, #1
 80095aa:	6041      	str	r1, [r0, #4]
 80095ac:	0052      	lsls	r2, r2, #1
 80095ae:	e7b8      	b.n	8009522 <_dtoa_r+0x292>
 80095b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095b2:	9a01      	ldr	r2, [sp, #4]
 80095b4:	601a      	str	r2, [r3, #0]
 80095b6:	9b03      	ldr	r3, [sp, #12]
 80095b8:	2b0e      	cmp	r3, #14
 80095ba:	f200 809d 	bhi.w	80096f8 <_dtoa_r+0x468>
 80095be:	2d00      	cmp	r5, #0
 80095c0:	f000 809a 	beq.w	80096f8 <_dtoa_r+0x468>
 80095c4:	9b00      	ldr	r3, [sp, #0]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	dd32      	ble.n	8009630 <_dtoa_r+0x3a0>
 80095ca:	4ab7      	ldr	r2, [pc, #732]	; (80098a8 <_dtoa_r+0x618>)
 80095cc:	f003 030f 	and.w	r3, r3, #15
 80095d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80095d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095d8:	9b00      	ldr	r3, [sp, #0]
 80095da:	05d8      	lsls	r0, r3, #23
 80095dc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80095e0:	d516      	bpl.n	8009610 <_dtoa_r+0x380>
 80095e2:	4bb2      	ldr	r3, [pc, #712]	; (80098ac <_dtoa_r+0x61c>)
 80095e4:	ec51 0b19 	vmov	r0, r1, d9
 80095e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80095ec:	f7f7 f946 	bl	800087c <__aeabi_ddiv>
 80095f0:	f007 070f 	and.w	r7, r7, #15
 80095f4:	4682      	mov	sl, r0
 80095f6:	468b      	mov	fp, r1
 80095f8:	2503      	movs	r5, #3
 80095fa:	4eac      	ldr	r6, [pc, #688]	; (80098ac <_dtoa_r+0x61c>)
 80095fc:	b957      	cbnz	r7, 8009614 <_dtoa_r+0x384>
 80095fe:	4642      	mov	r2, r8
 8009600:	464b      	mov	r3, r9
 8009602:	4650      	mov	r0, sl
 8009604:	4659      	mov	r1, fp
 8009606:	f7f7 f939 	bl	800087c <__aeabi_ddiv>
 800960a:	4682      	mov	sl, r0
 800960c:	468b      	mov	fp, r1
 800960e:	e028      	b.n	8009662 <_dtoa_r+0x3d2>
 8009610:	2502      	movs	r5, #2
 8009612:	e7f2      	b.n	80095fa <_dtoa_r+0x36a>
 8009614:	07f9      	lsls	r1, r7, #31
 8009616:	d508      	bpl.n	800962a <_dtoa_r+0x39a>
 8009618:	4640      	mov	r0, r8
 800961a:	4649      	mov	r1, r9
 800961c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009620:	f7f7 f802 	bl	8000628 <__aeabi_dmul>
 8009624:	3501      	adds	r5, #1
 8009626:	4680      	mov	r8, r0
 8009628:	4689      	mov	r9, r1
 800962a:	107f      	asrs	r7, r7, #1
 800962c:	3608      	adds	r6, #8
 800962e:	e7e5      	b.n	80095fc <_dtoa_r+0x36c>
 8009630:	f000 809b 	beq.w	800976a <_dtoa_r+0x4da>
 8009634:	9b00      	ldr	r3, [sp, #0]
 8009636:	4f9d      	ldr	r7, [pc, #628]	; (80098ac <_dtoa_r+0x61c>)
 8009638:	425e      	negs	r6, r3
 800963a:	4b9b      	ldr	r3, [pc, #620]	; (80098a8 <_dtoa_r+0x618>)
 800963c:	f006 020f 	and.w	r2, r6, #15
 8009640:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009648:	ec51 0b19 	vmov	r0, r1, d9
 800964c:	f7f6 ffec 	bl	8000628 <__aeabi_dmul>
 8009650:	1136      	asrs	r6, r6, #4
 8009652:	4682      	mov	sl, r0
 8009654:	468b      	mov	fp, r1
 8009656:	2300      	movs	r3, #0
 8009658:	2502      	movs	r5, #2
 800965a:	2e00      	cmp	r6, #0
 800965c:	d17a      	bne.n	8009754 <_dtoa_r+0x4c4>
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1d3      	bne.n	800960a <_dtoa_r+0x37a>
 8009662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009664:	2b00      	cmp	r3, #0
 8009666:	f000 8082 	beq.w	800976e <_dtoa_r+0x4de>
 800966a:	4b91      	ldr	r3, [pc, #580]	; (80098b0 <_dtoa_r+0x620>)
 800966c:	2200      	movs	r2, #0
 800966e:	4650      	mov	r0, sl
 8009670:	4659      	mov	r1, fp
 8009672:	f7f7 fa4b 	bl	8000b0c <__aeabi_dcmplt>
 8009676:	2800      	cmp	r0, #0
 8009678:	d079      	beq.n	800976e <_dtoa_r+0x4de>
 800967a:	9b03      	ldr	r3, [sp, #12]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d076      	beq.n	800976e <_dtoa_r+0x4de>
 8009680:	9b02      	ldr	r3, [sp, #8]
 8009682:	2b00      	cmp	r3, #0
 8009684:	dd36      	ble.n	80096f4 <_dtoa_r+0x464>
 8009686:	9b00      	ldr	r3, [sp, #0]
 8009688:	4650      	mov	r0, sl
 800968a:	4659      	mov	r1, fp
 800968c:	1e5f      	subs	r7, r3, #1
 800968e:	2200      	movs	r2, #0
 8009690:	4b88      	ldr	r3, [pc, #544]	; (80098b4 <_dtoa_r+0x624>)
 8009692:	f7f6 ffc9 	bl	8000628 <__aeabi_dmul>
 8009696:	9e02      	ldr	r6, [sp, #8]
 8009698:	4682      	mov	sl, r0
 800969a:	468b      	mov	fp, r1
 800969c:	3501      	adds	r5, #1
 800969e:	4628      	mov	r0, r5
 80096a0:	f7f6 ff58 	bl	8000554 <__aeabi_i2d>
 80096a4:	4652      	mov	r2, sl
 80096a6:	465b      	mov	r3, fp
 80096a8:	f7f6 ffbe 	bl	8000628 <__aeabi_dmul>
 80096ac:	4b82      	ldr	r3, [pc, #520]	; (80098b8 <_dtoa_r+0x628>)
 80096ae:	2200      	movs	r2, #0
 80096b0:	f7f6 fe04 	bl	80002bc <__adddf3>
 80096b4:	46d0      	mov	r8, sl
 80096b6:	46d9      	mov	r9, fp
 80096b8:	4682      	mov	sl, r0
 80096ba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80096be:	2e00      	cmp	r6, #0
 80096c0:	d158      	bne.n	8009774 <_dtoa_r+0x4e4>
 80096c2:	4b7e      	ldr	r3, [pc, #504]	; (80098bc <_dtoa_r+0x62c>)
 80096c4:	2200      	movs	r2, #0
 80096c6:	4640      	mov	r0, r8
 80096c8:	4649      	mov	r1, r9
 80096ca:	f7f6 fdf5 	bl	80002b8 <__aeabi_dsub>
 80096ce:	4652      	mov	r2, sl
 80096d0:	465b      	mov	r3, fp
 80096d2:	4680      	mov	r8, r0
 80096d4:	4689      	mov	r9, r1
 80096d6:	f7f7 fa37 	bl	8000b48 <__aeabi_dcmpgt>
 80096da:	2800      	cmp	r0, #0
 80096dc:	f040 8295 	bne.w	8009c0a <_dtoa_r+0x97a>
 80096e0:	4652      	mov	r2, sl
 80096e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80096e6:	4640      	mov	r0, r8
 80096e8:	4649      	mov	r1, r9
 80096ea:	f7f7 fa0f 	bl	8000b0c <__aeabi_dcmplt>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	f040 8289 	bne.w	8009c06 <_dtoa_r+0x976>
 80096f4:	ec5b ab19 	vmov	sl, fp, d9
 80096f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	f2c0 8148 	blt.w	8009990 <_dtoa_r+0x700>
 8009700:	9a00      	ldr	r2, [sp, #0]
 8009702:	2a0e      	cmp	r2, #14
 8009704:	f300 8144 	bgt.w	8009990 <_dtoa_r+0x700>
 8009708:	4b67      	ldr	r3, [pc, #412]	; (80098a8 <_dtoa_r+0x618>)
 800970a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800970e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009714:	2b00      	cmp	r3, #0
 8009716:	f280 80d5 	bge.w	80098c4 <_dtoa_r+0x634>
 800971a:	9b03      	ldr	r3, [sp, #12]
 800971c:	2b00      	cmp	r3, #0
 800971e:	f300 80d1 	bgt.w	80098c4 <_dtoa_r+0x634>
 8009722:	f040 826f 	bne.w	8009c04 <_dtoa_r+0x974>
 8009726:	4b65      	ldr	r3, [pc, #404]	; (80098bc <_dtoa_r+0x62c>)
 8009728:	2200      	movs	r2, #0
 800972a:	4640      	mov	r0, r8
 800972c:	4649      	mov	r1, r9
 800972e:	f7f6 ff7b 	bl	8000628 <__aeabi_dmul>
 8009732:	4652      	mov	r2, sl
 8009734:	465b      	mov	r3, fp
 8009736:	f7f7 f9fd 	bl	8000b34 <__aeabi_dcmpge>
 800973a:	9e03      	ldr	r6, [sp, #12]
 800973c:	4637      	mov	r7, r6
 800973e:	2800      	cmp	r0, #0
 8009740:	f040 8245 	bne.w	8009bce <_dtoa_r+0x93e>
 8009744:	9d01      	ldr	r5, [sp, #4]
 8009746:	2331      	movs	r3, #49	; 0x31
 8009748:	f805 3b01 	strb.w	r3, [r5], #1
 800974c:	9b00      	ldr	r3, [sp, #0]
 800974e:	3301      	adds	r3, #1
 8009750:	9300      	str	r3, [sp, #0]
 8009752:	e240      	b.n	8009bd6 <_dtoa_r+0x946>
 8009754:	07f2      	lsls	r2, r6, #31
 8009756:	d505      	bpl.n	8009764 <_dtoa_r+0x4d4>
 8009758:	e9d7 2300 	ldrd	r2, r3, [r7]
 800975c:	f7f6 ff64 	bl	8000628 <__aeabi_dmul>
 8009760:	3501      	adds	r5, #1
 8009762:	2301      	movs	r3, #1
 8009764:	1076      	asrs	r6, r6, #1
 8009766:	3708      	adds	r7, #8
 8009768:	e777      	b.n	800965a <_dtoa_r+0x3ca>
 800976a:	2502      	movs	r5, #2
 800976c:	e779      	b.n	8009662 <_dtoa_r+0x3d2>
 800976e:	9f00      	ldr	r7, [sp, #0]
 8009770:	9e03      	ldr	r6, [sp, #12]
 8009772:	e794      	b.n	800969e <_dtoa_r+0x40e>
 8009774:	9901      	ldr	r1, [sp, #4]
 8009776:	4b4c      	ldr	r3, [pc, #304]	; (80098a8 <_dtoa_r+0x618>)
 8009778:	4431      	add	r1, r6
 800977a:	910d      	str	r1, [sp, #52]	; 0x34
 800977c:	9908      	ldr	r1, [sp, #32]
 800977e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009782:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009786:	2900      	cmp	r1, #0
 8009788:	d043      	beq.n	8009812 <_dtoa_r+0x582>
 800978a:	494d      	ldr	r1, [pc, #308]	; (80098c0 <_dtoa_r+0x630>)
 800978c:	2000      	movs	r0, #0
 800978e:	f7f7 f875 	bl	800087c <__aeabi_ddiv>
 8009792:	4652      	mov	r2, sl
 8009794:	465b      	mov	r3, fp
 8009796:	f7f6 fd8f 	bl	80002b8 <__aeabi_dsub>
 800979a:	9d01      	ldr	r5, [sp, #4]
 800979c:	4682      	mov	sl, r0
 800979e:	468b      	mov	fp, r1
 80097a0:	4649      	mov	r1, r9
 80097a2:	4640      	mov	r0, r8
 80097a4:	f7f7 f9f0 	bl	8000b88 <__aeabi_d2iz>
 80097a8:	4606      	mov	r6, r0
 80097aa:	f7f6 fed3 	bl	8000554 <__aeabi_i2d>
 80097ae:	4602      	mov	r2, r0
 80097b0:	460b      	mov	r3, r1
 80097b2:	4640      	mov	r0, r8
 80097b4:	4649      	mov	r1, r9
 80097b6:	f7f6 fd7f 	bl	80002b8 <__aeabi_dsub>
 80097ba:	3630      	adds	r6, #48	; 0x30
 80097bc:	f805 6b01 	strb.w	r6, [r5], #1
 80097c0:	4652      	mov	r2, sl
 80097c2:	465b      	mov	r3, fp
 80097c4:	4680      	mov	r8, r0
 80097c6:	4689      	mov	r9, r1
 80097c8:	f7f7 f9a0 	bl	8000b0c <__aeabi_dcmplt>
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d163      	bne.n	8009898 <_dtoa_r+0x608>
 80097d0:	4642      	mov	r2, r8
 80097d2:	464b      	mov	r3, r9
 80097d4:	4936      	ldr	r1, [pc, #216]	; (80098b0 <_dtoa_r+0x620>)
 80097d6:	2000      	movs	r0, #0
 80097d8:	f7f6 fd6e 	bl	80002b8 <__aeabi_dsub>
 80097dc:	4652      	mov	r2, sl
 80097de:	465b      	mov	r3, fp
 80097e0:	f7f7 f994 	bl	8000b0c <__aeabi_dcmplt>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	f040 80b5 	bne.w	8009954 <_dtoa_r+0x6c4>
 80097ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097ec:	429d      	cmp	r5, r3
 80097ee:	d081      	beq.n	80096f4 <_dtoa_r+0x464>
 80097f0:	4b30      	ldr	r3, [pc, #192]	; (80098b4 <_dtoa_r+0x624>)
 80097f2:	2200      	movs	r2, #0
 80097f4:	4650      	mov	r0, sl
 80097f6:	4659      	mov	r1, fp
 80097f8:	f7f6 ff16 	bl	8000628 <__aeabi_dmul>
 80097fc:	4b2d      	ldr	r3, [pc, #180]	; (80098b4 <_dtoa_r+0x624>)
 80097fe:	4682      	mov	sl, r0
 8009800:	468b      	mov	fp, r1
 8009802:	4640      	mov	r0, r8
 8009804:	4649      	mov	r1, r9
 8009806:	2200      	movs	r2, #0
 8009808:	f7f6 ff0e 	bl	8000628 <__aeabi_dmul>
 800980c:	4680      	mov	r8, r0
 800980e:	4689      	mov	r9, r1
 8009810:	e7c6      	b.n	80097a0 <_dtoa_r+0x510>
 8009812:	4650      	mov	r0, sl
 8009814:	4659      	mov	r1, fp
 8009816:	f7f6 ff07 	bl	8000628 <__aeabi_dmul>
 800981a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800981c:	9d01      	ldr	r5, [sp, #4]
 800981e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009820:	4682      	mov	sl, r0
 8009822:	468b      	mov	fp, r1
 8009824:	4649      	mov	r1, r9
 8009826:	4640      	mov	r0, r8
 8009828:	f7f7 f9ae 	bl	8000b88 <__aeabi_d2iz>
 800982c:	4606      	mov	r6, r0
 800982e:	f7f6 fe91 	bl	8000554 <__aeabi_i2d>
 8009832:	3630      	adds	r6, #48	; 0x30
 8009834:	4602      	mov	r2, r0
 8009836:	460b      	mov	r3, r1
 8009838:	4640      	mov	r0, r8
 800983a:	4649      	mov	r1, r9
 800983c:	f7f6 fd3c 	bl	80002b8 <__aeabi_dsub>
 8009840:	f805 6b01 	strb.w	r6, [r5], #1
 8009844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009846:	429d      	cmp	r5, r3
 8009848:	4680      	mov	r8, r0
 800984a:	4689      	mov	r9, r1
 800984c:	f04f 0200 	mov.w	r2, #0
 8009850:	d124      	bne.n	800989c <_dtoa_r+0x60c>
 8009852:	4b1b      	ldr	r3, [pc, #108]	; (80098c0 <_dtoa_r+0x630>)
 8009854:	4650      	mov	r0, sl
 8009856:	4659      	mov	r1, fp
 8009858:	f7f6 fd30 	bl	80002bc <__adddf3>
 800985c:	4602      	mov	r2, r0
 800985e:	460b      	mov	r3, r1
 8009860:	4640      	mov	r0, r8
 8009862:	4649      	mov	r1, r9
 8009864:	f7f7 f970 	bl	8000b48 <__aeabi_dcmpgt>
 8009868:	2800      	cmp	r0, #0
 800986a:	d173      	bne.n	8009954 <_dtoa_r+0x6c4>
 800986c:	4652      	mov	r2, sl
 800986e:	465b      	mov	r3, fp
 8009870:	4913      	ldr	r1, [pc, #76]	; (80098c0 <_dtoa_r+0x630>)
 8009872:	2000      	movs	r0, #0
 8009874:	f7f6 fd20 	bl	80002b8 <__aeabi_dsub>
 8009878:	4602      	mov	r2, r0
 800987a:	460b      	mov	r3, r1
 800987c:	4640      	mov	r0, r8
 800987e:	4649      	mov	r1, r9
 8009880:	f7f7 f944 	bl	8000b0c <__aeabi_dcmplt>
 8009884:	2800      	cmp	r0, #0
 8009886:	f43f af35 	beq.w	80096f4 <_dtoa_r+0x464>
 800988a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800988c:	1e6b      	subs	r3, r5, #1
 800988e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009890:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009894:	2b30      	cmp	r3, #48	; 0x30
 8009896:	d0f8      	beq.n	800988a <_dtoa_r+0x5fa>
 8009898:	9700      	str	r7, [sp, #0]
 800989a:	e049      	b.n	8009930 <_dtoa_r+0x6a0>
 800989c:	4b05      	ldr	r3, [pc, #20]	; (80098b4 <_dtoa_r+0x624>)
 800989e:	f7f6 fec3 	bl	8000628 <__aeabi_dmul>
 80098a2:	4680      	mov	r8, r0
 80098a4:	4689      	mov	r9, r1
 80098a6:	e7bd      	b.n	8009824 <_dtoa_r+0x594>
 80098a8:	0800cc30 	.word	0x0800cc30
 80098ac:	0800cc08 	.word	0x0800cc08
 80098b0:	3ff00000 	.word	0x3ff00000
 80098b4:	40240000 	.word	0x40240000
 80098b8:	401c0000 	.word	0x401c0000
 80098bc:	40140000 	.word	0x40140000
 80098c0:	3fe00000 	.word	0x3fe00000
 80098c4:	9d01      	ldr	r5, [sp, #4]
 80098c6:	4656      	mov	r6, sl
 80098c8:	465f      	mov	r7, fp
 80098ca:	4642      	mov	r2, r8
 80098cc:	464b      	mov	r3, r9
 80098ce:	4630      	mov	r0, r6
 80098d0:	4639      	mov	r1, r7
 80098d2:	f7f6 ffd3 	bl	800087c <__aeabi_ddiv>
 80098d6:	f7f7 f957 	bl	8000b88 <__aeabi_d2iz>
 80098da:	4682      	mov	sl, r0
 80098dc:	f7f6 fe3a 	bl	8000554 <__aeabi_i2d>
 80098e0:	4642      	mov	r2, r8
 80098e2:	464b      	mov	r3, r9
 80098e4:	f7f6 fea0 	bl	8000628 <__aeabi_dmul>
 80098e8:	4602      	mov	r2, r0
 80098ea:	460b      	mov	r3, r1
 80098ec:	4630      	mov	r0, r6
 80098ee:	4639      	mov	r1, r7
 80098f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80098f4:	f7f6 fce0 	bl	80002b8 <__aeabi_dsub>
 80098f8:	f805 6b01 	strb.w	r6, [r5], #1
 80098fc:	9e01      	ldr	r6, [sp, #4]
 80098fe:	9f03      	ldr	r7, [sp, #12]
 8009900:	1bae      	subs	r6, r5, r6
 8009902:	42b7      	cmp	r7, r6
 8009904:	4602      	mov	r2, r0
 8009906:	460b      	mov	r3, r1
 8009908:	d135      	bne.n	8009976 <_dtoa_r+0x6e6>
 800990a:	f7f6 fcd7 	bl	80002bc <__adddf3>
 800990e:	4642      	mov	r2, r8
 8009910:	464b      	mov	r3, r9
 8009912:	4606      	mov	r6, r0
 8009914:	460f      	mov	r7, r1
 8009916:	f7f7 f917 	bl	8000b48 <__aeabi_dcmpgt>
 800991a:	b9d0      	cbnz	r0, 8009952 <_dtoa_r+0x6c2>
 800991c:	4642      	mov	r2, r8
 800991e:	464b      	mov	r3, r9
 8009920:	4630      	mov	r0, r6
 8009922:	4639      	mov	r1, r7
 8009924:	f7f7 f8e8 	bl	8000af8 <__aeabi_dcmpeq>
 8009928:	b110      	cbz	r0, 8009930 <_dtoa_r+0x6a0>
 800992a:	f01a 0f01 	tst.w	sl, #1
 800992e:	d110      	bne.n	8009952 <_dtoa_r+0x6c2>
 8009930:	4620      	mov	r0, r4
 8009932:	ee18 1a10 	vmov	r1, s16
 8009936:	f000 ff5f 	bl	800a7f8 <_Bfree>
 800993a:	2300      	movs	r3, #0
 800993c:	9800      	ldr	r0, [sp, #0]
 800993e:	702b      	strb	r3, [r5, #0]
 8009940:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009942:	3001      	adds	r0, #1
 8009944:	6018      	str	r0, [r3, #0]
 8009946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009948:	2b00      	cmp	r3, #0
 800994a:	f43f acf1 	beq.w	8009330 <_dtoa_r+0xa0>
 800994e:	601d      	str	r5, [r3, #0]
 8009950:	e4ee      	b.n	8009330 <_dtoa_r+0xa0>
 8009952:	9f00      	ldr	r7, [sp, #0]
 8009954:	462b      	mov	r3, r5
 8009956:	461d      	mov	r5, r3
 8009958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800995c:	2a39      	cmp	r2, #57	; 0x39
 800995e:	d106      	bne.n	800996e <_dtoa_r+0x6de>
 8009960:	9a01      	ldr	r2, [sp, #4]
 8009962:	429a      	cmp	r2, r3
 8009964:	d1f7      	bne.n	8009956 <_dtoa_r+0x6c6>
 8009966:	9901      	ldr	r1, [sp, #4]
 8009968:	2230      	movs	r2, #48	; 0x30
 800996a:	3701      	adds	r7, #1
 800996c:	700a      	strb	r2, [r1, #0]
 800996e:	781a      	ldrb	r2, [r3, #0]
 8009970:	3201      	adds	r2, #1
 8009972:	701a      	strb	r2, [r3, #0]
 8009974:	e790      	b.n	8009898 <_dtoa_r+0x608>
 8009976:	4ba6      	ldr	r3, [pc, #664]	; (8009c10 <_dtoa_r+0x980>)
 8009978:	2200      	movs	r2, #0
 800997a:	f7f6 fe55 	bl	8000628 <__aeabi_dmul>
 800997e:	2200      	movs	r2, #0
 8009980:	2300      	movs	r3, #0
 8009982:	4606      	mov	r6, r0
 8009984:	460f      	mov	r7, r1
 8009986:	f7f7 f8b7 	bl	8000af8 <__aeabi_dcmpeq>
 800998a:	2800      	cmp	r0, #0
 800998c:	d09d      	beq.n	80098ca <_dtoa_r+0x63a>
 800998e:	e7cf      	b.n	8009930 <_dtoa_r+0x6a0>
 8009990:	9a08      	ldr	r2, [sp, #32]
 8009992:	2a00      	cmp	r2, #0
 8009994:	f000 80d7 	beq.w	8009b46 <_dtoa_r+0x8b6>
 8009998:	9a06      	ldr	r2, [sp, #24]
 800999a:	2a01      	cmp	r2, #1
 800999c:	f300 80ba 	bgt.w	8009b14 <_dtoa_r+0x884>
 80099a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099a2:	2a00      	cmp	r2, #0
 80099a4:	f000 80b2 	beq.w	8009b0c <_dtoa_r+0x87c>
 80099a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80099ac:	9e07      	ldr	r6, [sp, #28]
 80099ae:	9d04      	ldr	r5, [sp, #16]
 80099b0:	9a04      	ldr	r2, [sp, #16]
 80099b2:	441a      	add	r2, r3
 80099b4:	9204      	str	r2, [sp, #16]
 80099b6:	9a05      	ldr	r2, [sp, #20]
 80099b8:	2101      	movs	r1, #1
 80099ba:	441a      	add	r2, r3
 80099bc:	4620      	mov	r0, r4
 80099be:	9205      	str	r2, [sp, #20]
 80099c0:	f001 f81c 	bl	800a9fc <__i2b>
 80099c4:	4607      	mov	r7, r0
 80099c6:	2d00      	cmp	r5, #0
 80099c8:	dd0c      	ble.n	80099e4 <_dtoa_r+0x754>
 80099ca:	9b05      	ldr	r3, [sp, #20]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	dd09      	ble.n	80099e4 <_dtoa_r+0x754>
 80099d0:	42ab      	cmp	r3, r5
 80099d2:	9a04      	ldr	r2, [sp, #16]
 80099d4:	bfa8      	it	ge
 80099d6:	462b      	movge	r3, r5
 80099d8:	1ad2      	subs	r2, r2, r3
 80099da:	9204      	str	r2, [sp, #16]
 80099dc:	9a05      	ldr	r2, [sp, #20]
 80099de:	1aed      	subs	r5, r5, r3
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	9305      	str	r3, [sp, #20]
 80099e4:	9b07      	ldr	r3, [sp, #28]
 80099e6:	b31b      	cbz	r3, 8009a30 <_dtoa_r+0x7a0>
 80099e8:	9b08      	ldr	r3, [sp, #32]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	f000 80af 	beq.w	8009b4e <_dtoa_r+0x8be>
 80099f0:	2e00      	cmp	r6, #0
 80099f2:	dd13      	ble.n	8009a1c <_dtoa_r+0x78c>
 80099f4:	4639      	mov	r1, r7
 80099f6:	4632      	mov	r2, r6
 80099f8:	4620      	mov	r0, r4
 80099fa:	f001 f8bf 	bl	800ab7c <__pow5mult>
 80099fe:	ee18 2a10 	vmov	r2, s16
 8009a02:	4601      	mov	r1, r0
 8009a04:	4607      	mov	r7, r0
 8009a06:	4620      	mov	r0, r4
 8009a08:	f001 f80e 	bl	800aa28 <__multiply>
 8009a0c:	ee18 1a10 	vmov	r1, s16
 8009a10:	4680      	mov	r8, r0
 8009a12:	4620      	mov	r0, r4
 8009a14:	f000 fef0 	bl	800a7f8 <_Bfree>
 8009a18:	ee08 8a10 	vmov	s16, r8
 8009a1c:	9b07      	ldr	r3, [sp, #28]
 8009a1e:	1b9a      	subs	r2, r3, r6
 8009a20:	d006      	beq.n	8009a30 <_dtoa_r+0x7a0>
 8009a22:	ee18 1a10 	vmov	r1, s16
 8009a26:	4620      	mov	r0, r4
 8009a28:	f001 f8a8 	bl	800ab7c <__pow5mult>
 8009a2c:	ee08 0a10 	vmov	s16, r0
 8009a30:	2101      	movs	r1, #1
 8009a32:	4620      	mov	r0, r4
 8009a34:	f000 ffe2 	bl	800a9fc <__i2b>
 8009a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	4606      	mov	r6, r0
 8009a3e:	f340 8088 	ble.w	8009b52 <_dtoa_r+0x8c2>
 8009a42:	461a      	mov	r2, r3
 8009a44:	4601      	mov	r1, r0
 8009a46:	4620      	mov	r0, r4
 8009a48:	f001 f898 	bl	800ab7c <__pow5mult>
 8009a4c:	9b06      	ldr	r3, [sp, #24]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	4606      	mov	r6, r0
 8009a52:	f340 8081 	ble.w	8009b58 <_dtoa_r+0x8c8>
 8009a56:	f04f 0800 	mov.w	r8, #0
 8009a5a:	6933      	ldr	r3, [r6, #16]
 8009a5c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a60:	6918      	ldr	r0, [r3, #16]
 8009a62:	f000 ff7b 	bl	800a95c <__hi0bits>
 8009a66:	f1c0 0020 	rsb	r0, r0, #32
 8009a6a:	9b05      	ldr	r3, [sp, #20]
 8009a6c:	4418      	add	r0, r3
 8009a6e:	f010 001f 	ands.w	r0, r0, #31
 8009a72:	f000 8092 	beq.w	8009b9a <_dtoa_r+0x90a>
 8009a76:	f1c0 0320 	rsb	r3, r0, #32
 8009a7a:	2b04      	cmp	r3, #4
 8009a7c:	f340 808a 	ble.w	8009b94 <_dtoa_r+0x904>
 8009a80:	f1c0 001c 	rsb	r0, r0, #28
 8009a84:	9b04      	ldr	r3, [sp, #16]
 8009a86:	4403      	add	r3, r0
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	9b05      	ldr	r3, [sp, #20]
 8009a8c:	4403      	add	r3, r0
 8009a8e:	4405      	add	r5, r0
 8009a90:	9305      	str	r3, [sp, #20]
 8009a92:	9b04      	ldr	r3, [sp, #16]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	dd07      	ble.n	8009aa8 <_dtoa_r+0x818>
 8009a98:	ee18 1a10 	vmov	r1, s16
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f001 f8c6 	bl	800ac30 <__lshift>
 8009aa4:	ee08 0a10 	vmov	s16, r0
 8009aa8:	9b05      	ldr	r3, [sp, #20]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	dd05      	ble.n	8009aba <_dtoa_r+0x82a>
 8009aae:	4631      	mov	r1, r6
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	f001 f8bc 	bl	800ac30 <__lshift>
 8009ab8:	4606      	mov	r6, r0
 8009aba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d06e      	beq.n	8009b9e <_dtoa_r+0x90e>
 8009ac0:	ee18 0a10 	vmov	r0, s16
 8009ac4:	4631      	mov	r1, r6
 8009ac6:	f001 f923 	bl	800ad10 <__mcmp>
 8009aca:	2800      	cmp	r0, #0
 8009acc:	da67      	bge.n	8009b9e <_dtoa_r+0x90e>
 8009ace:	9b00      	ldr	r3, [sp, #0]
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	ee18 1a10 	vmov	r1, s16
 8009ad6:	9300      	str	r3, [sp, #0]
 8009ad8:	220a      	movs	r2, #10
 8009ada:	2300      	movs	r3, #0
 8009adc:	4620      	mov	r0, r4
 8009ade:	f000 fead 	bl	800a83c <__multadd>
 8009ae2:	9b08      	ldr	r3, [sp, #32]
 8009ae4:	ee08 0a10 	vmov	s16, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	f000 81b1 	beq.w	8009e50 <_dtoa_r+0xbc0>
 8009aee:	2300      	movs	r3, #0
 8009af0:	4639      	mov	r1, r7
 8009af2:	220a      	movs	r2, #10
 8009af4:	4620      	mov	r0, r4
 8009af6:	f000 fea1 	bl	800a83c <__multadd>
 8009afa:	9b02      	ldr	r3, [sp, #8]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	4607      	mov	r7, r0
 8009b00:	f300 808e 	bgt.w	8009c20 <_dtoa_r+0x990>
 8009b04:	9b06      	ldr	r3, [sp, #24]
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	dc51      	bgt.n	8009bae <_dtoa_r+0x91e>
 8009b0a:	e089      	b.n	8009c20 <_dtoa_r+0x990>
 8009b0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009b12:	e74b      	b.n	80099ac <_dtoa_r+0x71c>
 8009b14:	9b03      	ldr	r3, [sp, #12]
 8009b16:	1e5e      	subs	r6, r3, #1
 8009b18:	9b07      	ldr	r3, [sp, #28]
 8009b1a:	42b3      	cmp	r3, r6
 8009b1c:	bfbf      	itttt	lt
 8009b1e:	9b07      	ldrlt	r3, [sp, #28]
 8009b20:	9607      	strlt	r6, [sp, #28]
 8009b22:	1af2      	sublt	r2, r6, r3
 8009b24:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009b26:	bfb6      	itet	lt
 8009b28:	189b      	addlt	r3, r3, r2
 8009b2a:	1b9e      	subge	r6, r3, r6
 8009b2c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009b2e:	9b03      	ldr	r3, [sp, #12]
 8009b30:	bfb8      	it	lt
 8009b32:	2600      	movlt	r6, #0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	bfb7      	itett	lt
 8009b38:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009b3c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009b40:	1a9d      	sublt	r5, r3, r2
 8009b42:	2300      	movlt	r3, #0
 8009b44:	e734      	b.n	80099b0 <_dtoa_r+0x720>
 8009b46:	9e07      	ldr	r6, [sp, #28]
 8009b48:	9d04      	ldr	r5, [sp, #16]
 8009b4a:	9f08      	ldr	r7, [sp, #32]
 8009b4c:	e73b      	b.n	80099c6 <_dtoa_r+0x736>
 8009b4e:	9a07      	ldr	r2, [sp, #28]
 8009b50:	e767      	b.n	8009a22 <_dtoa_r+0x792>
 8009b52:	9b06      	ldr	r3, [sp, #24]
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	dc18      	bgt.n	8009b8a <_dtoa_r+0x8fa>
 8009b58:	f1ba 0f00 	cmp.w	sl, #0
 8009b5c:	d115      	bne.n	8009b8a <_dtoa_r+0x8fa>
 8009b5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b62:	b993      	cbnz	r3, 8009b8a <_dtoa_r+0x8fa>
 8009b64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b68:	0d1b      	lsrs	r3, r3, #20
 8009b6a:	051b      	lsls	r3, r3, #20
 8009b6c:	b183      	cbz	r3, 8009b90 <_dtoa_r+0x900>
 8009b6e:	9b04      	ldr	r3, [sp, #16]
 8009b70:	3301      	adds	r3, #1
 8009b72:	9304      	str	r3, [sp, #16]
 8009b74:	9b05      	ldr	r3, [sp, #20]
 8009b76:	3301      	adds	r3, #1
 8009b78:	9305      	str	r3, [sp, #20]
 8009b7a:	f04f 0801 	mov.w	r8, #1
 8009b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	f47f af6a 	bne.w	8009a5a <_dtoa_r+0x7ca>
 8009b86:	2001      	movs	r0, #1
 8009b88:	e76f      	b.n	8009a6a <_dtoa_r+0x7da>
 8009b8a:	f04f 0800 	mov.w	r8, #0
 8009b8e:	e7f6      	b.n	8009b7e <_dtoa_r+0x8ee>
 8009b90:	4698      	mov	r8, r3
 8009b92:	e7f4      	b.n	8009b7e <_dtoa_r+0x8ee>
 8009b94:	f43f af7d 	beq.w	8009a92 <_dtoa_r+0x802>
 8009b98:	4618      	mov	r0, r3
 8009b9a:	301c      	adds	r0, #28
 8009b9c:	e772      	b.n	8009a84 <_dtoa_r+0x7f4>
 8009b9e:	9b03      	ldr	r3, [sp, #12]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	dc37      	bgt.n	8009c14 <_dtoa_r+0x984>
 8009ba4:	9b06      	ldr	r3, [sp, #24]
 8009ba6:	2b02      	cmp	r3, #2
 8009ba8:	dd34      	ble.n	8009c14 <_dtoa_r+0x984>
 8009baa:	9b03      	ldr	r3, [sp, #12]
 8009bac:	9302      	str	r3, [sp, #8]
 8009bae:	9b02      	ldr	r3, [sp, #8]
 8009bb0:	b96b      	cbnz	r3, 8009bce <_dtoa_r+0x93e>
 8009bb2:	4631      	mov	r1, r6
 8009bb4:	2205      	movs	r2, #5
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f000 fe40 	bl	800a83c <__multadd>
 8009bbc:	4601      	mov	r1, r0
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	ee18 0a10 	vmov	r0, s16
 8009bc4:	f001 f8a4 	bl	800ad10 <__mcmp>
 8009bc8:	2800      	cmp	r0, #0
 8009bca:	f73f adbb 	bgt.w	8009744 <_dtoa_r+0x4b4>
 8009bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bd0:	9d01      	ldr	r5, [sp, #4]
 8009bd2:	43db      	mvns	r3, r3
 8009bd4:	9300      	str	r3, [sp, #0]
 8009bd6:	f04f 0800 	mov.w	r8, #0
 8009bda:	4631      	mov	r1, r6
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f000 fe0b 	bl	800a7f8 <_Bfree>
 8009be2:	2f00      	cmp	r7, #0
 8009be4:	f43f aea4 	beq.w	8009930 <_dtoa_r+0x6a0>
 8009be8:	f1b8 0f00 	cmp.w	r8, #0
 8009bec:	d005      	beq.n	8009bfa <_dtoa_r+0x96a>
 8009bee:	45b8      	cmp	r8, r7
 8009bf0:	d003      	beq.n	8009bfa <_dtoa_r+0x96a>
 8009bf2:	4641      	mov	r1, r8
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	f000 fdff 	bl	800a7f8 <_Bfree>
 8009bfa:	4639      	mov	r1, r7
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	f000 fdfb 	bl	800a7f8 <_Bfree>
 8009c02:	e695      	b.n	8009930 <_dtoa_r+0x6a0>
 8009c04:	2600      	movs	r6, #0
 8009c06:	4637      	mov	r7, r6
 8009c08:	e7e1      	b.n	8009bce <_dtoa_r+0x93e>
 8009c0a:	9700      	str	r7, [sp, #0]
 8009c0c:	4637      	mov	r7, r6
 8009c0e:	e599      	b.n	8009744 <_dtoa_r+0x4b4>
 8009c10:	40240000 	.word	0x40240000
 8009c14:	9b08      	ldr	r3, [sp, #32]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	f000 80ca 	beq.w	8009db0 <_dtoa_r+0xb20>
 8009c1c:	9b03      	ldr	r3, [sp, #12]
 8009c1e:	9302      	str	r3, [sp, #8]
 8009c20:	2d00      	cmp	r5, #0
 8009c22:	dd05      	ble.n	8009c30 <_dtoa_r+0x9a0>
 8009c24:	4639      	mov	r1, r7
 8009c26:	462a      	mov	r2, r5
 8009c28:	4620      	mov	r0, r4
 8009c2a:	f001 f801 	bl	800ac30 <__lshift>
 8009c2e:	4607      	mov	r7, r0
 8009c30:	f1b8 0f00 	cmp.w	r8, #0
 8009c34:	d05b      	beq.n	8009cee <_dtoa_r+0xa5e>
 8009c36:	6879      	ldr	r1, [r7, #4]
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f000 fd9d 	bl	800a778 <_Balloc>
 8009c3e:	4605      	mov	r5, r0
 8009c40:	b928      	cbnz	r0, 8009c4e <_dtoa_r+0x9be>
 8009c42:	4b87      	ldr	r3, [pc, #540]	; (8009e60 <_dtoa_r+0xbd0>)
 8009c44:	4602      	mov	r2, r0
 8009c46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009c4a:	f7ff bb3b 	b.w	80092c4 <_dtoa_r+0x34>
 8009c4e:	693a      	ldr	r2, [r7, #16]
 8009c50:	3202      	adds	r2, #2
 8009c52:	0092      	lsls	r2, r2, #2
 8009c54:	f107 010c 	add.w	r1, r7, #12
 8009c58:	300c      	adds	r0, #12
 8009c5a:	f7fd fd11 	bl	8007680 <memcpy>
 8009c5e:	2201      	movs	r2, #1
 8009c60:	4629      	mov	r1, r5
 8009c62:	4620      	mov	r0, r4
 8009c64:	f000 ffe4 	bl	800ac30 <__lshift>
 8009c68:	9b01      	ldr	r3, [sp, #4]
 8009c6a:	f103 0901 	add.w	r9, r3, #1
 8009c6e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009c72:	4413      	add	r3, r2
 8009c74:	9305      	str	r3, [sp, #20]
 8009c76:	f00a 0301 	and.w	r3, sl, #1
 8009c7a:	46b8      	mov	r8, r7
 8009c7c:	9304      	str	r3, [sp, #16]
 8009c7e:	4607      	mov	r7, r0
 8009c80:	4631      	mov	r1, r6
 8009c82:	ee18 0a10 	vmov	r0, s16
 8009c86:	f7ff fa77 	bl	8009178 <quorem>
 8009c8a:	4641      	mov	r1, r8
 8009c8c:	9002      	str	r0, [sp, #8]
 8009c8e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c92:	ee18 0a10 	vmov	r0, s16
 8009c96:	f001 f83b 	bl	800ad10 <__mcmp>
 8009c9a:	463a      	mov	r2, r7
 8009c9c:	9003      	str	r0, [sp, #12]
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f001 f851 	bl	800ad48 <__mdiff>
 8009ca6:	68c2      	ldr	r2, [r0, #12]
 8009ca8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8009cac:	4605      	mov	r5, r0
 8009cae:	bb02      	cbnz	r2, 8009cf2 <_dtoa_r+0xa62>
 8009cb0:	4601      	mov	r1, r0
 8009cb2:	ee18 0a10 	vmov	r0, s16
 8009cb6:	f001 f82b 	bl	800ad10 <__mcmp>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	9207      	str	r2, [sp, #28]
 8009cc2:	f000 fd99 	bl	800a7f8 <_Bfree>
 8009cc6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009cca:	ea43 0102 	orr.w	r1, r3, r2
 8009cce:	9b04      	ldr	r3, [sp, #16]
 8009cd0:	430b      	orrs	r3, r1
 8009cd2:	464d      	mov	r5, r9
 8009cd4:	d10f      	bne.n	8009cf6 <_dtoa_r+0xa66>
 8009cd6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009cda:	d02a      	beq.n	8009d32 <_dtoa_r+0xaa2>
 8009cdc:	9b03      	ldr	r3, [sp, #12]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	dd02      	ble.n	8009ce8 <_dtoa_r+0xa58>
 8009ce2:	9b02      	ldr	r3, [sp, #8]
 8009ce4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009ce8:	f88b a000 	strb.w	sl, [fp]
 8009cec:	e775      	b.n	8009bda <_dtoa_r+0x94a>
 8009cee:	4638      	mov	r0, r7
 8009cf0:	e7ba      	b.n	8009c68 <_dtoa_r+0x9d8>
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	e7e2      	b.n	8009cbc <_dtoa_r+0xa2c>
 8009cf6:	9b03      	ldr	r3, [sp, #12]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	db04      	blt.n	8009d06 <_dtoa_r+0xa76>
 8009cfc:	9906      	ldr	r1, [sp, #24]
 8009cfe:	430b      	orrs	r3, r1
 8009d00:	9904      	ldr	r1, [sp, #16]
 8009d02:	430b      	orrs	r3, r1
 8009d04:	d122      	bne.n	8009d4c <_dtoa_r+0xabc>
 8009d06:	2a00      	cmp	r2, #0
 8009d08:	ddee      	ble.n	8009ce8 <_dtoa_r+0xa58>
 8009d0a:	ee18 1a10 	vmov	r1, s16
 8009d0e:	2201      	movs	r2, #1
 8009d10:	4620      	mov	r0, r4
 8009d12:	f000 ff8d 	bl	800ac30 <__lshift>
 8009d16:	4631      	mov	r1, r6
 8009d18:	ee08 0a10 	vmov	s16, r0
 8009d1c:	f000 fff8 	bl	800ad10 <__mcmp>
 8009d20:	2800      	cmp	r0, #0
 8009d22:	dc03      	bgt.n	8009d2c <_dtoa_r+0xa9c>
 8009d24:	d1e0      	bne.n	8009ce8 <_dtoa_r+0xa58>
 8009d26:	f01a 0f01 	tst.w	sl, #1
 8009d2a:	d0dd      	beq.n	8009ce8 <_dtoa_r+0xa58>
 8009d2c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d30:	d1d7      	bne.n	8009ce2 <_dtoa_r+0xa52>
 8009d32:	2339      	movs	r3, #57	; 0x39
 8009d34:	f88b 3000 	strb.w	r3, [fp]
 8009d38:	462b      	mov	r3, r5
 8009d3a:	461d      	mov	r5, r3
 8009d3c:	3b01      	subs	r3, #1
 8009d3e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d42:	2a39      	cmp	r2, #57	; 0x39
 8009d44:	d071      	beq.n	8009e2a <_dtoa_r+0xb9a>
 8009d46:	3201      	adds	r2, #1
 8009d48:	701a      	strb	r2, [r3, #0]
 8009d4a:	e746      	b.n	8009bda <_dtoa_r+0x94a>
 8009d4c:	2a00      	cmp	r2, #0
 8009d4e:	dd07      	ble.n	8009d60 <_dtoa_r+0xad0>
 8009d50:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d54:	d0ed      	beq.n	8009d32 <_dtoa_r+0xaa2>
 8009d56:	f10a 0301 	add.w	r3, sl, #1
 8009d5a:	f88b 3000 	strb.w	r3, [fp]
 8009d5e:	e73c      	b.n	8009bda <_dtoa_r+0x94a>
 8009d60:	9b05      	ldr	r3, [sp, #20]
 8009d62:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009d66:	4599      	cmp	r9, r3
 8009d68:	d047      	beq.n	8009dfa <_dtoa_r+0xb6a>
 8009d6a:	ee18 1a10 	vmov	r1, s16
 8009d6e:	2300      	movs	r3, #0
 8009d70:	220a      	movs	r2, #10
 8009d72:	4620      	mov	r0, r4
 8009d74:	f000 fd62 	bl	800a83c <__multadd>
 8009d78:	45b8      	cmp	r8, r7
 8009d7a:	ee08 0a10 	vmov	s16, r0
 8009d7e:	f04f 0300 	mov.w	r3, #0
 8009d82:	f04f 020a 	mov.w	r2, #10
 8009d86:	4641      	mov	r1, r8
 8009d88:	4620      	mov	r0, r4
 8009d8a:	d106      	bne.n	8009d9a <_dtoa_r+0xb0a>
 8009d8c:	f000 fd56 	bl	800a83c <__multadd>
 8009d90:	4680      	mov	r8, r0
 8009d92:	4607      	mov	r7, r0
 8009d94:	f109 0901 	add.w	r9, r9, #1
 8009d98:	e772      	b.n	8009c80 <_dtoa_r+0x9f0>
 8009d9a:	f000 fd4f 	bl	800a83c <__multadd>
 8009d9e:	4639      	mov	r1, r7
 8009da0:	4680      	mov	r8, r0
 8009da2:	2300      	movs	r3, #0
 8009da4:	220a      	movs	r2, #10
 8009da6:	4620      	mov	r0, r4
 8009da8:	f000 fd48 	bl	800a83c <__multadd>
 8009dac:	4607      	mov	r7, r0
 8009dae:	e7f1      	b.n	8009d94 <_dtoa_r+0xb04>
 8009db0:	9b03      	ldr	r3, [sp, #12]
 8009db2:	9302      	str	r3, [sp, #8]
 8009db4:	9d01      	ldr	r5, [sp, #4]
 8009db6:	ee18 0a10 	vmov	r0, s16
 8009dba:	4631      	mov	r1, r6
 8009dbc:	f7ff f9dc 	bl	8009178 <quorem>
 8009dc0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009dc4:	9b01      	ldr	r3, [sp, #4]
 8009dc6:	f805 ab01 	strb.w	sl, [r5], #1
 8009dca:	1aea      	subs	r2, r5, r3
 8009dcc:	9b02      	ldr	r3, [sp, #8]
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	dd09      	ble.n	8009de6 <_dtoa_r+0xb56>
 8009dd2:	ee18 1a10 	vmov	r1, s16
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	220a      	movs	r2, #10
 8009dda:	4620      	mov	r0, r4
 8009ddc:	f000 fd2e 	bl	800a83c <__multadd>
 8009de0:	ee08 0a10 	vmov	s16, r0
 8009de4:	e7e7      	b.n	8009db6 <_dtoa_r+0xb26>
 8009de6:	9b02      	ldr	r3, [sp, #8]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	bfc8      	it	gt
 8009dec:	461d      	movgt	r5, r3
 8009dee:	9b01      	ldr	r3, [sp, #4]
 8009df0:	bfd8      	it	le
 8009df2:	2501      	movle	r5, #1
 8009df4:	441d      	add	r5, r3
 8009df6:	f04f 0800 	mov.w	r8, #0
 8009dfa:	ee18 1a10 	vmov	r1, s16
 8009dfe:	2201      	movs	r2, #1
 8009e00:	4620      	mov	r0, r4
 8009e02:	f000 ff15 	bl	800ac30 <__lshift>
 8009e06:	4631      	mov	r1, r6
 8009e08:	ee08 0a10 	vmov	s16, r0
 8009e0c:	f000 ff80 	bl	800ad10 <__mcmp>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	dc91      	bgt.n	8009d38 <_dtoa_r+0xaa8>
 8009e14:	d102      	bne.n	8009e1c <_dtoa_r+0xb8c>
 8009e16:	f01a 0f01 	tst.w	sl, #1
 8009e1a:	d18d      	bne.n	8009d38 <_dtoa_r+0xaa8>
 8009e1c:	462b      	mov	r3, r5
 8009e1e:	461d      	mov	r5, r3
 8009e20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e24:	2a30      	cmp	r2, #48	; 0x30
 8009e26:	d0fa      	beq.n	8009e1e <_dtoa_r+0xb8e>
 8009e28:	e6d7      	b.n	8009bda <_dtoa_r+0x94a>
 8009e2a:	9a01      	ldr	r2, [sp, #4]
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d184      	bne.n	8009d3a <_dtoa_r+0xaaa>
 8009e30:	9b00      	ldr	r3, [sp, #0]
 8009e32:	3301      	adds	r3, #1
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	2331      	movs	r3, #49	; 0x31
 8009e38:	7013      	strb	r3, [r2, #0]
 8009e3a:	e6ce      	b.n	8009bda <_dtoa_r+0x94a>
 8009e3c:	4b09      	ldr	r3, [pc, #36]	; (8009e64 <_dtoa_r+0xbd4>)
 8009e3e:	f7ff ba95 	b.w	800936c <_dtoa_r+0xdc>
 8009e42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	f47f aa6e 	bne.w	8009326 <_dtoa_r+0x96>
 8009e4a:	4b07      	ldr	r3, [pc, #28]	; (8009e68 <_dtoa_r+0xbd8>)
 8009e4c:	f7ff ba8e 	b.w	800936c <_dtoa_r+0xdc>
 8009e50:	9b02      	ldr	r3, [sp, #8]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	dcae      	bgt.n	8009db4 <_dtoa_r+0xb24>
 8009e56:	9b06      	ldr	r3, [sp, #24]
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	f73f aea8 	bgt.w	8009bae <_dtoa_r+0x91e>
 8009e5e:	e7a9      	b.n	8009db4 <_dtoa_r+0xb24>
 8009e60:	0800cab8 	.word	0x0800cab8
 8009e64:	0800c8bc 	.word	0x0800c8bc
 8009e68:	0800ca39 	.word	0x0800ca39

08009e6c <std>:
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	b510      	push	{r4, lr}
 8009e70:	4604      	mov	r4, r0
 8009e72:	e9c0 3300 	strd	r3, r3, [r0]
 8009e76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e7a:	6083      	str	r3, [r0, #8]
 8009e7c:	8181      	strh	r1, [r0, #12]
 8009e7e:	6643      	str	r3, [r0, #100]	; 0x64
 8009e80:	81c2      	strh	r2, [r0, #14]
 8009e82:	6183      	str	r3, [r0, #24]
 8009e84:	4619      	mov	r1, r3
 8009e86:	2208      	movs	r2, #8
 8009e88:	305c      	adds	r0, #92	; 0x5c
 8009e8a:	f7fd fc07 	bl	800769c <memset>
 8009e8e:	4b05      	ldr	r3, [pc, #20]	; (8009ea4 <std+0x38>)
 8009e90:	6263      	str	r3, [r4, #36]	; 0x24
 8009e92:	4b05      	ldr	r3, [pc, #20]	; (8009ea8 <std+0x3c>)
 8009e94:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e96:	4b05      	ldr	r3, [pc, #20]	; (8009eac <std+0x40>)
 8009e98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e9a:	4b05      	ldr	r3, [pc, #20]	; (8009eb0 <std+0x44>)
 8009e9c:	6224      	str	r4, [r4, #32]
 8009e9e:	6323      	str	r3, [r4, #48]	; 0x30
 8009ea0:	bd10      	pop	{r4, pc}
 8009ea2:	bf00      	nop
 8009ea4:	0800b889 	.word	0x0800b889
 8009ea8:	0800b8ab 	.word	0x0800b8ab
 8009eac:	0800b8e3 	.word	0x0800b8e3
 8009eb0:	0800b907 	.word	0x0800b907

08009eb4 <_cleanup_r>:
 8009eb4:	4901      	ldr	r1, [pc, #4]	; (8009ebc <_cleanup_r+0x8>)
 8009eb6:	f000 b8af 	b.w	800a018 <_fwalk_reent>
 8009eba:	bf00      	nop
 8009ebc:	0800bc61 	.word	0x0800bc61

08009ec0 <__sfmoreglue>:
 8009ec0:	b570      	push	{r4, r5, r6, lr}
 8009ec2:	2268      	movs	r2, #104	; 0x68
 8009ec4:	1e4d      	subs	r5, r1, #1
 8009ec6:	4355      	muls	r5, r2
 8009ec8:	460e      	mov	r6, r1
 8009eca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ece:	f001 f997 	bl	800b200 <_malloc_r>
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	b140      	cbz	r0, 8009ee8 <__sfmoreglue+0x28>
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	e9c0 1600 	strd	r1, r6, [r0]
 8009edc:	300c      	adds	r0, #12
 8009ede:	60a0      	str	r0, [r4, #8]
 8009ee0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ee4:	f7fd fbda 	bl	800769c <memset>
 8009ee8:	4620      	mov	r0, r4
 8009eea:	bd70      	pop	{r4, r5, r6, pc}

08009eec <__sfp_lock_acquire>:
 8009eec:	4801      	ldr	r0, [pc, #4]	; (8009ef4 <__sfp_lock_acquire+0x8>)
 8009eee:	f000 bc26 	b.w	800a73e <__retarget_lock_acquire_recursive>
 8009ef2:	bf00      	nop
 8009ef4:	2000047d 	.word	0x2000047d

08009ef8 <__sfp_lock_release>:
 8009ef8:	4801      	ldr	r0, [pc, #4]	; (8009f00 <__sfp_lock_release+0x8>)
 8009efa:	f000 bc21 	b.w	800a740 <__retarget_lock_release_recursive>
 8009efe:	bf00      	nop
 8009f00:	2000047d 	.word	0x2000047d

08009f04 <__sinit_lock_acquire>:
 8009f04:	4801      	ldr	r0, [pc, #4]	; (8009f0c <__sinit_lock_acquire+0x8>)
 8009f06:	f000 bc1a 	b.w	800a73e <__retarget_lock_acquire_recursive>
 8009f0a:	bf00      	nop
 8009f0c:	2000047e 	.word	0x2000047e

08009f10 <__sinit_lock_release>:
 8009f10:	4801      	ldr	r0, [pc, #4]	; (8009f18 <__sinit_lock_release+0x8>)
 8009f12:	f000 bc15 	b.w	800a740 <__retarget_lock_release_recursive>
 8009f16:	bf00      	nop
 8009f18:	2000047e 	.word	0x2000047e

08009f1c <__sinit>:
 8009f1c:	b510      	push	{r4, lr}
 8009f1e:	4604      	mov	r4, r0
 8009f20:	f7ff fff0 	bl	8009f04 <__sinit_lock_acquire>
 8009f24:	69a3      	ldr	r3, [r4, #24]
 8009f26:	b11b      	cbz	r3, 8009f30 <__sinit+0x14>
 8009f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f2c:	f7ff bff0 	b.w	8009f10 <__sinit_lock_release>
 8009f30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f34:	6523      	str	r3, [r4, #80]	; 0x50
 8009f36:	4b13      	ldr	r3, [pc, #76]	; (8009f84 <__sinit+0x68>)
 8009f38:	4a13      	ldr	r2, [pc, #76]	; (8009f88 <__sinit+0x6c>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f3e:	42a3      	cmp	r3, r4
 8009f40:	bf04      	itt	eq
 8009f42:	2301      	moveq	r3, #1
 8009f44:	61a3      	streq	r3, [r4, #24]
 8009f46:	4620      	mov	r0, r4
 8009f48:	f000 f820 	bl	8009f8c <__sfp>
 8009f4c:	6060      	str	r0, [r4, #4]
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f000 f81c 	bl	8009f8c <__sfp>
 8009f54:	60a0      	str	r0, [r4, #8]
 8009f56:	4620      	mov	r0, r4
 8009f58:	f000 f818 	bl	8009f8c <__sfp>
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	60e0      	str	r0, [r4, #12]
 8009f60:	2104      	movs	r1, #4
 8009f62:	6860      	ldr	r0, [r4, #4]
 8009f64:	f7ff ff82 	bl	8009e6c <std>
 8009f68:	68a0      	ldr	r0, [r4, #8]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	2109      	movs	r1, #9
 8009f6e:	f7ff ff7d 	bl	8009e6c <std>
 8009f72:	68e0      	ldr	r0, [r4, #12]
 8009f74:	2202      	movs	r2, #2
 8009f76:	2112      	movs	r1, #18
 8009f78:	f7ff ff78 	bl	8009e6c <std>
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	61a3      	str	r3, [r4, #24]
 8009f80:	e7d2      	b.n	8009f28 <__sinit+0xc>
 8009f82:	bf00      	nop
 8009f84:	0800c8a8 	.word	0x0800c8a8
 8009f88:	08009eb5 	.word	0x08009eb5

08009f8c <__sfp>:
 8009f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f8e:	4607      	mov	r7, r0
 8009f90:	f7ff ffac 	bl	8009eec <__sfp_lock_acquire>
 8009f94:	4b1e      	ldr	r3, [pc, #120]	; (800a010 <__sfp+0x84>)
 8009f96:	681e      	ldr	r6, [r3, #0]
 8009f98:	69b3      	ldr	r3, [r6, #24]
 8009f9a:	b913      	cbnz	r3, 8009fa2 <__sfp+0x16>
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f7ff ffbd 	bl	8009f1c <__sinit>
 8009fa2:	3648      	adds	r6, #72	; 0x48
 8009fa4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009fa8:	3b01      	subs	r3, #1
 8009faa:	d503      	bpl.n	8009fb4 <__sfp+0x28>
 8009fac:	6833      	ldr	r3, [r6, #0]
 8009fae:	b30b      	cbz	r3, 8009ff4 <__sfp+0x68>
 8009fb0:	6836      	ldr	r6, [r6, #0]
 8009fb2:	e7f7      	b.n	8009fa4 <__sfp+0x18>
 8009fb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009fb8:	b9d5      	cbnz	r5, 8009ff0 <__sfp+0x64>
 8009fba:	4b16      	ldr	r3, [pc, #88]	; (800a014 <__sfp+0x88>)
 8009fbc:	60e3      	str	r3, [r4, #12]
 8009fbe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009fc2:	6665      	str	r5, [r4, #100]	; 0x64
 8009fc4:	f000 fbba 	bl	800a73c <__retarget_lock_init_recursive>
 8009fc8:	f7ff ff96 	bl	8009ef8 <__sfp_lock_release>
 8009fcc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009fd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009fd4:	6025      	str	r5, [r4, #0]
 8009fd6:	61a5      	str	r5, [r4, #24]
 8009fd8:	2208      	movs	r2, #8
 8009fda:	4629      	mov	r1, r5
 8009fdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009fe0:	f7fd fb5c 	bl	800769c <memset>
 8009fe4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009fe8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009fec:	4620      	mov	r0, r4
 8009fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ff0:	3468      	adds	r4, #104	; 0x68
 8009ff2:	e7d9      	b.n	8009fa8 <__sfp+0x1c>
 8009ff4:	2104      	movs	r1, #4
 8009ff6:	4638      	mov	r0, r7
 8009ff8:	f7ff ff62 	bl	8009ec0 <__sfmoreglue>
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	6030      	str	r0, [r6, #0]
 800a000:	2800      	cmp	r0, #0
 800a002:	d1d5      	bne.n	8009fb0 <__sfp+0x24>
 800a004:	f7ff ff78 	bl	8009ef8 <__sfp_lock_release>
 800a008:	230c      	movs	r3, #12
 800a00a:	603b      	str	r3, [r7, #0]
 800a00c:	e7ee      	b.n	8009fec <__sfp+0x60>
 800a00e:	bf00      	nop
 800a010:	0800c8a8 	.word	0x0800c8a8
 800a014:	ffff0001 	.word	0xffff0001

0800a018 <_fwalk_reent>:
 800a018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a01c:	4606      	mov	r6, r0
 800a01e:	4688      	mov	r8, r1
 800a020:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a024:	2700      	movs	r7, #0
 800a026:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a02a:	f1b9 0901 	subs.w	r9, r9, #1
 800a02e:	d505      	bpl.n	800a03c <_fwalk_reent+0x24>
 800a030:	6824      	ldr	r4, [r4, #0]
 800a032:	2c00      	cmp	r4, #0
 800a034:	d1f7      	bne.n	800a026 <_fwalk_reent+0xe>
 800a036:	4638      	mov	r0, r7
 800a038:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a03c:	89ab      	ldrh	r3, [r5, #12]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d907      	bls.n	800a052 <_fwalk_reent+0x3a>
 800a042:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a046:	3301      	adds	r3, #1
 800a048:	d003      	beq.n	800a052 <_fwalk_reent+0x3a>
 800a04a:	4629      	mov	r1, r5
 800a04c:	4630      	mov	r0, r6
 800a04e:	47c0      	blx	r8
 800a050:	4307      	orrs	r7, r0
 800a052:	3568      	adds	r5, #104	; 0x68
 800a054:	e7e9      	b.n	800a02a <_fwalk_reent+0x12>

0800a056 <rshift>:
 800a056:	6903      	ldr	r3, [r0, #16]
 800a058:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a05c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a060:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a064:	f100 0414 	add.w	r4, r0, #20
 800a068:	dd45      	ble.n	800a0f6 <rshift+0xa0>
 800a06a:	f011 011f 	ands.w	r1, r1, #31
 800a06e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a072:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a076:	d10c      	bne.n	800a092 <rshift+0x3c>
 800a078:	f100 0710 	add.w	r7, r0, #16
 800a07c:	4629      	mov	r1, r5
 800a07e:	42b1      	cmp	r1, r6
 800a080:	d334      	bcc.n	800a0ec <rshift+0x96>
 800a082:	1a9b      	subs	r3, r3, r2
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	1eea      	subs	r2, r5, #3
 800a088:	4296      	cmp	r6, r2
 800a08a:	bf38      	it	cc
 800a08c:	2300      	movcc	r3, #0
 800a08e:	4423      	add	r3, r4
 800a090:	e015      	b.n	800a0be <rshift+0x68>
 800a092:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a096:	f1c1 0820 	rsb	r8, r1, #32
 800a09a:	40cf      	lsrs	r7, r1
 800a09c:	f105 0e04 	add.w	lr, r5, #4
 800a0a0:	46a1      	mov	r9, r4
 800a0a2:	4576      	cmp	r6, lr
 800a0a4:	46f4      	mov	ip, lr
 800a0a6:	d815      	bhi.n	800a0d4 <rshift+0x7e>
 800a0a8:	1a9a      	subs	r2, r3, r2
 800a0aa:	0092      	lsls	r2, r2, #2
 800a0ac:	3a04      	subs	r2, #4
 800a0ae:	3501      	adds	r5, #1
 800a0b0:	42ae      	cmp	r6, r5
 800a0b2:	bf38      	it	cc
 800a0b4:	2200      	movcc	r2, #0
 800a0b6:	18a3      	adds	r3, r4, r2
 800a0b8:	50a7      	str	r7, [r4, r2]
 800a0ba:	b107      	cbz	r7, 800a0be <rshift+0x68>
 800a0bc:	3304      	adds	r3, #4
 800a0be:	1b1a      	subs	r2, r3, r4
 800a0c0:	42a3      	cmp	r3, r4
 800a0c2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a0c6:	bf08      	it	eq
 800a0c8:	2300      	moveq	r3, #0
 800a0ca:	6102      	str	r2, [r0, #16]
 800a0cc:	bf08      	it	eq
 800a0ce:	6143      	streq	r3, [r0, #20]
 800a0d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0d4:	f8dc c000 	ldr.w	ip, [ip]
 800a0d8:	fa0c fc08 	lsl.w	ip, ip, r8
 800a0dc:	ea4c 0707 	orr.w	r7, ip, r7
 800a0e0:	f849 7b04 	str.w	r7, [r9], #4
 800a0e4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a0e8:	40cf      	lsrs	r7, r1
 800a0ea:	e7da      	b.n	800a0a2 <rshift+0x4c>
 800a0ec:	f851 cb04 	ldr.w	ip, [r1], #4
 800a0f0:	f847 cf04 	str.w	ip, [r7, #4]!
 800a0f4:	e7c3      	b.n	800a07e <rshift+0x28>
 800a0f6:	4623      	mov	r3, r4
 800a0f8:	e7e1      	b.n	800a0be <rshift+0x68>

0800a0fa <__hexdig_fun>:
 800a0fa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a0fe:	2b09      	cmp	r3, #9
 800a100:	d802      	bhi.n	800a108 <__hexdig_fun+0xe>
 800a102:	3820      	subs	r0, #32
 800a104:	b2c0      	uxtb	r0, r0
 800a106:	4770      	bx	lr
 800a108:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a10c:	2b05      	cmp	r3, #5
 800a10e:	d801      	bhi.n	800a114 <__hexdig_fun+0x1a>
 800a110:	3847      	subs	r0, #71	; 0x47
 800a112:	e7f7      	b.n	800a104 <__hexdig_fun+0xa>
 800a114:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a118:	2b05      	cmp	r3, #5
 800a11a:	d801      	bhi.n	800a120 <__hexdig_fun+0x26>
 800a11c:	3827      	subs	r0, #39	; 0x27
 800a11e:	e7f1      	b.n	800a104 <__hexdig_fun+0xa>
 800a120:	2000      	movs	r0, #0
 800a122:	4770      	bx	lr

0800a124 <__gethex>:
 800a124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a128:	ed2d 8b02 	vpush	{d8}
 800a12c:	b089      	sub	sp, #36	; 0x24
 800a12e:	ee08 0a10 	vmov	s16, r0
 800a132:	9304      	str	r3, [sp, #16]
 800a134:	4bb4      	ldr	r3, [pc, #720]	; (800a408 <__gethex+0x2e4>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	9301      	str	r3, [sp, #4]
 800a13a:	4618      	mov	r0, r3
 800a13c:	468b      	mov	fp, r1
 800a13e:	4690      	mov	r8, r2
 800a140:	f7f6 f85e 	bl	8000200 <strlen>
 800a144:	9b01      	ldr	r3, [sp, #4]
 800a146:	f8db 2000 	ldr.w	r2, [fp]
 800a14a:	4403      	add	r3, r0
 800a14c:	4682      	mov	sl, r0
 800a14e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a152:	9305      	str	r3, [sp, #20]
 800a154:	1c93      	adds	r3, r2, #2
 800a156:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a15a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a15e:	32fe      	adds	r2, #254	; 0xfe
 800a160:	18d1      	adds	r1, r2, r3
 800a162:	461f      	mov	r7, r3
 800a164:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a168:	9100      	str	r1, [sp, #0]
 800a16a:	2830      	cmp	r0, #48	; 0x30
 800a16c:	d0f8      	beq.n	800a160 <__gethex+0x3c>
 800a16e:	f7ff ffc4 	bl	800a0fa <__hexdig_fun>
 800a172:	4604      	mov	r4, r0
 800a174:	2800      	cmp	r0, #0
 800a176:	d13a      	bne.n	800a1ee <__gethex+0xca>
 800a178:	9901      	ldr	r1, [sp, #4]
 800a17a:	4652      	mov	r2, sl
 800a17c:	4638      	mov	r0, r7
 800a17e:	f001 fbc6 	bl	800b90e <strncmp>
 800a182:	4605      	mov	r5, r0
 800a184:	2800      	cmp	r0, #0
 800a186:	d168      	bne.n	800a25a <__gethex+0x136>
 800a188:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a18c:	eb07 060a 	add.w	r6, r7, sl
 800a190:	f7ff ffb3 	bl	800a0fa <__hexdig_fun>
 800a194:	2800      	cmp	r0, #0
 800a196:	d062      	beq.n	800a25e <__gethex+0x13a>
 800a198:	4633      	mov	r3, r6
 800a19a:	7818      	ldrb	r0, [r3, #0]
 800a19c:	2830      	cmp	r0, #48	; 0x30
 800a19e:	461f      	mov	r7, r3
 800a1a0:	f103 0301 	add.w	r3, r3, #1
 800a1a4:	d0f9      	beq.n	800a19a <__gethex+0x76>
 800a1a6:	f7ff ffa8 	bl	800a0fa <__hexdig_fun>
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	fab0 f480 	clz	r4, r0
 800a1b0:	0964      	lsrs	r4, r4, #5
 800a1b2:	4635      	mov	r5, r6
 800a1b4:	9300      	str	r3, [sp, #0]
 800a1b6:	463a      	mov	r2, r7
 800a1b8:	4616      	mov	r6, r2
 800a1ba:	3201      	adds	r2, #1
 800a1bc:	7830      	ldrb	r0, [r6, #0]
 800a1be:	f7ff ff9c 	bl	800a0fa <__hexdig_fun>
 800a1c2:	2800      	cmp	r0, #0
 800a1c4:	d1f8      	bne.n	800a1b8 <__gethex+0x94>
 800a1c6:	9901      	ldr	r1, [sp, #4]
 800a1c8:	4652      	mov	r2, sl
 800a1ca:	4630      	mov	r0, r6
 800a1cc:	f001 fb9f 	bl	800b90e <strncmp>
 800a1d0:	b980      	cbnz	r0, 800a1f4 <__gethex+0xd0>
 800a1d2:	b94d      	cbnz	r5, 800a1e8 <__gethex+0xc4>
 800a1d4:	eb06 050a 	add.w	r5, r6, sl
 800a1d8:	462a      	mov	r2, r5
 800a1da:	4616      	mov	r6, r2
 800a1dc:	3201      	adds	r2, #1
 800a1de:	7830      	ldrb	r0, [r6, #0]
 800a1e0:	f7ff ff8b 	bl	800a0fa <__hexdig_fun>
 800a1e4:	2800      	cmp	r0, #0
 800a1e6:	d1f8      	bne.n	800a1da <__gethex+0xb6>
 800a1e8:	1bad      	subs	r5, r5, r6
 800a1ea:	00ad      	lsls	r5, r5, #2
 800a1ec:	e004      	b.n	800a1f8 <__gethex+0xd4>
 800a1ee:	2400      	movs	r4, #0
 800a1f0:	4625      	mov	r5, r4
 800a1f2:	e7e0      	b.n	800a1b6 <__gethex+0x92>
 800a1f4:	2d00      	cmp	r5, #0
 800a1f6:	d1f7      	bne.n	800a1e8 <__gethex+0xc4>
 800a1f8:	7833      	ldrb	r3, [r6, #0]
 800a1fa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a1fe:	2b50      	cmp	r3, #80	; 0x50
 800a200:	d13b      	bne.n	800a27a <__gethex+0x156>
 800a202:	7873      	ldrb	r3, [r6, #1]
 800a204:	2b2b      	cmp	r3, #43	; 0x2b
 800a206:	d02c      	beq.n	800a262 <__gethex+0x13e>
 800a208:	2b2d      	cmp	r3, #45	; 0x2d
 800a20a:	d02e      	beq.n	800a26a <__gethex+0x146>
 800a20c:	1c71      	adds	r1, r6, #1
 800a20e:	f04f 0900 	mov.w	r9, #0
 800a212:	7808      	ldrb	r0, [r1, #0]
 800a214:	f7ff ff71 	bl	800a0fa <__hexdig_fun>
 800a218:	1e43      	subs	r3, r0, #1
 800a21a:	b2db      	uxtb	r3, r3
 800a21c:	2b18      	cmp	r3, #24
 800a21e:	d82c      	bhi.n	800a27a <__gethex+0x156>
 800a220:	f1a0 0210 	sub.w	r2, r0, #16
 800a224:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a228:	f7ff ff67 	bl	800a0fa <__hexdig_fun>
 800a22c:	1e43      	subs	r3, r0, #1
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	2b18      	cmp	r3, #24
 800a232:	d91d      	bls.n	800a270 <__gethex+0x14c>
 800a234:	f1b9 0f00 	cmp.w	r9, #0
 800a238:	d000      	beq.n	800a23c <__gethex+0x118>
 800a23a:	4252      	negs	r2, r2
 800a23c:	4415      	add	r5, r2
 800a23e:	f8cb 1000 	str.w	r1, [fp]
 800a242:	b1e4      	cbz	r4, 800a27e <__gethex+0x15a>
 800a244:	9b00      	ldr	r3, [sp, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	bf14      	ite	ne
 800a24a:	2700      	movne	r7, #0
 800a24c:	2706      	moveq	r7, #6
 800a24e:	4638      	mov	r0, r7
 800a250:	b009      	add	sp, #36	; 0x24
 800a252:	ecbd 8b02 	vpop	{d8}
 800a256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a25a:	463e      	mov	r6, r7
 800a25c:	4625      	mov	r5, r4
 800a25e:	2401      	movs	r4, #1
 800a260:	e7ca      	b.n	800a1f8 <__gethex+0xd4>
 800a262:	f04f 0900 	mov.w	r9, #0
 800a266:	1cb1      	adds	r1, r6, #2
 800a268:	e7d3      	b.n	800a212 <__gethex+0xee>
 800a26a:	f04f 0901 	mov.w	r9, #1
 800a26e:	e7fa      	b.n	800a266 <__gethex+0x142>
 800a270:	230a      	movs	r3, #10
 800a272:	fb03 0202 	mla	r2, r3, r2, r0
 800a276:	3a10      	subs	r2, #16
 800a278:	e7d4      	b.n	800a224 <__gethex+0x100>
 800a27a:	4631      	mov	r1, r6
 800a27c:	e7df      	b.n	800a23e <__gethex+0x11a>
 800a27e:	1bf3      	subs	r3, r6, r7
 800a280:	3b01      	subs	r3, #1
 800a282:	4621      	mov	r1, r4
 800a284:	2b07      	cmp	r3, #7
 800a286:	dc0b      	bgt.n	800a2a0 <__gethex+0x17c>
 800a288:	ee18 0a10 	vmov	r0, s16
 800a28c:	f000 fa74 	bl	800a778 <_Balloc>
 800a290:	4604      	mov	r4, r0
 800a292:	b940      	cbnz	r0, 800a2a6 <__gethex+0x182>
 800a294:	4b5d      	ldr	r3, [pc, #372]	; (800a40c <__gethex+0x2e8>)
 800a296:	4602      	mov	r2, r0
 800a298:	21de      	movs	r1, #222	; 0xde
 800a29a:	485d      	ldr	r0, [pc, #372]	; (800a410 <__gethex+0x2ec>)
 800a29c:	f001 fc2c 	bl	800baf8 <__assert_func>
 800a2a0:	3101      	adds	r1, #1
 800a2a2:	105b      	asrs	r3, r3, #1
 800a2a4:	e7ee      	b.n	800a284 <__gethex+0x160>
 800a2a6:	f100 0914 	add.w	r9, r0, #20
 800a2aa:	f04f 0b00 	mov.w	fp, #0
 800a2ae:	f1ca 0301 	rsb	r3, sl, #1
 800a2b2:	f8cd 9008 	str.w	r9, [sp, #8]
 800a2b6:	f8cd b000 	str.w	fp, [sp]
 800a2ba:	9306      	str	r3, [sp, #24]
 800a2bc:	42b7      	cmp	r7, r6
 800a2be:	d340      	bcc.n	800a342 <__gethex+0x21e>
 800a2c0:	9802      	ldr	r0, [sp, #8]
 800a2c2:	9b00      	ldr	r3, [sp, #0]
 800a2c4:	f840 3b04 	str.w	r3, [r0], #4
 800a2c8:	eba0 0009 	sub.w	r0, r0, r9
 800a2cc:	1080      	asrs	r0, r0, #2
 800a2ce:	0146      	lsls	r6, r0, #5
 800a2d0:	6120      	str	r0, [r4, #16]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f000 fb42 	bl	800a95c <__hi0bits>
 800a2d8:	1a30      	subs	r0, r6, r0
 800a2da:	f8d8 6000 	ldr.w	r6, [r8]
 800a2de:	42b0      	cmp	r0, r6
 800a2e0:	dd63      	ble.n	800a3aa <__gethex+0x286>
 800a2e2:	1b87      	subs	r7, r0, r6
 800a2e4:	4639      	mov	r1, r7
 800a2e6:	4620      	mov	r0, r4
 800a2e8:	f000 fee6 	bl	800b0b8 <__any_on>
 800a2ec:	4682      	mov	sl, r0
 800a2ee:	b1a8      	cbz	r0, 800a31c <__gethex+0x1f8>
 800a2f0:	1e7b      	subs	r3, r7, #1
 800a2f2:	1159      	asrs	r1, r3, #5
 800a2f4:	f003 021f 	and.w	r2, r3, #31
 800a2f8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a2fc:	f04f 0a01 	mov.w	sl, #1
 800a300:	fa0a f202 	lsl.w	r2, sl, r2
 800a304:	420a      	tst	r2, r1
 800a306:	d009      	beq.n	800a31c <__gethex+0x1f8>
 800a308:	4553      	cmp	r3, sl
 800a30a:	dd05      	ble.n	800a318 <__gethex+0x1f4>
 800a30c:	1eb9      	subs	r1, r7, #2
 800a30e:	4620      	mov	r0, r4
 800a310:	f000 fed2 	bl	800b0b8 <__any_on>
 800a314:	2800      	cmp	r0, #0
 800a316:	d145      	bne.n	800a3a4 <__gethex+0x280>
 800a318:	f04f 0a02 	mov.w	sl, #2
 800a31c:	4639      	mov	r1, r7
 800a31e:	4620      	mov	r0, r4
 800a320:	f7ff fe99 	bl	800a056 <rshift>
 800a324:	443d      	add	r5, r7
 800a326:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a32a:	42ab      	cmp	r3, r5
 800a32c:	da4c      	bge.n	800a3c8 <__gethex+0x2a4>
 800a32e:	ee18 0a10 	vmov	r0, s16
 800a332:	4621      	mov	r1, r4
 800a334:	f000 fa60 	bl	800a7f8 <_Bfree>
 800a338:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a33a:	2300      	movs	r3, #0
 800a33c:	6013      	str	r3, [r2, #0]
 800a33e:	27a3      	movs	r7, #163	; 0xa3
 800a340:	e785      	b.n	800a24e <__gethex+0x12a>
 800a342:	1e73      	subs	r3, r6, #1
 800a344:	9a05      	ldr	r2, [sp, #20]
 800a346:	9303      	str	r3, [sp, #12]
 800a348:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d019      	beq.n	800a384 <__gethex+0x260>
 800a350:	f1bb 0f20 	cmp.w	fp, #32
 800a354:	d107      	bne.n	800a366 <__gethex+0x242>
 800a356:	9b02      	ldr	r3, [sp, #8]
 800a358:	9a00      	ldr	r2, [sp, #0]
 800a35a:	f843 2b04 	str.w	r2, [r3], #4
 800a35e:	9302      	str	r3, [sp, #8]
 800a360:	2300      	movs	r3, #0
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	469b      	mov	fp, r3
 800a366:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a36a:	f7ff fec6 	bl	800a0fa <__hexdig_fun>
 800a36e:	9b00      	ldr	r3, [sp, #0]
 800a370:	f000 000f 	and.w	r0, r0, #15
 800a374:	fa00 f00b 	lsl.w	r0, r0, fp
 800a378:	4303      	orrs	r3, r0
 800a37a:	9300      	str	r3, [sp, #0]
 800a37c:	f10b 0b04 	add.w	fp, fp, #4
 800a380:	9b03      	ldr	r3, [sp, #12]
 800a382:	e00d      	b.n	800a3a0 <__gethex+0x27c>
 800a384:	9b03      	ldr	r3, [sp, #12]
 800a386:	9a06      	ldr	r2, [sp, #24]
 800a388:	4413      	add	r3, r2
 800a38a:	42bb      	cmp	r3, r7
 800a38c:	d3e0      	bcc.n	800a350 <__gethex+0x22c>
 800a38e:	4618      	mov	r0, r3
 800a390:	9901      	ldr	r1, [sp, #4]
 800a392:	9307      	str	r3, [sp, #28]
 800a394:	4652      	mov	r2, sl
 800a396:	f001 faba 	bl	800b90e <strncmp>
 800a39a:	9b07      	ldr	r3, [sp, #28]
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d1d7      	bne.n	800a350 <__gethex+0x22c>
 800a3a0:	461e      	mov	r6, r3
 800a3a2:	e78b      	b.n	800a2bc <__gethex+0x198>
 800a3a4:	f04f 0a03 	mov.w	sl, #3
 800a3a8:	e7b8      	b.n	800a31c <__gethex+0x1f8>
 800a3aa:	da0a      	bge.n	800a3c2 <__gethex+0x29e>
 800a3ac:	1a37      	subs	r7, r6, r0
 800a3ae:	4621      	mov	r1, r4
 800a3b0:	ee18 0a10 	vmov	r0, s16
 800a3b4:	463a      	mov	r2, r7
 800a3b6:	f000 fc3b 	bl	800ac30 <__lshift>
 800a3ba:	1bed      	subs	r5, r5, r7
 800a3bc:	4604      	mov	r4, r0
 800a3be:	f100 0914 	add.w	r9, r0, #20
 800a3c2:	f04f 0a00 	mov.w	sl, #0
 800a3c6:	e7ae      	b.n	800a326 <__gethex+0x202>
 800a3c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a3cc:	42a8      	cmp	r0, r5
 800a3ce:	dd72      	ble.n	800a4b6 <__gethex+0x392>
 800a3d0:	1b45      	subs	r5, r0, r5
 800a3d2:	42ae      	cmp	r6, r5
 800a3d4:	dc36      	bgt.n	800a444 <__gethex+0x320>
 800a3d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a3da:	2b02      	cmp	r3, #2
 800a3dc:	d02a      	beq.n	800a434 <__gethex+0x310>
 800a3de:	2b03      	cmp	r3, #3
 800a3e0:	d02c      	beq.n	800a43c <__gethex+0x318>
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d11c      	bne.n	800a420 <__gethex+0x2fc>
 800a3e6:	42ae      	cmp	r6, r5
 800a3e8:	d11a      	bne.n	800a420 <__gethex+0x2fc>
 800a3ea:	2e01      	cmp	r6, #1
 800a3ec:	d112      	bne.n	800a414 <__gethex+0x2f0>
 800a3ee:	9a04      	ldr	r2, [sp, #16]
 800a3f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a3f4:	6013      	str	r3, [r2, #0]
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	6123      	str	r3, [r4, #16]
 800a3fa:	f8c9 3000 	str.w	r3, [r9]
 800a3fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a400:	2762      	movs	r7, #98	; 0x62
 800a402:	601c      	str	r4, [r3, #0]
 800a404:	e723      	b.n	800a24e <__gethex+0x12a>
 800a406:	bf00      	nop
 800a408:	0800cb94 	.word	0x0800cb94
 800a40c:	0800cab8 	.word	0x0800cab8
 800a410:	0800cb2c 	.word	0x0800cb2c
 800a414:	1e71      	subs	r1, r6, #1
 800a416:	4620      	mov	r0, r4
 800a418:	f000 fe4e 	bl	800b0b8 <__any_on>
 800a41c:	2800      	cmp	r0, #0
 800a41e:	d1e6      	bne.n	800a3ee <__gethex+0x2ca>
 800a420:	ee18 0a10 	vmov	r0, s16
 800a424:	4621      	mov	r1, r4
 800a426:	f000 f9e7 	bl	800a7f8 <_Bfree>
 800a42a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a42c:	2300      	movs	r3, #0
 800a42e:	6013      	str	r3, [r2, #0]
 800a430:	2750      	movs	r7, #80	; 0x50
 800a432:	e70c      	b.n	800a24e <__gethex+0x12a>
 800a434:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a436:	2b00      	cmp	r3, #0
 800a438:	d1f2      	bne.n	800a420 <__gethex+0x2fc>
 800a43a:	e7d8      	b.n	800a3ee <__gethex+0x2ca>
 800a43c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1d5      	bne.n	800a3ee <__gethex+0x2ca>
 800a442:	e7ed      	b.n	800a420 <__gethex+0x2fc>
 800a444:	1e6f      	subs	r7, r5, #1
 800a446:	f1ba 0f00 	cmp.w	sl, #0
 800a44a:	d131      	bne.n	800a4b0 <__gethex+0x38c>
 800a44c:	b127      	cbz	r7, 800a458 <__gethex+0x334>
 800a44e:	4639      	mov	r1, r7
 800a450:	4620      	mov	r0, r4
 800a452:	f000 fe31 	bl	800b0b8 <__any_on>
 800a456:	4682      	mov	sl, r0
 800a458:	117b      	asrs	r3, r7, #5
 800a45a:	2101      	movs	r1, #1
 800a45c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a460:	f007 071f 	and.w	r7, r7, #31
 800a464:	fa01 f707 	lsl.w	r7, r1, r7
 800a468:	421f      	tst	r7, r3
 800a46a:	4629      	mov	r1, r5
 800a46c:	4620      	mov	r0, r4
 800a46e:	bf18      	it	ne
 800a470:	f04a 0a02 	orrne.w	sl, sl, #2
 800a474:	1b76      	subs	r6, r6, r5
 800a476:	f7ff fdee 	bl	800a056 <rshift>
 800a47a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a47e:	2702      	movs	r7, #2
 800a480:	f1ba 0f00 	cmp.w	sl, #0
 800a484:	d048      	beq.n	800a518 <__gethex+0x3f4>
 800a486:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a48a:	2b02      	cmp	r3, #2
 800a48c:	d015      	beq.n	800a4ba <__gethex+0x396>
 800a48e:	2b03      	cmp	r3, #3
 800a490:	d017      	beq.n	800a4c2 <__gethex+0x39e>
 800a492:	2b01      	cmp	r3, #1
 800a494:	d109      	bne.n	800a4aa <__gethex+0x386>
 800a496:	f01a 0f02 	tst.w	sl, #2
 800a49a:	d006      	beq.n	800a4aa <__gethex+0x386>
 800a49c:	f8d9 0000 	ldr.w	r0, [r9]
 800a4a0:	ea4a 0a00 	orr.w	sl, sl, r0
 800a4a4:	f01a 0f01 	tst.w	sl, #1
 800a4a8:	d10e      	bne.n	800a4c8 <__gethex+0x3a4>
 800a4aa:	f047 0710 	orr.w	r7, r7, #16
 800a4ae:	e033      	b.n	800a518 <__gethex+0x3f4>
 800a4b0:	f04f 0a01 	mov.w	sl, #1
 800a4b4:	e7d0      	b.n	800a458 <__gethex+0x334>
 800a4b6:	2701      	movs	r7, #1
 800a4b8:	e7e2      	b.n	800a480 <__gethex+0x35c>
 800a4ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4bc:	f1c3 0301 	rsb	r3, r3, #1
 800a4c0:	9315      	str	r3, [sp, #84]	; 0x54
 800a4c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d0f0      	beq.n	800a4aa <__gethex+0x386>
 800a4c8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a4cc:	f104 0314 	add.w	r3, r4, #20
 800a4d0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a4d4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a4d8:	f04f 0c00 	mov.w	ip, #0
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4e2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800a4e6:	d01c      	beq.n	800a522 <__gethex+0x3fe>
 800a4e8:	3201      	adds	r2, #1
 800a4ea:	6002      	str	r2, [r0, #0]
 800a4ec:	2f02      	cmp	r7, #2
 800a4ee:	f104 0314 	add.w	r3, r4, #20
 800a4f2:	d13f      	bne.n	800a574 <__gethex+0x450>
 800a4f4:	f8d8 2000 	ldr.w	r2, [r8]
 800a4f8:	3a01      	subs	r2, #1
 800a4fa:	42b2      	cmp	r2, r6
 800a4fc:	d10a      	bne.n	800a514 <__gethex+0x3f0>
 800a4fe:	1171      	asrs	r1, r6, #5
 800a500:	2201      	movs	r2, #1
 800a502:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a506:	f006 061f 	and.w	r6, r6, #31
 800a50a:	fa02 f606 	lsl.w	r6, r2, r6
 800a50e:	421e      	tst	r6, r3
 800a510:	bf18      	it	ne
 800a512:	4617      	movne	r7, r2
 800a514:	f047 0720 	orr.w	r7, r7, #32
 800a518:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a51a:	601c      	str	r4, [r3, #0]
 800a51c:	9b04      	ldr	r3, [sp, #16]
 800a51e:	601d      	str	r5, [r3, #0]
 800a520:	e695      	b.n	800a24e <__gethex+0x12a>
 800a522:	4299      	cmp	r1, r3
 800a524:	f843 cc04 	str.w	ip, [r3, #-4]
 800a528:	d8d8      	bhi.n	800a4dc <__gethex+0x3b8>
 800a52a:	68a3      	ldr	r3, [r4, #8]
 800a52c:	459b      	cmp	fp, r3
 800a52e:	db19      	blt.n	800a564 <__gethex+0x440>
 800a530:	6861      	ldr	r1, [r4, #4]
 800a532:	ee18 0a10 	vmov	r0, s16
 800a536:	3101      	adds	r1, #1
 800a538:	f000 f91e 	bl	800a778 <_Balloc>
 800a53c:	4681      	mov	r9, r0
 800a53e:	b918      	cbnz	r0, 800a548 <__gethex+0x424>
 800a540:	4b1a      	ldr	r3, [pc, #104]	; (800a5ac <__gethex+0x488>)
 800a542:	4602      	mov	r2, r0
 800a544:	2184      	movs	r1, #132	; 0x84
 800a546:	e6a8      	b.n	800a29a <__gethex+0x176>
 800a548:	6922      	ldr	r2, [r4, #16]
 800a54a:	3202      	adds	r2, #2
 800a54c:	f104 010c 	add.w	r1, r4, #12
 800a550:	0092      	lsls	r2, r2, #2
 800a552:	300c      	adds	r0, #12
 800a554:	f7fd f894 	bl	8007680 <memcpy>
 800a558:	4621      	mov	r1, r4
 800a55a:	ee18 0a10 	vmov	r0, s16
 800a55e:	f000 f94b 	bl	800a7f8 <_Bfree>
 800a562:	464c      	mov	r4, r9
 800a564:	6923      	ldr	r3, [r4, #16]
 800a566:	1c5a      	adds	r2, r3, #1
 800a568:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a56c:	6122      	str	r2, [r4, #16]
 800a56e:	2201      	movs	r2, #1
 800a570:	615a      	str	r2, [r3, #20]
 800a572:	e7bb      	b.n	800a4ec <__gethex+0x3c8>
 800a574:	6922      	ldr	r2, [r4, #16]
 800a576:	455a      	cmp	r2, fp
 800a578:	dd0b      	ble.n	800a592 <__gethex+0x46e>
 800a57a:	2101      	movs	r1, #1
 800a57c:	4620      	mov	r0, r4
 800a57e:	f7ff fd6a 	bl	800a056 <rshift>
 800a582:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a586:	3501      	adds	r5, #1
 800a588:	42ab      	cmp	r3, r5
 800a58a:	f6ff aed0 	blt.w	800a32e <__gethex+0x20a>
 800a58e:	2701      	movs	r7, #1
 800a590:	e7c0      	b.n	800a514 <__gethex+0x3f0>
 800a592:	f016 061f 	ands.w	r6, r6, #31
 800a596:	d0fa      	beq.n	800a58e <__gethex+0x46a>
 800a598:	4453      	add	r3, sl
 800a59a:	f1c6 0620 	rsb	r6, r6, #32
 800a59e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a5a2:	f000 f9db 	bl	800a95c <__hi0bits>
 800a5a6:	42b0      	cmp	r0, r6
 800a5a8:	dbe7      	blt.n	800a57a <__gethex+0x456>
 800a5aa:	e7f0      	b.n	800a58e <__gethex+0x46a>
 800a5ac:	0800cab8 	.word	0x0800cab8

0800a5b0 <L_shift>:
 800a5b0:	f1c2 0208 	rsb	r2, r2, #8
 800a5b4:	0092      	lsls	r2, r2, #2
 800a5b6:	b570      	push	{r4, r5, r6, lr}
 800a5b8:	f1c2 0620 	rsb	r6, r2, #32
 800a5bc:	6843      	ldr	r3, [r0, #4]
 800a5be:	6804      	ldr	r4, [r0, #0]
 800a5c0:	fa03 f506 	lsl.w	r5, r3, r6
 800a5c4:	432c      	orrs	r4, r5
 800a5c6:	40d3      	lsrs	r3, r2
 800a5c8:	6004      	str	r4, [r0, #0]
 800a5ca:	f840 3f04 	str.w	r3, [r0, #4]!
 800a5ce:	4288      	cmp	r0, r1
 800a5d0:	d3f4      	bcc.n	800a5bc <L_shift+0xc>
 800a5d2:	bd70      	pop	{r4, r5, r6, pc}

0800a5d4 <__match>:
 800a5d4:	b530      	push	{r4, r5, lr}
 800a5d6:	6803      	ldr	r3, [r0, #0]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5de:	b914      	cbnz	r4, 800a5e6 <__match+0x12>
 800a5e0:	6003      	str	r3, [r0, #0]
 800a5e2:	2001      	movs	r0, #1
 800a5e4:	bd30      	pop	{r4, r5, pc}
 800a5e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5ea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a5ee:	2d19      	cmp	r5, #25
 800a5f0:	bf98      	it	ls
 800a5f2:	3220      	addls	r2, #32
 800a5f4:	42a2      	cmp	r2, r4
 800a5f6:	d0f0      	beq.n	800a5da <__match+0x6>
 800a5f8:	2000      	movs	r0, #0
 800a5fa:	e7f3      	b.n	800a5e4 <__match+0x10>

0800a5fc <__hexnan>:
 800a5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a600:	680b      	ldr	r3, [r1, #0]
 800a602:	115e      	asrs	r6, r3, #5
 800a604:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a608:	f013 031f 	ands.w	r3, r3, #31
 800a60c:	b087      	sub	sp, #28
 800a60e:	bf18      	it	ne
 800a610:	3604      	addne	r6, #4
 800a612:	2500      	movs	r5, #0
 800a614:	1f37      	subs	r7, r6, #4
 800a616:	4690      	mov	r8, r2
 800a618:	6802      	ldr	r2, [r0, #0]
 800a61a:	9301      	str	r3, [sp, #4]
 800a61c:	4682      	mov	sl, r0
 800a61e:	f846 5c04 	str.w	r5, [r6, #-4]
 800a622:	46b9      	mov	r9, r7
 800a624:	463c      	mov	r4, r7
 800a626:	9502      	str	r5, [sp, #8]
 800a628:	46ab      	mov	fp, r5
 800a62a:	7851      	ldrb	r1, [r2, #1]
 800a62c:	1c53      	adds	r3, r2, #1
 800a62e:	9303      	str	r3, [sp, #12]
 800a630:	b341      	cbz	r1, 800a684 <__hexnan+0x88>
 800a632:	4608      	mov	r0, r1
 800a634:	9205      	str	r2, [sp, #20]
 800a636:	9104      	str	r1, [sp, #16]
 800a638:	f7ff fd5f 	bl	800a0fa <__hexdig_fun>
 800a63c:	2800      	cmp	r0, #0
 800a63e:	d14f      	bne.n	800a6e0 <__hexnan+0xe4>
 800a640:	9904      	ldr	r1, [sp, #16]
 800a642:	9a05      	ldr	r2, [sp, #20]
 800a644:	2920      	cmp	r1, #32
 800a646:	d818      	bhi.n	800a67a <__hexnan+0x7e>
 800a648:	9b02      	ldr	r3, [sp, #8]
 800a64a:	459b      	cmp	fp, r3
 800a64c:	dd13      	ble.n	800a676 <__hexnan+0x7a>
 800a64e:	454c      	cmp	r4, r9
 800a650:	d206      	bcs.n	800a660 <__hexnan+0x64>
 800a652:	2d07      	cmp	r5, #7
 800a654:	dc04      	bgt.n	800a660 <__hexnan+0x64>
 800a656:	462a      	mov	r2, r5
 800a658:	4649      	mov	r1, r9
 800a65a:	4620      	mov	r0, r4
 800a65c:	f7ff ffa8 	bl	800a5b0 <L_shift>
 800a660:	4544      	cmp	r4, r8
 800a662:	d950      	bls.n	800a706 <__hexnan+0x10a>
 800a664:	2300      	movs	r3, #0
 800a666:	f1a4 0904 	sub.w	r9, r4, #4
 800a66a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a66e:	f8cd b008 	str.w	fp, [sp, #8]
 800a672:	464c      	mov	r4, r9
 800a674:	461d      	mov	r5, r3
 800a676:	9a03      	ldr	r2, [sp, #12]
 800a678:	e7d7      	b.n	800a62a <__hexnan+0x2e>
 800a67a:	2929      	cmp	r1, #41	; 0x29
 800a67c:	d156      	bne.n	800a72c <__hexnan+0x130>
 800a67e:	3202      	adds	r2, #2
 800a680:	f8ca 2000 	str.w	r2, [sl]
 800a684:	f1bb 0f00 	cmp.w	fp, #0
 800a688:	d050      	beq.n	800a72c <__hexnan+0x130>
 800a68a:	454c      	cmp	r4, r9
 800a68c:	d206      	bcs.n	800a69c <__hexnan+0xa0>
 800a68e:	2d07      	cmp	r5, #7
 800a690:	dc04      	bgt.n	800a69c <__hexnan+0xa0>
 800a692:	462a      	mov	r2, r5
 800a694:	4649      	mov	r1, r9
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff ff8a 	bl	800a5b0 <L_shift>
 800a69c:	4544      	cmp	r4, r8
 800a69e:	d934      	bls.n	800a70a <__hexnan+0x10e>
 800a6a0:	f1a8 0204 	sub.w	r2, r8, #4
 800a6a4:	4623      	mov	r3, r4
 800a6a6:	f853 1b04 	ldr.w	r1, [r3], #4
 800a6aa:	f842 1f04 	str.w	r1, [r2, #4]!
 800a6ae:	429f      	cmp	r7, r3
 800a6b0:	d2f9      	bcs.n	800a6a6 <__hexnan+0xaa>
 800a6b2:	1b3b      	subs	r3, r7, r4
 800a6b4:	f023 0303 	bic.w	r3, r3, #3
 800a6b8:	3304      	adds	r3, #4
 800a6ba:	3401      	adds	r4, #1
 800a6bc:	3e03      	subs	r6, #3
 800a6be:	42b4      	cmp	r4, r6
 800a6c0:	bf88      	it	hi
 800a6c2:	2304      	movhi	r3, #4
 800a6c4:	4443      	add	r3, r8
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f843 2b04 	str.w	r2, [r3], #4
 800a6cc:	429f      	cmp	r7, r3
 800a6ce:	d2fb      	bcs.n	800a6c8 <__hexnan+0xcc>
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	b91b      	cbnz	r3, 800a6dc <__hexnan+0xe0>
 800a6d4:	4547      	cmp	r7, r8
 800a6d6:	d127      	bne.n	800a728 <__hexnan+0x12c>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	603b      	str	r3, [r7, #0]
 800a6dc:	2005      	movs	r0, #5
 800a6de:	e026      	b.n	800a72e <__hexnan+0x132>
 800a6e0:	3501      	adds	r5, #1
 800a6e2:	2d08      	cmp	r5, #8
 800a6e4:	f10b 0b01 	add.w	fp, fp, #1
 800a6e8:	dd06      	ble.n	800a6f8 <__hexnan+0xfc>
 800a6ea:	4544      	cmp	r4, r8
 800a6ec:	d9c3      	bls.n	800a676 <__hexnan+0x7a>
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6f4:	2501      	movs	r5, #1
 800a6f6:	3c04      	subs	r4, #4
 800a6f8:	6822      	ldr	r2, [r4, #0]
 800a6fa:	f000 000f 	and.w	r0, r0, #15
 800a6fe:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a702:	6022      	str	r2, [r4, #0]
 800a704:	e7b7      	b.n	800a676 <__hexnan+0x7a>
 800a706:	2508      	movs	r5, #8
 800a708:	e7b5      	b.n	800a676 <__hexnan+0x7a>
 800a70a:	9b01      	ldr	r3, [sp, #4]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d0df      	beq.n	800a6d0 <__hexnan+0xd4>
 800a710:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a714:	f1c3 0320 	rsb	r3, r3, #32
 800a718:	fa22 f303 	lsr.w	r3, r2, r3
 800a71c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a720:	401a      	ands	r2, r3
 800a722:	f846 2c04 	str.w	r2, [r6, #-4]
 800a726:	e7d3      	b.n	800a6d0 <__hexnan+0xd4>
 800a728:	3f04      	subs	r7, #4
 800a72a:	e7d1      	b.n	800a6d0 <__hexnan+0xd4>
 800a72c:	2004      	movs	r0, #4
 800a72e:	b007      	add	sp, #28
 800a730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a734 <_localeconv_r>:
 800a734:	4800      	ldr	r0, [pc, #0]	; (800a738 <_localeconv_r+0x4>)
 800a736:	4770      	bx	lr
 800a738:	20000168 	.word	0x20000168

0800a73c <__retarget_lock_init_recursive>:
 800a73c:	4770      	bx	lr

0800a73e <__retarget_lock_acquire_recursive>:
 800a73e:	4770      	bx	lr

0800a740 <__retarget_lock_release_recursive>:
 800a740:	4770      	bx	lr
	...

0800a744 <malloc>:
 800a744:	4b02      	ldr	r3, [pc, #8]	; (800a750 <malloc+0xc>)
 800a746:	4601      	mov	r1, r0
 800a748:	6818      	ldr	r0, [r3, #0]
 800a74a:	f000 bd59 	b.w	800b200 <_malloc_r>
 800a74e:	bf00      	nop
 800a750:	20000010 	.word	0x20000010

0800a754 <__ascii_mbtowc>:
 800a754:	b082      	sub	sp, #8
 800a756:	b901      	cbnz	r1, 800a75a <__ascii_mbtowc+0x6>
 800a758:	a901      	add	r1, sp, #4
 800a75a:	b142      	cbz	r2, 800a76e <__ascii_mbtowc+0x1a>
 800a75c:	b14b      	cbz	r3, 800a772 <__ascii_mbtowc+0x1e>
 800a75e:	7813      	ldrb	r3, [r2, #0]
 800a760:	600b      	str	r3, [r1, #0]
 800a762:	7812      	ldrb	r2, [r2, #0]
 800a764:	1e10      	subs	r0, r2, #0
 800a766:	bf18      	it	ne
 800a768:	2001      	movne	r0, #1
 800a76a:	b002      	add	sp, #8
 800a76c:	4770      	bx	lr
 800a76e:	4610      	mov	r0, r2
 800a770:	e7fb      	b.n	800a76a <__ascii_mbtowc+0x16>
 800a772:	f06f 0001 	mvn.w	r0, #1
 800a776:	e7f8      	b.n	800a76a <__ascii_mbtowc+0x16>

0800a778 <_Balloc>:
 800a778:	b570      	push	{r4, r5, r6, lr}
 800a77a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a77c:	4604      	mov	r4, r0
 800a77e:	460d      	mov	r5, r1
 800a780:	b976      	cbnz	r6, 800a7a0 <_Balloc+0x28>
 800a782:	2010      	movs	r0, #16
 800a784:	f7ff ffde 	bl	800a744 <malloc>
 800a788:	4602      	mov	r2, r0
 800a78a:	6260      	str	r0, [r4, #36]	; 0x24
 800a78c:	b920      	cbnz	r0, 800a798 <_Balloc+0x20>
 800a78e:	4b18      	ldr	r3, [pc, #96]	; (800a7f0 <_Balloc+0x78>)
 800a790:	4818      	ldr	r0, [pc, #96]	; (800a7f4 <_Balloc+0x7c>)
 800a792:	2166      	movs	r1, #102	; 0x66
 800a794:	f001 f9b0 	bl	800baf8 <__assert_func>
 800a798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a79c:	6006      	str	r6, [r0, #0]
 800a79e:	60c6      	str	r6, [r0, #12]
 800a7a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a7a2:	68f3      	ldr	r3, [r6, #12]
 800a7a4:	b183      	cbz	r3, 800a7c8 <_Balloc+0x50>
 800a7a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a7ae:	b9b8      	cbnz	r0, 800a7e0 <_Balloc+0x68>
 800a7b0:	2101      	movs	r1, #1
 800a7b2:	fa01 f605 	lsl.w	r6, r1, r5
 800a7b6:	1d72      	adds	r2, r6, #5
 800a7b8:	0092      	lsls	r2, r2, #2
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f000 fc9d 	bl	800b0fa <_calloc_r>
 800a7c0:	b160      	cbz	r0, 800a7dc <_Balloc+0x64>
 800a7c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7c6:	e00e      	b.n	800a7e6 <_Balloc+0x6e>
 800a7c8:	2221      	movs	r2, #33	; 0x21
 800a7ca:	2104      	movs	r1, #4
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	f000 fc94 	bl	800b0fa <_calloc_r>
 800a7d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7d4:	60f0      	str	r0, [r6, #12]
 800a7d6:	68db      	ldr	r3, [r3, #12]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1e4      	bne.n	800a7a6 <_Balloc+0x2e>
 800a7dc:	2000      	movs	r0, #0
 800a7de:	bd70      	pop	{r4, r5, r6, pc}
 800a7e0:	6802      	ldr	r2, [r0, #0]
 800a7e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a7ec:	e7f7      	b.n	800a7de <_Balloc+0x66>
 800a7ee:	bf00      	nop
 800a7f0:	0800ca46 	.word	0x0800ca46
 800a7f4:	0800cba8 	.word	0x0800cba8

0800a7f8 <_Bfree>:
 800a7f8:	b570      	push	{r4, r5, r6, lr}
 800a7fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a7fc:	4605      	mov	r5, r0
 800a7fe:	460c      	mov	r4, r1
 800a800:	b976      	cbnz	r6, 800a820 <_Bfree+0x28>
 800a802:	2010      	movs	r0, #16
 800a804:	f7ff ff9e 	bl	800a744 <malloc>
 800a808:	4602      	mov	r2, r0
 800a80a:	6268      	str	r0, [r5, #36]	; 0x24
 800a80c:	b920      	cbnz	r0, 800a818 <_Bfree+0x20>
 800a80e:	4b09      	ldr	r3, [pc, #36]	; (800a834 <_Bfree+0x3c>)
 800a810:	4809      	ldr	r0, [pc, #36]	; (800a838 <_Bfree+0x40>)
 800a812:	218a      	movs	r1, #138	; 0x8a
 800a814:	f001 f970 	bl	800baf8 <__assert_func>
 800a818:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a81c:	6006      	str	r6, [r0, #0]
 800a81e:	60c6      	str	r6, [r0, #12]
 800a820:	b13c      	cbz	r4, 800a832 <_Bfree+0x3a>
 800a822:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a824:	6862      	ldr	r2, [r4, #4]
 800a826:	68db      	ldr	r3, [r3, #12]
 800a828:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a82c:	6021      	str	r1, [r4, #0]
 800a82e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a832:	bd70      	pop	{r4, r5, r6, pc}
 800a834:	0800ca46 	.word	0x0800ca46
 800a838:	0800cba8 	.word	0x0800cba8

0800a83c <__multadd>:
 800a83c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a840:	690d      	ldr	r5, [r1, #16]
 800a842:	4607      	mov	r7, r0
 800a844:	460c      	mov	r4, r1
 800a846:	461e      	mov	r6, r3
 800a848:	f101 0c14 	add.w	ip, r1, #20
 800a84c:	2000      	movs	r0, #0
 800a84e:	f8dc 3000 	ldr.w	r3, [ip]
 800a852:	b299      	uxth	r1, r3
 800a854:	fb02 6101 	mla	r1, r2, r1, r6
 800a858:	0c1e      	lsrs	r6, r3, #16
 800a85a:	0c0b      	lsrs	r3, r1, #16
 800a85c:	fb02 3306 	mla	r3, r2, r6, r3
 800a860:	b289      	uxth	r1, r1
 800a862:	3001      	adds	r0, #1
 800a864:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a868:	4285      	cmp	r5, r0
 800a86a:	f84c 1b04 	str.w	r1, [ip], #4
 800a86e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a872:	dcec      	bgt.n	800a84e <__multadd+0x12>
 800a874:	b30e      	cbz	r6, 800a8ba <__multadd+0x7e>
 800a876:	68a3      	ldr	r3, [r4, #8]
 800a878:	42ab      	cmp	r3, r5
 800a87a:	dc19      	bgt.n	800a8b0 <__multadd+0x74>
 800a87c:	6861      	ldr	r1, [r4, #4]
 800a87e:	4638      	mov	r0, r7
 800a880:	3101      	adds	r1, #1
 800a882:	f7ff ff79 	bl	800a778 <_Balloc>
 800a886:	4680      	mov	r8, r0
 800a888:	b928      	cbnz	r0, 800a896 <__multadd+0x5a>
 800a88a:	4602      	mov	r2, r0
 800a88c:	4b0c      	ldr	r3, [pc, #48]	; (800a8c0 <__multadd+0x84>)
 800a88e:	480d      	ldr	r0, [pc, #52]	; (800a8c4 <__multadd+0x88>)
 800a890:	21b5      	movs	r1, #181	; 0xb5
 800a892:	f001 f931 	bl	800baf8 <__assert_func>
 800a896:	6922      	ldr	r2, [r4, #16]
 800a898:	3202      	adds	r2, #2
 800a89a:	f104 010c 	add.w	r1, r4, #12
 800a89e:	0092      	lsls	r2, r2, #2
 800a8a0:	300c      	adds	r0, #12
 800a8a2:	f7fc feed 	bl	8007680 <memcpy>
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	4638      	mov	r0, r7
 800a8aa:	f7ff ffa5 	bl	800a7f8 <_Bfree>
 800a8ae:	4644      	mov	r4, r8
 800a8b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8b4:	3501      	adds	r5, #1
 800a8b6:	615e      	str	r6, [r3, #20]
 800a8b8:	6125      	str	r5, [r4, #16]
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8c0:	0800cab8 	.word	0x0800cab8
 800a8c4:	0800cba8 	.word	0x0800cba8

0800a8c8 <__s2b>:
 800a8c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8cc:	460c      	mov	r4, r1
 800a8ce:	4615      	mov	r5, r2
 800a8d0:	461f      	mov	r7, r3
 800a8d2:	2209      	movs	r2, #9
 800a8d4:	3308      	adds	r3, #8
 800a8d6:	4606      	mov	r6, r0
 800a8d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8dc:	2100      	movs	r1, #0
 800a8de:	2201      	movs	r2, #1
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	db09      	blt.n	800a8f8 <__s2b+0x30>
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	f7ff ff47 	bl	800a778 <_Balloc>
 800a8ea:	b940      	cbnz	r0, 800a8fe <__s2b+0x36>
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	4b19      	ldr	r3, [pc, #100]	; (800a954 <__s2b+0x8c>)
 800a8f0:	4819      	ldr	r0, [pc, #100]	; (800a958 <__s2b+0x90>)
 800a8f2:	21ce      	movs	r1, #206	; 0xce
 800a8f4:	f001 f900 	bl	800baf8 <__assert_func>
 800a8f8:	0052      	lsls	r2, r2, #1
 800a8fa:	3101      	adds	r1, #1
 800a8fc:	e7f0      	b.n	800a8e0 <__s2b+0x18>
 800a8fe:	9b08      	ldr	r3, [sp, #32]
 800a900:	6143      	str	r3, [r0, #20]
 800a902:	2d09      	cmp	r5, #9
 800a904:	f04f 0301 	mov.w	r3, #1
 800a908:	6103      	str	r3, [r0, #16]
 800a90a:	dd16      	ble.n	800a93a <__s2b+0x72>
 800a90c:	f104 0909 	add.w	r9, r4, #9
 800a910:	46c8      	mov	r8, r9
 800a912:	442c      	add	r4, r5
 800a914:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a918:	4601      	mov	r1, r0
 800a91a:	3b30      	subs	r3, #48	; 0x30
 800a91c:	220a      	movs	r2, #10
 800a91e:	4630      	mov	r0, r6
 800a920:	f7ff ff8c 	bl	800a83c <__multadd>
 800a924:	45a0      	cmp	r8, r4
 800a926:	d1f5      	bne.n	800a914 <__s2b+0x4c>
 800a928:	f1a5 0408 	sub.w	r4, r5, #8
 800a92c:	444c      	add	r4, r9
 800a92e:	1b2d      	subs	r5, r5, r4
 800a930:	1963      	adds	r3, r4, r5
 800a932:	42bb      	cmp	r3, r7
 800a934:	db04      	blt.n	800a940 <__s2b+0x78>
 800a936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a93a:	340a      	adds	r4, #10
 800a93c:	2509      	movs	r5, #9
 800a93e:	e7f6      	b.n	800a92e <__s2b+0x66>
 800a940:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a944:	4601      	mov	r1, r0
 800a946:	3b30      	subs	r3, #48	; 0x30
 800a948:	220a      	movs	r2, #10
 800a94a:	4630      	mov	r0, r6
 800a94c:	f7ff ff76 	bl	800a83c <__multadd>
 800a950:	e7ee      	b.n	800a930 <__s2b+0x68>
 800a952:	bf00      	nop
 800a954:	0800cab8 	.word	0x0800cab8
 800a958:	0800cba8 	.word	0x0800cba8

0800a95c <__hi0bits>:
 800a95c:	0c03      	lsrs	r3, r0, #16
 800a95e:	041b      	lsls	r3, r3, #16
 800a960:	b9d3      	cbnz	r3, 800a998 <__hi0bits+0x3c>
 800a962:	0400      	lsls	r0, r0, #16
 800a964:	2310      	movs	r3, #16
 800a966:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a96a:	bf04      	itt	eq
 800a96c:	0200      	lsleq	r0, r0, #8
 800a96e:	3308      	addeq	r3, #8
 800a970:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a974:	bf04      	itt	eq
 800a976:	0100      	lsleq	r0, r0, #4
 800a978:	3304      	addeq	r3, #4
 800a97a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a97e:	bf04      	itt	eq
 800a980:	0080      	lsleq	r0, r0, #2
 800a982:	3302      	addeq	r3, #2
 800a984:	2800      	cmp	r0, #0
 800a986:	db05      	blt.n	800a994 <__hi0bits+0x38>
 800a988:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a98c:	f103 0301 	add.w	r3, r3, #1
 800a990:	bf08      	it	eq
 800a992:	2320      	moveq	r3, #32
 800a994:	4618      	mov	r0, r3
 800a996:	4770      	bx	lr
 800a998:	2300      	movs	r3, #0
 800a99a:	e7e4      	b.n	800a966 <__hi0bits+0xa>

0800a99c <__lo0bits>:
 800a99c:	6803      	ldr	r3, [r0, #0]
 800a99e:	f013 0207 	ands.w	r2, r3, #7
 800a9a2:	4601      	mov	r1, r0
 800a9a4:	d00b      	beq.n	800a9be <__lo0bits+0x22>
 800a9a6:	07da      	lsls	r2, r3, #31
 800a9a8:	d423      	bmi.n	800a9f2 <__lo0bits+0x56>
 800a9aa:	0798      	lsls	r0, r3, #30
 800a9ac:	bf49      	itett	mi
 800a9ae:	085b      	lsrmi	r3, r3, #1
 800a9b0:	089b      	lsrpl	r3, r3, #2
 800a9b2:	2001      	movmi	r0, #1
 800a9b4:	600b      	strmi	r3, [r1, #0]
 800a9b6:	bf5c      	itt	pl
 800a9b8:	600b      	strpl	r3, [r1, #0]
 800a9ba:	2002      	movpl	r0, #2
 800a9bc:	4770      	bx	lr
 800a9be:	b298      	uxth	r0, r3
 800a9c0:	b9a8      	cbnz	r0, 800a9ee <__lo0bits+0x52>
 800a9c2:	0c1b      	lsrs	r3, r3, #16
 800a9c4:	2010      	movs	r0, #16
 800a9c6:	b2da      	uxtb	r2, r3
 800a9c8:	b90a      	cbnz	r2, 800a9ce <__lo0bits+0x32>
 800a9ca:	3008      	adds	r0, #8
 800a9cc:	0a1b      	lsrs	r3, r3, #8
 800a9ce:	071a      	lsls	r2, r3, #28
 800a9d0:	bf04      	itt	eq
 800a9d2:	091b      	lsreq	r3, r3, #4
 800a9d4:	3004      	addeq	r0, #4
 800a9d6:	079a      	lsls	r2, r3, #30
 800a9d8:	bf04      	itt	eq
 800a9da:	089b      	lsreq	r3, r3, #2
 800a9dc:	3002      	addeq	r0, #2
 800a9de:	07da      	lsls	r2, r3, #31
 800a9e0:	d403      	bmi.n	800a9ea <__lo0bits+0x4e>
 800a9e2:	085b      	lsrs	r3, r3, #1
 800a9e4:	f100 0001 	add.w	r0, r0, #1
 800a9e8:	d005      	beq.n	800a9f6 <__lo0bits+0x5a>
 800a9ea:	600b      	str	r3, [r1, #0]
 800a9ec:	4770      	bx	lr
 800a9ee:	4610      	mov	r0, r2
 800a9f0:	e7e9      	b.n	800a9c6 <__lo0bits+0x2a>
 800a9f2:	2000      	movs	r0, #0
 800a9f4:	4770      	bx	lr
 800a9f6:	2020      	movs	r0, #32
 800a9f8:	4770      	bx	lr
	...

0800a9fc <__i2b>:
 800a9fc:	b510      	push	{r4, lr}
 800a9fe:	460c      	mov	r4, r1
 800aa00:	2101      	movs	r1, #1
 800aa02:	f7ff feb9 	bl	800a778 <_Balloc>
 800aa06:	4602      	mov	r2, r0
 800aa08:	b928      	cbnz	r0, 800aa16 <__i2b+0x1a>
 800aa0a:	4b05      	ldr	r3, [pc, #20]	; (800aa20 <__i2b+0x24>)
 800aa0c:	4805      	ldr	r0, [pc, #20]	; (800aa24 <__i2b+0x28>)
 800aa0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800aa12:	f001 f871 	bl	800baf8 <__assert_func>
 800aa16:	2301      	movs	r3, #1
 800aa18:	6144      	str	r4, [r0, #20]
 800aa1a:	6103      	str	r3, [r0, #16]
 800aa1c:	bd10      	pop	{r4, pc}
 800aa1e:	bf00      	nop
 800aa20:	0800cab8 	.word	0x0800cab8
 800aa24:	0800cba8 	.word	0x0800cba8

0800aa28 <__multiply>:
 800aa28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa2c:	4691      	mov	r9, r2
 800aa2e:	690a      	ldr	r2, [r1, #16]
 800aa30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa34:	429a      	cmp	r2, r3
 800aa36:	bfb8      	it	lt
 800aa38:	460b      	movlt	r3, r1
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	bfbc      	itt	lt
 800aa3e:	464c      	movlt	r4, r9
 800aa40:	4699      	movlt	r9, r3
 800aa42:	6927      	ldr	r7, [r4, #16]
 800aa44:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aa48:	68a3      	ldr	r3, [r4, #8]
 800aa4a:	6861      	ldr	r1, [r4, #4]
 800aa4c:	eb07 060a 	add.w	r6, r7, sl
 800aa50:	42b3      	cmp	r3, r6
 800aa52:	b085      	sub	sp, #20
 800aa54:	bfb8      	it	lt
 800aa56:	3101      	addlt	r1, #1
 800aa58:	f7ff fe8e 	bl	800a778 <_Balloc>
 800aa5c:	b930      	cbnz	r0, 800aa6c <__multiply+0x44>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	4b44      	ldr	r3, [pc, #272]	; (800ab74 <__multiply+0x14c>)
 800aa62:	4845      	ldr	r0, [pc, #276]	; (800ab78 <__multiply+0x150>)
 800aa64:	f240 115d 	movw	r1, #349	; 0x15d
 800aa68:	f001 f846 	bl	800baf8 <__assert_func>
 800aa6c:	f100 0514 	add.w	r5, r0, #20
 800aa70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aa74:	462b      	mov	r3, r5
 800aa76:	2200      	movs	r2, #0
 800aa78:	4543      	cmp	r3, r8
 800aa7a:	d321      	bcc.n	800aac0 <__multiply+0x98>
 800aa7c:	f104 0314 	add.w	r3, r4, #20
 800aa80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800aa84:	f109 0314 	add.w	r3, r9, #20
 800aa88:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800aa8c:	9202      	str	r2, [sp, #8]
 800aa8e:	1b3a      	subs	r2, r7, r4
 800aa90:	3a15      	subs	r2, #21
 800aa92:	f022 0203 	bic.w	r2, r2, #3
 800aa96:	3204      	adds	r2, #4
 800aa98:	f104 0115 	add.w	r1, r4, #21
 800aa9c:	428f      	cmp	r7, r1
 800aa9e:	bf38      	it	cc
 800aaa0:	2204      	movcc	r2, #4
 800aaa2:	9201      	str	r2, [sp, #4]
 800aaa4:	9a02      	ldr	r2, [sp, #8]
 800aaa6:	9303      	str	r3, [sp, #12]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d80c      	bhi.n	800aac6 <__multiply+0x9e>
 800aaac:	2e00      	cmp	r6, #0
 800aaae:	dd03      	ble.n	800aab8 <__multiply+0x90>
 800aab0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d05a      	beq.n	800ab6e <__multiply+0x146>
 800aab8:	6106      	str	r6, [r0, #16]
 800aaba:	b005      	add	sp, #20
 800aabc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac0:	f843 2b04 	str.w	r2, [r3], #4
 800aac4:	e7d8      	b.n	800aa78 <__multiply+0x50>
 800aac6:	f8b3 a000 	ldrh.w	sl, [r3]
 800aaca:	f1ba 0f00 	cmp.w	sl, #0
 800aace:	d024      	beq.n	800ab1a <__multiply+0xf2>
 800aad0:	f104 0e14 	add.w	lr, r4, #20
 800aad4:	46a9      	mov	r9, r5
 800aad6:	f04f 0c00 	mov.w	ip, #0
 800aada:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aade:	f8d9 1000 	ldr.w	r1, [r9]
 800aae2:	fa1f fb82 	uxth.w	fp, r2
 800aae6:	b289      	uxth	r1, r1
 800aae8:	fb0a 110b 	mla	r1, sl, fp, r1
 800aaec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aaf0:	f8d9 2000 	ldr.w	r2, [r9]
 800aaf4:	4461      	add	r1, ip
 800aaf6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aafa:	fb0a c20b 	mla	r2, sl, fp, ip
 800aafe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ab02:	b289      	uxth	r1, r1
 800ab04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ab08:	4577      	cmp	r7, lr
 800ab0a:	f849 1b04 	str.w	r1, [r9], #4
 800ab0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ab12:	d8e2      	bhi.n	800aada <__multiply+0xb2>
 800ab14:	9a01      	ldr	r2, [sp, #4]
 800ab16:	f845 c002 	str.w	ip, [r5, r2]
 800ab1a:	9a03      	ldr	r2, [sp, #12]
 800ab1c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ab20:	3304      	adds	r3, #4
 800ab22:	f1b9 0f00 	cmp.w	r9, #0
 800ab26:	d020      	beq.n	800ab6a <__multiply+0x142>
 800ab28:	6829      	ldr	r1, [r5, #0]
 800ab2a:	f104 0c14 	add.w	ip, r4, #20
 800ab2e:	46ae      	mov	lr, r5
 800ab30:	f04f 0a00 	mov.w	sl, #0
 800ab34:	f8bc b000 	ldrh.w	fp, [ip]
 800ab38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ab3c:	fb09 220b 	mla	r2, r9, fp, r2
 800ab40:	4492      	add	sl, r2
 800ab42:	b289      	uxth	r1, r1
 800ab44:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ab48:	f84e 1b04 	str.w	r1, [lr], #4
 800ab4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ab50:	f8be 1000 	ldrh.w	r1, [lr]
 800ab54:	0c12      	lsrs	r2, r2, #16
 800ab56:	fb09 1102 	mla	r1, r9, r2, r1
 800ab5a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ab5e:	4567      	cmp	r7, ip
 800ab60:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ab64:	d8e6      	bhi.n	800ab34 <__multiply+0x10c>
 800ab66:	9a01      	ldr	r2, [sp, #4]
 800ab68:	50a9      	str	r1, [r5, r2]
 800ab6a:	3504      	adds	r5, #4
 800ab6c:	e79a      	b.n	800aaa4 <__multiply+0x7c>
 800ab6e:	3e01      	subs	r6, #1
 800ab70:	e79c      	b.n	800aaac <__multiply+0x84>
 800ab72:	bf00      	nop
 800ab74:	0800cab8 	.word	0x0800cab8
 800ab78:	0800cba8 	.word	0x0800cba8

0800ab7c <__pow5mult>:
 800ab7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab80:	4615      	mov	r5, r2
 800ab82:	f012 0203 	ands.w	r2, r2, #3
 800ab86:	4606      	mov	r6, r0
 800ab88:	460f      	mov	r7, r1
 800ab8a:	d007      	beq.n	800ab9c <__pow5mult+0x20>
 800ab8c:	4c25      	ldr	r4, [pc, #148]	; (800ac24 <__pow5mult+0xa8>)
 800ab8e:	3a01      	subs	r2, #1
 800ab90:	2300      	movs	r3, #0
 800ab92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab96:	f7ff fe51 	bl	800a83c <__multadd>
 800ab9a:	4607      	mov	r7, r0
 800ab9c:	10ad      	asrs	r5, r5, #2
 800ab9e:	d03d      	beq.n	800ac1c <__pow5mult+0xa0>
 800aba0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aba2:	b97c      	cbnz	r4, 800abc4 <__pow5mult+0x48>
 800aba4:	2010      	movs	r0, #16
 800aba6:	f7ff fdcd 	bl	800a744 <malloc>
 800abaa:	4602      	mov	r2, r0
 800abac:	6270      	str	r0, [r6, #36]	; 0x24
 800abae:	b928      	cbnz	r0, 800abbc <__pow5mult+0x40>
 800abb0:	4b1d      	ldr	r3, [pc, #116]	; (800ac28 <__pow5mult+0xac>)
 800abb2:	481e      	ldr	r0, [pc, #120]	; (800ac2c <__pow5mult+0xb0>)
 800abb4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800abb8:	f000 ff9e 	bl	800baf8 <__assert_func>
 800abbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abc0:	6004      	str	r4, [r0, #0]
 800abc2:	60c4      	str	r4, [r0, #12]
 800abc4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800abc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abcc:	b94c      	cbnz	r4, 800abe2 <__pow5mult+0x66>
 800abce:	f240 2171 	movw	r1, #625	; 0x271
 800abd2:	4630      	mov	r0, r6
 800abd4:	f7ff ff12 	bl	800a9fc <__i2b>
 800abd8:	2300      	movs	r3, #0
 800abda:	f8c8 0008 	str.w	r0, [r8, #8]
 800abde:	4604      	mov	r4, r0
 800abe0:	6003      	str	r3, [r0, #0]
 800abe2:	f04f 0900 	mov.w	r9, #0
 800abe6:	07eb      	lsls	r3, r5, #31
 800abe8:	d50a      	bpl.n	800ac00 <__pow5mult+0x84>
 800abea:	4639      	mov	r1, r7
 800abec:	4622      	mov	r2, r4
 800abee:	4630      	mov	r0, r6
 800abf0:	f7ff ff1a 	bl	800aa28 <__multiply>
 800abf4:	4639      	mov	r1, r7
 800abf6:	4680      	mov	r8, r0
 800abf8:	4630      	mov	r0, r6
 800abfa:	f7ff fdfd 	bl	800a7f8 <_Bfree>
 800abfe:	4647      	mov	r7, r8
 800ac00:	106d      	asrs	r5, r5, #1
 800ac02:	d00b      	beq.n	800ac1c <__pow5mult+0xa0>
 800ac04:	6820      	ldr	r0, [r4, #0]
 800ac06:	b938      	cbnz	r0, 800ac18 <__pow5mult+0x9c>
 800ac08:	4622      	mov	r2, r4
 800ac0a:	4621      	mov	r1, r4
 800ac0c:	4630      	mov	r0, r6
 800ac0e:	f7ff ff0b 	bl	800aa28 <__multiply>
 800ac12:	6020      	str	r0, [r4, #0]
 800ac14:	f8c0 9000 	str.w	r9, [r0]
 800ac18:	4604      	mov	r4, r0
 800ac1a:	e7e4      	b.n	800abe6 <__pow5mult+0x6a>
 800ac1c:	4638      	mov	r0, r7
 800ac1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac22:	bf00      	nop
 800ac24:	0800ccf8 	.word	0x0800ccf8
 800ac28:	0800ca46 	.word	0x0800ca46
 800ac2c:	0800cba8 	.word	0x0800cba8

0800ac30 <__lshift>:
 800ac30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac34:	460c      	mov	r4, r1
 800ac36:	6849      	ldr	r1, [r1, #4]
 800ac38:	6923      	ldr	r3, [r4, #16]
 800ac3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac3e:	68a3      	ldr	r3, [r4, #8]
 800ac40:	4607      	mov	r7, r0
 800ac42:	4691      	mov	r9, r2
 800ac44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac48:	f108 0601 	add.w	r6, r8, #1
 800ac4c:	42b3      	cmp	r3, r6
 800ac4e:	db0b      	blt.n	800ac68 <__lshift+0x38>
 800ac50:	4638      	mov	r0, r7
 800ac52:	f7ff fd91 	bl	800a778 <_Balloc>
 800ac56:	4605      	mov	r5, r0
 800ac58:	b948      	cbnz	r0, 800ac6e <__lshift+0x3e>
 800ac5a:	4602      	mov	r2, r0
 800ac5c:	4b2a      	ldr	r3, [pc, #168]	; (800ad08 <__lshift+0xd8>)
 800ac5e:	482b      	ldr	r0, [pc, #172]	; (800ad0c <__lshift+0xdc>)
 800ac60:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ac64:	f000 ff48 	bl	800baf8 <__assert_func>
 800ac68:	3101      	adds	r1, #1
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	e7ee      	b.n	800ac4c <__lshift+0x1c>
 800ac6e:	2300      	movs	r3, #0
 800ac70:	f100 0114 	add.w	r1, r0, #20
 800ac74:	f100 0210 	add.w	r2, r0, #16
 800ac78:	4618      	mov	r0, r3
 800ac7a:	4553      	cmp	r3, sl
 800ac7c:	db37      	blt.n	800acee <__lshift+0xbe>
 800ac7e:	6920      	ldr	r0, [r4, #16]
 800ac80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac84:	f104 0314 	add.w	r3, r4, #20
 800ac88:	f019 091f 	ands.w	r9, r9, #31
 800ac8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ac94:	d02f      	beq.n	800acf6 <__lshift+0xc6>
 800ac96:	f1c9 0e20 	rsb	lr, r9, #32
 800ac9a:	468a      	mov	sl, r1
 800ac9c:	f04f 0c00 	mov.w	ip, #0
 800aca0:	681a      	ldr	r2, [r3, #0]
 800aca2:	fa02 f209 	lsl.w	r2, r2, r9
 800aca6:	ea42 020c 	orr.w	r2, r2, ip
 800acaa:	f84a 2b04 	str.w	r2, [sl], #4
 800acae:	f853 2b04 	ldr.w	r2, [r3], #4
 800acb2:	4298      	cmp	r0, r3
 800acb4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800acb8:	d8f2      	bhi.n	800aca0 <__lshift+0x70>
 800acba:	1b03      	subs	r3, r0, r4
 800acbc:	3b15      	subs	r3, #21
 800acbe:	f023 0303 	bic.w	r3, r3, #3
 800acc2:	3304      	adds	r3, #4
 800acc4:	f104 0215 	add.w	r2, r4, #21
 800acc8:	4290      	cmp	r0, r2
 800acca:	bf38      	it	cc
 800accc:	2304      	movcc	r3, #4
 800acce:	f841 c003 	str.w	ip, [r1, r3]
 800acd2:	f1bc 0f00 	cmp.w	ip, #0
 800acd6:	d001      	beq.n	800acdc <__lshift+0xac>
 800acd8:	f108 0602 	add.w	r6, r8, #2
 800acdc:	3e01      	subs	r6, #1
 800acde:	4638      	mov	r0, r7
 800ace0:	612e      	str	r6, [r5, #16]
 800ace2:	4621      	mov	r1, r4
 800ace4:	f7ff fd88 	bl	800a7f8 <_Bfree>
 800ace8:	4628      	mov	r0, r5
 800acea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acee:	f842 0f04 	str.w	r0, [r2, #4]!
 800acf2:	3301      	adds	r3, #1
 800acf4:	e7c1      	b.n	800ac7a <__lshift+0x4a>
 800acf6:	3904      	subs	r1, #4
 800acf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800acfc:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad00:	4298      	cmp	r0, r3
 800ad02:	d8f9      	bhi.n	800acf8 <__lshift+0xc8>
 800ad04:	e7ea      	b.n	800acdc <__lshift+0xac>
 800ad06:	bf00      	nop
 800ad08:	0800cab8 	.word	0x0800cab8
 800ad0c:	0800cba8 	.word	0x0800cba8

0800ad10 <__mcmp>:
 800ad10:	b530      	push	{r4, r5, lr}
 800ad12:	6902      	ldr	r2, [r0, #16]
 800ad14:	690c      	ldr	r4, [r1, #16]
 800ad16:	1b12      	subs	r2, r2, r4
 800ad18:	d10e      	bne.n	800ad38 <__mcmp+0x28>
 800ad1a:	f100 0314 	add.w	r3, r0, #20
 800ad1e:	3114      	adds	r1, #20
 800ad20:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ad24:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ad28:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ad2c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ad30:	42a5      	cmp	r5, r4
 800ad32:	d003      	beq.n	800ad3c <__mcmp+0x2c>
 800ad34:	d305      	bcc.n	800ad42 <__mcmp+0x32>
 800ad36:	2201      	movs	r2, #1
 800ad38:	4610      	mov	r0, r2
 800ad3a:	bd30      	pop	{r4, r5, pc}
 800ad3c:	4283      	cmp	r3, r0
 800ad3e:	d3f3      	bcc.n	800ad28 <__mcmp+0x18>
 800ad40:	e7fa      	b.n	800ad38 <__mcmp+0x28>
 800ad42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ad46:	e7f7      	b.n	800ad38 <__mcmp+0x28>

0800ad48 <__mdiff>:
 800ad48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4c:	460c      	mov	r4, r1
 800ad4e:	4606      	mov	r6, r0
 800ad50:	4611      	mov	r1, r2
 800ad52:	4620      	mov	r0, r4
 800ad54:	4690      	mov	r8, r2
 800ad56:	f7ff ffdb 	bl	800ad10 <__mcmp>
 800ad5a:	1e05      	subs	r5, r0, #0
 800ad5c:	d110      	bne.n	800ad80 <__mdiff+0x38>
 800ad5e:	4629      	mov	r1, r5
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7ff fd09 	bl	800a778 <_Balloc>
 800ad66:	b930      	cbnz	r0, 800ad76 <__mdiff+0x2e>
 800ad68:	4b3a      	ldr	r3, [pc, #232]	; (800ae54 <__mdiff+0x10c>)
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	f240 2132 	movw	r1, #562	; 0x232
 800ad70:	4839      	ldr	r0, [pc, #228]	; (800ae58 <__mdiff+0x110>)
 800ad72:	f000 fec1 	bl	800baf8 <__assert_func>
 800ad76:	2301      	movs	r3, #1
 800ad78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad80:	bfa4      	itt	ge
 800ad82:	4643      	movge	r3, r8
 800ad84:	46a0      	movge	r8, r4
 800ad86:	4630      	mov	r0, r6
 800ad88:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ad8c:	bfa6      	itte	ge
 800ad8e:	461c      	movge	r4, r3
 800ad90:	2500      	movge	r5, #0
 800ad92:	2501      	movlt	r5, #1
 800ad94:	f7ff fcf0 	bl	800a778 <_Balloc>
 800ad98:	b920      	cbnz	r0, 800ada4 <__mdiff+0x5c>
 800ad9a:	4b2e      	ldr	r3, [pc, #184]	; (800ae54 <__mdiff+0x10c>)
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ada2:	e7e5      	b.n	800ad70 <__mdiff+0x28>
 800ada4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ada8:	6926      	ldr	r6, [r4, #16]
 800adaa:	60c5      	str	r5, [r0, #12]
 800adac:	f104 0914 	add.w	r9, r4, #20
 800adb0:	f108 0514 	add.w	r5, r8, #20
 800adb4:	f100 0e14 	add.w	lr, r0, #20
 800adb8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800adbc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800adc0:	f108 0210 	add.w	r2, r8, #16
 800adc4:	46f2      	mov	sl, lr
 800adc6:	2100      	movs	r1, #0
 800adc8:	f859 3b04 	ldr.w	r3, [r9], #4
 800adcc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800add0:	fa1f f883 	uxth.w	r8, r3
 800add4:	fa11 f18b 	uxtah	r1, r1, fp
 800add8:	0c1b      	lsrs	r3, r3, #16
 800adda:	eba1 0808 	sub.w	r8, r1, r8
 800adde:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ade2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ade6:	fa1f f888 	uxth.w	r8, r8
 800adea:	1419      	asrs	r1, r3, #16
 800adec:	454e      	cmp	r6, r9
 800adee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800adf2:	f84a 3b04 	str.w	r3, [sl], #4
 800adf6:	d8e7      	bhi.n	800adc8 <__mdiff+0x80>
 800adf8:	1b33      	subs	r3, r6, r4
 800adfa:	3b15      	subs	r3, #21
 800adfc:	f023 0303 	bic.w	r3, r3, #3
 800ae00:	3304      	adds	r3, #4
 800ae02:	3415      	adds	r4, #21
 800ae04:	42a6      	cmp	r6, r4
 800ae06:	bf38      	it	cc
 800ae08:	2304      	movcc	r3, #4
 800ae0a:	441d      	add	r5, r3
 800ae0c:	4473      	add	r3, lr
 800ae0e:	469e      	mov	lr, r3
 800ae10:	462e      	mov	r6, r5
 800ae12:	4566      	cmp	r6, ip
 800ae14:	d30e      	bcc.n	800ae34 <__mdiff+0xec>
 800ae16:	f10c 0203 	add.w	r2, ip, #3
 800ae1a:	1b52      	subs	r2, r2, r5
 800ae1c:	f022 0203 	bic.w	r2, r2, #3
 800ae20:	3d03      	subs	r5, #3
 800ae22:	45ac      	cmp	ip, r5
 800ae24:	bf38      	it	cc
 800ae26:	2200      	movcc	r2, #0
 800ae28:	441a      	add	r2, r3
 800ae2a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ae2e:	b17b      	cbz	r3, 800ae50 <__mdiff+0x108>
 800ae30:	6107      	str	r7, [r0, #16]
 800ae32:	e7a3      	b.n	800ad7c <__mdiff+0x34>
 800ae34:	f856 8b04 	ldr.w	r8, [r6], #4
 800ae38:	fa11 f288 	uxtah	r2, r1, r8
 800ae3c:	1414      	asrs	r4, r2, #16
 800ae3e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ae42:	b292      	uxth	r2, r2
 800ae44:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ae48:	f84e 2b04 	str.w	r2, [lr], #4
 800ae4c:	1421      	asrs	r1, r4, #16
 800ae4e:	e7e0      	b.n	800ae12 <__mdiff+0xca>
 800ae50:	3f01      	subs	r7, #1
 800ae52:	e7ea      	b.n	800ae2a <__mdiff+0xe2>
 800ae54:	0800cab8 	.word	0x0800cab8
 800ae58:	0800cba8 	.word	0x0800cba8

0800ae5c <__ulp>:
 800ae5c:	b082      	sub	sp, #8
 800ae5e:	ed8d 0b00 	vstr	d0, [sp]
 800ae62:	9b01      	ldr	r3, [sp, #4]
 800ae64:	4912      	ldr	r1, [pc, #72]	; (800aeb0 <__ulp+0x54>)
 800ae66:	4019      	ands	r1, r3
 800ae68:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ae6c:	2900      	cmp	r1, #0
 800ae6e:	dd05      	ble.n	800ae7c <__ulp+0x20>
 800ae70:	2200      	movs	r2, #0
 800ae72:	460b      	mov	r3, r1
 800ae74:	ec43 2b10 	vmov	d0, r2, r3
 800ae78:	b002      	add	sp, #8
 800ae7a:	4770      	bx	lr
 800ae7c:	4249      	negs	r1, r1
 800ae7e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ae82:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ae86:	f04f 0200 	mov.w	r2, #0
 800ae8a:	f04f 0300 	mov.w	r3, #0
 800ae8e:	da04      	bge.n	800ae9a <__ulp+0x3e>
 800ae90:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ae94:	fa41 f300 	asr.w	r3, r1, r0
 800ae98:	e7ec      	b.n	800ae74 <__ulp+0x18>
 800ae9a:	f1a0 0114 	sub.w	r1, r0, #20
 800ae9e:	291e      	cmp	r1, #30
 800aea0:	bfda      	itte	le
 800aea2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800aea6:	fa20 f101 	lsrle.w	r1, r0, r1
 800aeaa:	2101      	movgt	r1, #1
 800aeac:	460a      	mov	r2, r1
 800aeae:	e7e1      	b.n	800ae74 <__ulp+0x18>
 800aeb0:	7ff00000 	.word	0x7ff00000

0800aeb4 <__b2d>:
 800aeb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeb6:	6905      	ldr	r5, [r0, #16]
 800aeb8:	f100 0714 	add.w	r7, r0, #20
 800aebc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aec0:	1f2e      	subs	r6, r5, #4
 800aec2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aec6:	4620      	mov	r0, r4
 800aec8:	f7ff fd48 	bl	800a95c <__hi0bits>
 800aecc:	f1c0 0320 	rsb	r3, r0, #32
 800aed0:	280a      	cmp	r0, #10
 800aed2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800af50 <__b2d+0x9c>
 800aed6:	600b      	str	r3, [r1, #0]
 800aed8:	dc14      	bgt.n	800af04 <__b2d+0x50>
 800aeda:	f1c0 0e0b 	rsb	lr, r0, #11
 800aede:	fa24 f10e 	lsr.w	r1, r4, lr
 800aee2:	42b7      	cmp	r7, r6
 800aee4:	ea41 030c 	orr.w	r3, r1, ip
 800aee8:	bf34      	ite	cc
 800aeea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aeee:	2100      	movcs	r1, #0
 800aef0:	3015      	adds	r0, #21
 800aef2:	fa04 f000 	lsl.w	r0, r4, r0
 800aef6:	fa21 f10e 	lsr.w	r1, r1, lr
 800aefa:	ea40 0201 	orr.w	r2, r0, r1
 800aefe:	ec43 2b10 	vmov	d0, r2, r3
 800af02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af04:	42b7      	cmp	r7, r6
 800af06:	bf3a      	itte	cc
 800af08:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800af0c:	f1a5 0608 	subcc.w	r6, r5, #8
 800af10:	2100      	movcs	r1, #0
 800af12:	380b      	subs	r0, #11
 800af14:	d017      	beq.n	800af46 <__b2d+0x92>
 800af16:	f1c0 0c20 	rsb	ip, r0, #32
 800af1a:	fa04 f500 	lsl.w	r5, r4, r0
 800af1e:	42be      	cmp	r6, r7
 800af20:	fa21 f40c 	lsr.w	r4, r1, ip
 800af24:	ea45 0504 	orr.w	r5, r5, r4
 800af28:	bf8c      	ite	hi
 800af2a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800af2e:	2400      	movls	r4, #0
 800af30:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800af34:	fa01 f000 	lsl.w	r0, r1, r0
 800af38:	fa24 f40c 	lsr.w	r4, r4, ip
 800af3c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800af40:	ea40 0204 	orr.w	r2, r0, r4
 800af44:	e7db      	b.n	800aefe <__b2d+0x4a>
 800af46:	ea44 030c 	orr.w	r3, r4, ip
 800af4a:	460a      	mov	r2, r1
 800af4c:	e7d7      	b.n	800aefe <__b2d+0x4a>
 800af4e:	bf00      	nop
 800af50:	3ff00000 	.word	0x3ff00000

0800af54 <__d2b>:
 800af54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af58:	4689      	mov	r9, r1
 800af5a:	2101      	movs	r1, #1
 800af5c:	ec57 6b10 	vmov	r6, r7, d0
 800af60:	4690      	mov	r8, r2
 800af62:	f7ff fc09 	bl	800a778 <_Balloc>
 800af66:	4604      	mov	r4, r0
 800af68:	b930      	cbnz	r0, 800af78 <__d2b+0x24>
 800af6a:	4602      	mov	r2, r0
 800af6c:	4b25      	ldr	r3, [pc, #148]	; (800b004 <__d2b+0xb0>)
 800af6e:	4826      	ldr	r0, [pc, #152]	; (800b008 <__d2b+0xb4>)
 800af70:	f240 310a 	movw	r1, #778	; 0x30a
 800af74:	f000 fdc0 	bl	800baf8 <__assert_func>
 800af78:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800af7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af80:	bb35      	cbnz	r5, 800afd0 <__d2b+0x7c>
 800af82:	2e00      	cmp	r6, #0
 800af84:	9301      	str	r3, [sp, #4]
 800af86:	d028      	beq.n	800afda <__d2b+0x86>
 800af88:	4668      	mov	r0, sp
 800af8a:	9600      	str	r6, [sp, #0]
 800af8c:	f7ff fd06 	bl	800a99c <__lo0bits>
 800af90:	9900      	ldr	r1, [sp, #0]
 800af92:	b300      	cbz	r0, 800afd6 <__d2b+0x82>
 800af94:	9a01      	ldr	r2, [sp, #4]
 800af96:	f1c0 0320 	rsb	r3, r0, #32
 800af9a:	fa02 f303 	lsl.w	r3, r2, r3
 800af9e:	430b      	orrs	r3, r1
 800afa0:	40c2      	lsrs	r2, r0
 800afa2:	6163      	str	r3, [r4, #20]
 800afa4:	9201      	str	r2, [sp, #4]
 800afa6:	9b01      	ldr	r3, [sp, #4]
 800afa8:	61a3      	str	r3, [r4, #24]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	bf14      	ite	ne
 800afae:	2202      	movne	r2, #2
 800afb0:	2201      	moveq	r2, #1
 800afb2:	6122      	str	r2, [r4, #16]
 800afb4:	b1d5      	cbz	r5, 800afec <__d2b+0x98>
 800afb6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800afba:	4405      	add	r5, r0
 800afbc:	f8c9 5000 	str.w	r5, [r9]
 800afc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afc4:	f8c8 0000 	str.w	r0, [r8]
 800afc8:	4620      	mov	r0, r4
 800afca:	b003      	add	sp, #12
 800afcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afd4:	e7d5      	b.n	800af82 <__d2b+0x2e>
 800afd6:	6161      	str	r1, [r4, #20]
 800afd8:	e7e5      	b.n	800afa6 <__d2b+0x52>
 800afda:	a801      	add	r0, sp, #4
 800afdc:	f7ff fcde 	bl	800a99c <__lo0bits>
 800afe0:	9b01      	ldr	r3, [sp, #4]
 800afe2:	6163      	str	r3, [r4, #20]
 800afe4:	2201      	movs	r2, #1
 800afe6:	6122      	str	r2, [r4, #16]
 800afe8:	3020      	adds	r0, #32
 800afea:	e7e3      	b.n	800afb4 <__d2b+0x60>
 800afec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aff0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aff4:	f8c9 0000 	str.w	r0, [r9]
 800aff8:	6918      	ldr	r0, [r3, #16]
 800affa:	f7ff fcaf 	bl	800a95c <__hi0bits>
 800affe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b002:	e7df      	b.n	800afc4 <__d2b+0x70>
 800b004:	0800cab8 	.word	0x0800cab8
 800b008:	0800cba8 	.word	0x0800cba8

0800b00c <__ratio>:
 800b00c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b010:	4688      	mov	r8, r1
 800b012:	4669      	mov	r1, sp
 800b014:	4681      	mov	r9, r0
 800b016:	f7ff ff4d 	bl	800aeb4 <__b2d>
 800b01a:	a901      	add	r1, sp, #4
 800b01c:	4640      	mov	r0, r8
 800b01e:	ec55 4b10 	vmov	r4, r5, d0
 800b022:	f7ff ff47 	bl	800aeb4 <__b2d>
 800b026:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b02a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b02e:	eba3 0c02 	sub.w	ip, r3, r2
 800b032:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b036:	1a9b      	subs	r3, r3, r2
 800b038:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b03c:	ec51 0b10 	vmov	r0, r1, d0
 800b040:	2b00      	cmp	r3, #0
 800b042:	bfd6      	itet	le
 800b044:	460a      	movle	r2, r1
 800b046:	462a      	movgt	r2, r5
 800b048:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b04c:	468b      	mov	fp, r1
 800b04e:	462f      	mov	r7, r5
 800b050:	bfd4      	ite	le
 800b052:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b056:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b05a:	4620      	mov	r0, r4
 800b05c:	ee10 2a10 	vmov	r2, s0
 800b060:	465b      	mov	r3, fp
 800b062:	4639      	mov	r1, r7
 800b064:	f7f5 fc0a 	bl	800087c <__aeabi_ddiv>
 800b068:	ec41 0b10 	vmov	d0, r0, r1
 800b06c:	b003      	add	sp, #12
 800b06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b072 <__copybits>:
 800b072:	3901      	subs	r1, #1
 800b074:	b570      	push	{r4, r5, r6, lr}
 800b076:	1149      	asrs	r1, r1, #5
 800b078:	6914      	ldr	r4, [r2, #16]
 800b07a:	3101      	adds	r1, #1
 800b07c:	f102 0314 	add.w	r3, r2, #20
 800b080:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b084:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b088:	1f05      	subs	r5, r0, #4
 800b08a:	42a3      	cmp	r3, r4
 800b08c:	d30c      	bcc.n	800b0a8 <__copybits+0x36>
 800b08e:	1aa3      	subs	r3, r4, r2
 800b090:	3b11      	subs	r3, #17
 800b092:	f023 0303 	bic.w	r3, r3, #3
 800b096:	3211      	adds	r2, #17
 800b098:	42a2      	cmp	r2, r4
 800b09a:	bf88      	it	hi
 800b09c:	2300      	movhi	r3, #0
 800b09e:	4418      	add	r0, r3
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	4288      	cmp	r0, r1
 800b0a4:	d305      	bcc.n	800b0b2 <__copybits+0x40>
 800b0a6:	bd70      	pop	{r4, r5, r6, pc}
 800b0a8:	f853 6b04 	ldr.w	r6, [r3], #4
 800b0ac:	f845 6f04 	str.w	r6, [r5, #4]!
 800b0b0:	e7eb      	b.n	800b08a <__copybits+0x18>
 800b0b2:	f840 3b04 	str.w	r3, [r0], #4
 800b0b6:	e7f4      	b.n	800b0a2 <__copybits+0x30>

0800b0b8 <__any_on>:
 800b0b8:	f100 0214 	add.w	r2, r0, #20
 800b0bc:	6900      	ldr	r0, [r0, #16]
 800b0be:	114b      	asrs	r3, r1, #5
 800b0c0:	4298      	cmp	r0, r3
 800b0c2:	b510      	push	{r4, lr}
 800b0c4:	db11      	blt.n	800b0ea <__any_on+0x32>
 800b0c6:	dd0a      	ble.n	800b0de <__any_on+0x26>
 800b0c8:	f011 011f 	ands.w	r1, r1, #31
 800b0cc:	d007      	beq.n	800b0de <__any_on+0x26>
 800b0ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0d2:	fa24 f001 	lsr.w	r0, r4, r1
 800b0d6:	fa00 f101 	lsl.w	r1, r0, r1
 800b0da:	428c      	cmp	r4, r1
 800b0dc:	d10b      	bne.n	800b0f6 <__any_on+0x3e>
 800b0de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d803      	bhi.n	800b0ee <__any_on+0x36>
 800b0e6:	2000      	movs	r0, #0
 800b0e8:	bd10      	pop	{r4, pc}
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	e7f7      	b.n	800b0de <__any_on+0x26>
 800b0ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0f2:	2900      	cmp	r1, #0
 800b0f4:	d0f5      	beq.n	800b0e2 <__any_on+0x2a>
 800b0f6:	2001      	movs	r0, #1
 800b0f8:	e7f6      	b.n	800b0e8 <__any_on+0x30>

0800b0fa <_calloc_r>:
 800b0fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b0fc:	fba1 2402 	umull	r2, r4, r1, r2
 800b100:	b94c      	cbnz	r4, 800b116 <_calloc_r+0x1c>
 800b102:	4611      	mov	r1, r2
 800b104:	9201      	str	r2, [sp, #4]
 800b106:	f000 f87b 	bl	800b200 <_malloc_r>
 800b10a:	9a01      	ldr	r2, [sp, #4]
 800b10c:	4605      	mov	r5, r0
 800b10e:	b930      	cbnz	r0, 800b11e <_calloc_r+0x24>
 800b110:	4628      	mov	r0, r5
 800b112:	b003      	add	sp, #12
 800b114:	bd30      	pop	{r4, r5, pc}
 800b116:	220c      	movs	r2, #12
 800b118:	6002      	str	r2, [r0, #0]
 800b11a:	2500      	movs	r5, #0
 800b11c:	e7f8      	b.n	800b110 <_calloc_r+0x16>
 800b11e:	4621      	mov	r1, r4
 800b120:	f7fc fabc 	bl	800769c <memset>
 800b124:	e7f4      	b.n	800b110 <_calloc_r+0x16>
	...

0800b128 <_free_r>:
 800b128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b12a:	2900      	cmp	r1, #0
 800b12c:	d044      	beq.n	800b1b8 <_free_r+0x90>
 800b12e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b132:	9001      	str	r0, [sp, #4]
 800b134:	2b00      	cmp	r3, #0
 800b136:	f1a1 0404 	sub.w	r4, r1, #4
 800b13a:	bfb8      	it	lt
 800b13c:	18e4      	addlt	r4, r4, r3
 800b13e:	f000 fe6f 	bl	800be20 <__malloc_lock>
 800b142:	4a1e      	ldr	r2, [pc, #120]	; (800b1bc <_free_r+0x94>)
 800b144:	9801      	ldr	r0, [sp, #4]
 800b146:	6813      	ldr	r3, [r2, #0]
 800b148:	b933      	cbnz	r3, 800b158 <_free_r+0x30>
 800b14a:	6063      	str	r3, [r4, #4]
 800b14c:	6014      	str	r4, [r2, #0]
 800b14e:	b003      	add	sp, #12
 800b150:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b154:	f000 be6a 	b.w	800be2c <__malloc_unlock>
 800b158:	42a3      	cmp	r3, r4
 800b15a:	d908      	bls.n	800b16e <_free_r+0x46>
 800b15c:	6825      	ldr	r5, [r4, #0]
 800b15e:	1961      	adds	r1, r4, r5
 800b160:	428b      	cmp	r3, r1
 800b162:	bf01      	itttt	eq
 800b164:	6819      	ldreq	r1, [r3, #0]
 800b166:	685b      	ldreq	r3, [r3, #4]
 800b168:	1949      	addeq	r1, r1, r5
 800b16a:	6021      	streq	r1, [r4, #0]
 800b16c:	e7ed      	b.n	800b14a <_free_r+0x22>
 800b16e:	461a      	mov	r2, r3
 800b170:	685b      	ldr	r3, [r3, #4]
 800b172:	b10b      	cbz	r3, 800b178 <_free_r+0x50>
 800b174:	42a3      	cmp	r3, r4
 800b176:	d9fa      	bls.n	800b16e <_free_r+0x46>
 800b178:	6811      	ldr	r1, [r2, #0]
 800b17a:	1855      	adds	r5, r2, r1
 800b17c:	42a5      	cmp	r5, r4
 800b17e:	d10b      	bne.n	800b198 <_free_r+0x70>
 800b180:	6824      	ldr	r4, [r4, #0]
 800b182:	4421      	add	r1, r4
 800b184:	1854      	adds	r4, r2, r1
 800b186:	42a3      	cmp	r3, r4
 800b188:	6011      	str	r1, [r2, #0]
 800b18a:	d1e0      	bne.n	800b14e <_free_r+0x26>
 800b18c:	681c      	ldr	r4, [r3, #0]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	6053      	str	r3, [r2, #4]
 800b192:	4421      	add	r1, r4
 800b194:	6011      	str	r1, [r2, #0]
 800b196:	e7da      	b.n	800b14e <_free_r+0x26>
 800b198:	d902      	bls.n	800b1a0 <_free_r+0x78>
 800b19a:	230c      	movs	r3, #12
 800b19c:	6003      	str	r3, [r0, #0]
 800b19e:	e7d6      	b.n	800b14e <_free_r+0x26>
 800b1a0:	6825      	ldr	r5, [r4, #0]
 800b1a2:	1961      	adds	r1, r4, r5
 800b1a4:	428b      	cmp	r3, r1
 800b1a6:	bf04      	itt	eq
 800b1a8:	6819      	ldreq	r1, [r3, #0]
 800b1aa:	685b      	ldreq	r3, [r3, #4]
 800b1ac:	6063      	str	r3, [r4, #4]
 800b1ae:	bf04      	itt	eq
 800b1b0:	1949      	addeq	r1, r1, r5
 800b1b2:	6021      	streq	r1, [r4, #0]
 800b1b4:	6054      	str	r4, [r2, #4]
 800b1b6:	e7ca      	b.n	800b14e <_free_r+0x26>
 800b1b8:	b003      	add	sp, #12
 800b1ba:	bd30      	pop	{r4, r5, pc}
 800b1bc:	20000480 	.word	0x20000480

0800b1c0 <sbrk_aligned>:
 800b1c0:	b570      	push	{r4, r5, r6, lr}
 800b1c2:	4e0e      	ldr	r6, [pc, #56]	; (800b1fc <sbrk_aligned+0x3c>)
 800b1c4:	460c      	mov	r4, r1
 800b1c6:	6831      	ldr	r1, [r6, #0]
 800b1c8:	4605      	mov	r5, r0
 800b1ca:	b911      	cbnz	r1, 800b1d2 <sbrk_aligned+0x12>
 800b1cc:	f000 fb4c 	bl	800b868 <_sbrk_r>
 800b1d0:	6030      	str	r0, [r6, #0]
 800b1d2:	4621      	mov	r1, r4
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	f000 fb47 	bl	800b868 <_sbrk_r>
 800b1da:	1c43      	adds	r3, r0, #1
 800b1dc:	d00a      	beq.n	800b1f4 <sbrk_aligned+0x34>
 800b1de:	1cc4      	adds	r4, r0, #3
 800b1e0:	f024 0403 	bic.w	r4, r4, #3
 800b1e4:	42a0      	cmp	r0, r4
 800b1e6:	d007      	beq.n	800b1f8 <sbrk_aligned+0x38>
 800b1e8:	1a21      	subs	r1, r4, r0
 800b1ea:	4628      	mov	r0, r5
 800b1ec:	f000 fb3c 	bl	800b868 <_sbrk_r>
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	d101      	bne.n	800b1f8 <sbrk_aligned+0x38>
 800b1f4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	bd70      	pop	{r4, r5, r6, pc}
 800b1fc:	20000484 	.word	0x20000484

0800b200 <_malloc_r>:
 800b200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b204:	1ccd      	adds	r5, r1, #3
 800b206:	f025 0503 	bic.w	r5, r5, #3
 800b20a:	3508      	adds	r5, #8
 800b20c:	2d0c      	cmp	r5, #12
 800b20e:	bf38      	it	cc
 800b210:	250c      	movcc	r5, #12
 800b212:	2d00      	cmp	r5, #0
 800b214:	4607      	mov	r7, r0
 800b216:	db01      	blt.n	800b21c <_malloc_r+0x1c>
 800b218:	42a9      	cmp	r1, r5
 800b21a:	d905      	bls.n	800b228 <_malloc_r+0x28>
 800b21c:	230c      	movs	r3, #12
 800b21e:	603b      	str	r3, [r7, #0]
 800b220:	2600      	movs	r6, #0
 800b222:	4630      	mov	r0, r6
 800b224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b228:	4e2e      	ldr	r6, [pc, #184]	; (800b2e4 <_malloc_r+0xe4>)
 800b22a:	f000 fdf9 	bl	800be20 <__malloc_lock>
 800b22e:	6833      	ldr	r3, [r6, #0]
 800b230:	461c      	mov	r4, r3
 800b232:	bb34      	cbnz	r4, 800b282 <_malloc_r+0x82>
 800b234:	4629      	mov	r1, r5
 800b236:	4638      	mov	r0, r7
 800b238:	f7ff ffc2 	bl	800b1c0 <sbrk_aligned>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	4604      	mov	r4, r0
 800b240:	d14d      	bne.n	800b2de <_malloc_r+0xde>
 800b242:	6834      	ldr	r4, [r6, #0]
 800b244:	4626      	mov	r6, r4
 800b246:	2e00      	cmp	r6, #0
 800b248:	d140      	bne.n	800b2cc <_malloc_r+0xcc>
 800b24a:	6823      	ldr	r3, [r4, #0]
 800b24c:	4631      	mov	r1, r6
 800b24e:	4638      	mov	r0, r7
 800b250:	eb04 0803 	add.w	r8, r4, r3
 800b254:	f000 fb08 	bl	800b868 <_sbrk_r>
 800b258:	4580      	cmp	r8, r0
 800b25a:	d13a      	bne.n	800b2d2 <_malloc_r+0xd2>
 800b25c:	6821      	ldr	r1, [r4, #0]
 800b25e:	3503      	adds	r5, #3
 800b260:	1a6d      	subs	r5, r5, r1
 800b262:	f025 0503 	bic.w	r5, r5, #3
 800b266:	3508      	adds	r5, #8
 800b268:	2d0c      	cmp	r5, #12
 800b26a:	bf38      	it	cc
 800b26c:	250c      	movcc	r5, #12
 800b26e:	4629      	mov	r1, r5
 800b270:	4638      	mov	r0, r7
 800b272:	f7ff ffa5 	bl	800b1c0 <sbrk_aligned>
 800b276:	3001      	adds	r0, #1
 800b278:	d02b      	beq.n	800b2d2 <_malloc_r+0xd2>
 800b27a:	6823      	ldr	r3, [r4, #0]
 800b27c:	442b      	add	r3, r5
 800b27e:	6023      	str	r3, [r4, #0]
 800b280:	e00e      	b.n	800b2a0 <_malloc_r+0xa0>
 800b282:	6822      	ldr	r2, [r4, #0]
 800b284:	1b52      	subs	r2, r2, r5
 800b286:	d41e      	bmi.n	800b2c6 <_malloc_r+0xc6>
 800b288:	2a0b      	cmp	r2, #11
 800b28a:	d916      	bls.n	800b2ba <_malloc_r+0xba>
 800b28c:	1961      	adds	r1, r4, r5
 800b28e:	42a3      	cmp	r3, r4
 800b290:	6025      	str	r5, [r4, #0]
 800b292:	bf18      	it	ne
 800b294:	6059      	strne	r1, [r3, #4]
 800b296:	6863      	ldr	r3, [r4, #4]
 800b298:	bf08      	it	eq
 800b29a:	6031      	streq	r1, [r6, #0]
 800b29c:	5162      	str	r2, [r4, r5]
 800b29e:	604b      	str	r3, [r1, #4]
 800b2a0:	4638      	mov	r0, r7
 800b2a2:	f104 060b 	add.w	r6, r4, #11
 800b2a6:	f000 fdc1 	bl	800be2c <__malloc_unlock>
 800b2aa:	f026 0607 	bic.w	r6, r6, #7
 800b2ae:	1d23      	adds	r3, r4, #4
 800b2b0:	1af2      	subs	r2, r6, r3
 800b2b2:	d0b6      	beq.n	800b222 <_malloc_r+0x22>
 800b2b4:	1b9b      	subs	r3, r3, r6
 800b2b6:	50a3      	str	r3, [r4, r2]
 800b2b8:	e7b3      	b.n	800b222 <_malloc_r+0x22>
 800b2ba:	6862      	ldr	r2, [r4, #4]
 800b2bc:	42a3      	cmp	r3, r4
 800b2be:	bf0c      	ite	eq
 800b2c0:	6032      	streq	r2, [r6, #0]
 800b2c2:	605a      	strne	r2, [r3, #4]
 800b2c4:	e7ec      	b.n	800b2a0 <_malloc_r+0xa0>
 800b2c6:	4623      	mov	r3, r4
 800b2c8:	6864      	ldr	r4, [r4, #4]
 800b2ca:	e7b2      	b.n	800b232 <_malloc_r+0x32>
 800b2cc:	4634      	mov	r4, r6
 800b2ce:	6876      	ldr	r6, [r6, #4]
 800b2d0:	e7b9      	b.n	800b246 <_malloc_r+0x46>
 800b2d2:	230c      	movs	r3, #12
 800b2d4:	603b      	str	r3, [r7, #0]
 800b2d6:	4638      	mov	r0, r7
 800b2d8:	f000 fda8 	bl	800be2c <__malloc_unlock>
 800b2dc:	e7a1      	b.n	800b222 <_malloc_r+0x22>
 800b2de:	6025      	str	r5, [r4, #0]
 800b2e0:	e7de      	b.n	800b2a0 <_malloc_r+0xa0>
 800b2e2:	bf00      	nop
 800b2e4:	20000480 	.word	0x20000480

0800b2e8 <__ssputs_r>:
 800b2e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2ec:	688e      	ldr	r6, [r1, #8]
 800b2ee:	429e      	cmp	r6, r3
 800b2f0:	4682      	mov	sl, r0
 800b2f2:	460c      	mov	r4, r1
 800b2f4:	4690      	mov	r8, r2
 800b2f6:	461f      	mov	r7, r3
 800b2f8:	d838      	bhi.n	800b36c <__ssputs_r+0x84>
 800b2fa:	898a      	ldrh	r2, [r1, #12]
 800b2fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b300:	d032      	beq.n	800b368 <__ssputs_r+0x80>
 800b302:	6825      	ldr	r5, [r4, #0]
 800b304:	6909      	ldr	r1, [r1, #16]
 800b306:	eba5 0901 	sub.w	r9, r5, r1
 800b30a:	6965      	ldr	r5, [r4, #20]
 800b30c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b310:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b314:	3301      	adds	r3, #1
 800b316:	444b      	add	r3, r9
 800b318:	106d      	asrs	r5, r5, #1
 800b31a:	429d      	cmp	r5, r3
 800b31c:	bf38      	it	cc
 800b31e:	461d      	movcc	r5, r3
 800b320:	0553      	lsls	r3, r2, #21
 800b322:	d531      	bpl.n	800b388 <__ssputs_r+0xa0>
 800b324:	4629      	mov	r1, r5
 800b326:	f7ff ff6b 	bl	800b200 <_malloc_r>
 800b32a:	4606      	mov	r6, r0
 800b32c:	b950      	cbnz	r0, 800b344 <__ssputs_r+0x5c>
 800b32e:	230c      	movs	r3, #12
 800b330:	f8ca 3000 	str.w	r3, [sl]
 800b334:	89a3      	ldrh	r3, [r4, #12]
 800b336:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b33a:	81a3      	strh	r3, [r4, #12]
 800b33c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b344:	6921      	ldr	r1, [r4, #16]
 800b346:	464a      	mov	r2, r9
 800b348:	f7fc f99a 	bl	8007680 <memcpy>
 800b34c:	89a3      	ldrh	r3, [r4, #12]
 800b34e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b356:	81a3      	strh	r3, [r4, #12]
 800b358:	6126      	str	r6, [r4, #16]
 800b35a:	6165      	str	r5, [r4, #20]
 800b35c:	444e      	add	r6, r9
 800b35e:	eba5 0509 	sub.w	r5, r5, r9
 800b362:	6026      	str	r6, [r4, #0]
 800b364:	60a5      	str	r5, [r4, #8]
 800b366:	463e      	mov	r6, r7
 800b368:	42be      	cmp	r6, r7
 800b36a:	d900      	bls.n	800b36e <__ssputs_r+0x86>
 800b36c:	463e      	mov	r6, r7
 800b36e:	6820      	ldr	r0, [r4, #0]
 800b370:	4632      	mov	r2, r6
 800b372:	4641      	mov	r1, r8
 800b374:	f000 fd3a 	bl	800bdec <memmove>
 800b378:	68a3      	ldr	r3, [r4, #8]
 800b37a:	1b9b      	subs	r3, r3, r6
 800b37c:	60a3      	str	r3, [r4, #8]
 800b37e:	6823      	ldr	r3, [r4, #0]
 800b380:	4433      	add	r3, r6
 800b382:	6023      	str	r3, [r4, #0]
 800b384:	2000      	movs	r0, #0
 800b386:	e7db      	b.n	800b340 <__ssputs_r+0x58>
 800b388:	462a      	mov	r2, r5
 800b38a:	f000 fd55 	bl	800be38 <_realloc_r>
 800b38e:	4606      	mov	r6, r0
 800b390:	2800      	cmp	r0, #0
 800b392:	d1e1      	bne.n	800b358 <__ssputs_r+0x70>
 800b394:	6921      	ldr	r1, [r4, #16]
 800b396:	4650      	mov	r0, sl
 800b398:	f7ff fec6 	bl	800b128 <_free_r>
 800b39c:	e7c7      	b.n	800b32e <__ssputs_r+0x46>
	...

0800b3a0 <_svfiprintf_r>:
 800b3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3a4:	4698      	mov	r8, r3
 800b3a6:	898b      	ldrh	r3, [r1, #12]
 800b3a8:	061b      	lsls	r3, r3, #24
 800b3aa:	b09d      	sub	sp, #116	; 0x74
 800b3ac:	4607      	mov	r7, r0
 800b3ae:	460d      	mov	r5, r1
 800b3b0:	4614      	mov	r4, r2
 800b3b2:	d50e      	bpl.n	800b3d2 <_svfiprintf_r+0x32>
 800b3b4:	690b      	ldr	r3, [r1, #16]
 800b3b6:	b963      	cbnz	r3, 800b3d2 <_svfiprintf_r+0x32>
 800b3b8:	2140      	movs	r1, #64	; 0x40
 800b3ba:	f7ff ff21 	bl	800b200 <_malloc_r>
 800b3be:	6028      	str	r0, [r5, #0]
 800b3c0:	6128      	str	r0, [r5, #16]
 800b3c2:	b920      	cbnz	r0, 800b3ce <_svfiprintf_r+0x2e>
 800b3c4:	230c      	movs	r3, #12
 800b3c6:	603b      	str	r3, [r7, #0]
 800b3c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3cc:	e0d1      	b.n	800b572 <_svfiprintf_r+0x1d2>
 800b3ce:	2340      	movs	r3, #64	; 0x40
 800b3d0:	616b      	str	r3, [r5, #20]
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b3d6:	2320      	movs	r3, #32
 800b3d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b3dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3e0:	2330      	movs	r3, #48	; 0x30
 800b3e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b58c <_svfiprintf_r+0x1ec>
 800b3e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b3ea:	f04f 0901 	mov.w	r9, #1
 800b3ee:	4623      	mov	r3, r4
 800b3f0:	469a      	mov	sl, r3
 800b3f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3f6:	b10a      	cbz	r2, 800b3fc <_svfiprintf_r+0x5c>
 800b3f8:	2a25      	cmp	r2, #37	; 0x25
 800b3fa:	d1f9      	bne.n	800b3f0 <_svfiprintf_r+0x50>
 800b3fc:	ebba 0b04 	subs.w	fp, sl, r4
 800b400:	d00b      	beq.n	800b41a <_svfiprintf_r+0x7a>
 800b402:	465b      	mov	r3, fp
 800b404:	4622      	mov	r2, r4
 800b406:	4629      	mov	r1, r5
 800b408:	4638      	mov	r0, r7
 800b40a:	f7ff ff6d 	bl	800b2e8 <__ssputs_r>
 800b40e:	3001      	adds	r0, #1
 800b410:	f000 80aa 	beq.w	800b568 <_svfiprintf_r+0x1c8>
 800b414:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b416:	445a      	add	r2, fp
 800b418:	9209      	str	r2, [sp, #36]	; 0x24
 800b41a:	f89a 3000 	ldrb.w	r3, [sl]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	f000 80a2 	beq.w	800b568 <_svfiprintf_r+0x1c8>
 800b424:	2300      	movs	r3, #0
 800b426:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b42a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b42e:	f10a 0a01 	add.w	sl, sl, #1
 800b432:	9304      	str	r3, [sp, #16]
 800b434:	9307      	str	r3, [sp, #28]
 800b436:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b43a:	931a      	str	r3, [sp, #104]	; 0x68
 800b43c:	4654      	mov	r4, sl
 800b43e:	2205      	movs	r2, #5
 800b440:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b444:	4851      	ldr	r0, [pc, #324]	; (800b58c <_svfiprintf_r+0x1ec>)
 800b446:	f7f4 fee3 	bl	8000210 <memchr>
 800b44a:	9a04      	ldr	r2, [sp, #16]
 800b44c:	b9d8      	cbnz	r0, 800b486 <_svfiprintf_r+0xe6>
 800b44e:	06d0      	lsls	r0, r2, #27
 800b450:	bf44      	itt	mi
 800b452:	2320      	movmi	r3, #32
 800b454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b458:	0711      	lsls	r1, r2, #28
 800b45a:	bf44      	itt	mi
 800b45c:	232b      	movmi	r3, #43	; 0x2b
 800b45e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b462:	f89a 3000 	ldrb.w	r3, [sl]
 800b466:	2b2a      	cmp	r3, #42	; 0x2a
 800b468:	d015      	beq.n	800b496 <_svfiprintf_r+0xf6>
 800b46a:	9a07      	ldr	r2, [sp, #28]
 800b46c:	4654      	mov	r4, sl
 800b46e:	2000      	movs	r0, #0
 800b470:	f04f 0c0a 	mov.w	ip, #10
 800b474:	4621      	mov	r1, r4
 800b476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b47a:	3b30      	subs	r3, #48	; 0x30
 800b47c:	2b09      	cmp	r3, #9
 800b47e:	d94e      	bls.n	800b51e <_svfiprintf_r+0x17e>
 800b480:	b1b0      	cbz	r0, 800b4b0 <_svfiprintf_r+0x110>
 800b482:	9207      	str	r2, [sp, #28]
 800b484:	e014      	b.n	800b4b0 <_svfiprintf_r+0x110>
 800b486:	eba0 0308 	sub.w	r3, r0, r8
 800b48a:	fa09 f303 	lsl.w	r3, r9, r3
 800b48e:	4313      	orrs	r3, r2
 800b490:	9304      	str	r3, [sp, #16]
 800b492:	46a2      	mov	sl, r4
 800b494:	e7d2      	b.n	800b43c <_svfiprintf_r+0x9c>
 800b496:	9b03      	ldr	r3, [sp, #12]
 800b498:	1d19      	adds	r1, r3, #4
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	9103      	str	r1, [sp, #12]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	bfbb      	ittet	lt
 800b4a2:	425b      	neglt	r3, r3
 800b4a4:	f042 0202 	orrlt.w	r2, r2, #2
 800b4a8:	9307      	strge	r3, [sp, #28]
 800b4aa:	9307      	strlt	r3, [sp, #28]
 800b4ac:	bfb8      	it	lt
 800b4ae:	9204      	strlt	r2, [sp, #16]
 800b4b0:	7823      	ldrb	r3, [r4, #0]
 800b4b2:	2b2e      	cmp	r3, #46	; 0x2e
 800b4b4:	d10c      	bne.n	800b4d0 <_svfiprintf_r+0x130>
 800b4b6:	7863      	ldrb	r3, [r4, #1]
 800b4b8:	2b2a      	cmp	r3, #42	; 0x2a
 800b4ba:	d135      	bne.n	800b528 <_svfiprintf_r+0x188>
 800b4bc:	9b03      	ldr	r3, [sp, #12]
 800b4be:	1d1a      	adds	r2, r3, #4
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	9203      	str	r2, [sp, #12]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	bfb8      	it	lt
 800b4c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b4cc:	3402      	adds	r4, #2
 800b4ce:	9305      	str	r3, [sp, #20]
 800b4d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b59c <_svfiprintf_r+0x1fc>
 800b4d4:	7821      	ldrb	r1, [r4, #0]
 800b4d6:	2203      	movs	r2, #3
 800b4d8:	4650      	mov	r0, sl
 800b4da:	f7f4 fe99 	bl	8000210 <memchr>
 800b4de:	b140      	cbz	r0, 800b4f2 <_svfiprintf_r+0x152>
 800b4e0:	2340      	movs	r3, #64	; 0x40
 800b4e2:	eba0 000a 	sub.w	r0, r0, sl
 800b4e6:	fa03 f000 	lsl.w	r0, r3, r0
 800b4ea:	9b04      	ldr	r3, [sp, #16]
 800b4ec:	4303      	orrs	r3, r0
 800b4ee:	3401      	adds	r4, #1
 800b4f0:	9304      	str	r3, [sp, #16]
 800b4f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4f6:	4826      	ldr	r0, [pc, #152]	; (800b590 <_svfiprintf_r+0x1f0>)
 800b4f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b4fc:	2206      	movs	r2, #6
 800b4fe:	f7f4 fe87 	bl	8000210 <memchr>
 800b502:	2800      	cmp	r0, #0
 800b504:	d038      	beq.n	800b578 <_svfiprintf_r+0x1d8>
 800b506:	4b23      	ldr	r3, [pc, #140]	; (800b594 <_svfiprintf_r+0x1f4>)
 800b508:	bb1b      	cbnz	r3, 800b552 <_svfiprintf_r+0x1b2>
 800b50a:	9b03      	ldr	r3, [sp, #12]
 800b50c:	3307      	adds	r3, #7
 800b50e:	f023 0307 	bic.w	r3, r3, #7
 800b512:	3308      	adds	r3, #8
 800b514:	9303      	str	r3, [sp, #12]
 800b516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b518:	4433      	add	r3, r6
 800b51a:	9309      	str	r3, [sp, #36]	; 0x24
 800b51c:	e767      	b.n	800b3ee <_svfiprintf_r+0x4e>
 800b51e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b522:	460c      	mov	r4, r1
 800b524:	2001      	movs	r0, #1
 800b526:	e7a5      	b.n	800b474 <_svfiprintf_r+0xd4>
 800b528:	2300      	movs	r3, #0
 800b52a:	3401      	adds	r4, #1
 800b52c:	9305      	str	r3, [sp, #20]
 800b52e:	4619      	mov	r1, r3
 800b530:	f04f 0c0a 	mov.w	ip, #10
 800b534:	4620      	mov	r0, r4
 800b536:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b53a:	3a30      	subs	r2, #48	; 0x30
 800b53c:	2a09      	cmp	r2, #9
 800b53e:	d903      	bls.n	800b548 <_svfiprintf_r+0x1a8>
 800b540:	2b00      	cmp	r3, #0
 800b542:	d0c5      	beq.n	800b4d0 <_svfiprintf_r+0x130>
 800b544:	9105      	str	r1, [sp, #20]
 800b546:	e7c3      	b.n	800b4d0 <_svfiprintf_r+0x130>
 800b548:	fb0c 2101 	mla	r1, ip, r1, r2
 800b54c:	4604      	mov	r4, r0
 800b54e:	2301      	movs	r3, #1
 800b550:	e7f0      	b.n	800b534 <_svfiprintf_r+0x194>
 800b552:	ab03      	add	r3, sp, #12
 800b554:	9300      	str	r3, [sp, #0]
 800b556:	462a      	mov	r2, r5
 800b558:	4b0f      	ldr	r3, [pc, #60]	; (800b598 <_svfiprintf_r+0x1f8>)
 800b55a:	a904      	add	r1, sp, #16
 800b55c:	4638      	mov	r0, r7
 800b55e:	f7fc f945 	bl	80077ec <_printf_float>
 800b562:	1c42      	adds	r2, r0, #1
 800b564:	4606      	mov	r6, r0
 800b566:	d1d6      	bne.n	800b516 <_svfiprintf_r+0x176>
 800b568:	89ab      	ldrh	r3, [r5, #12]
 800b56a:	065b      	lsls	r3, r3, #25
 800b56c:	f53f af2c 	bmi.w	800b3c8 <_svfiprintf_r+0x28>
 800b570:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b572:	b01d      	add	sp, #116	; 0x74
 800b574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b578:	ab03      	add	r3, sp, #12
 800b57a:	9300      	str	r3, [sp, #0]
 800b57c:	462a      	mov	r2, r5
 800b57e:	4b06      	ldr	r3, [pc, #24]	; (800b598 <_svfiprintf_r+0x1f8>)
 800b580:	a904      	add	r1, sp, #16
 800b582:	4638      	mov	r0, r7
 800b584:	f7fc fbd6 	bl	8007d34 <_printf_i>
 800b588:	e7eb      	b.n	800b562 <_svfiprintf_r+0x1c2>
 800b58a:	bf00      	nop
 800b58c:	0800cd04 	.word	0x0800cd04
 800b590:	0800cd0e 	.word	0x0800cd0e
 800b594:	080077ed 	.word	0x080077ed
 800b598:	0800b2e9 	.word	0x0800b2e9
 800b59c:	0800cd0a 	.word	0x0800cd0a

0800b5a0 <__sfputc_r>:
 800b5a0:	6893      	ldr	r3, [r2, #8]
 800b5a2:	3b01      	subs	r3, #1
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	b410      	push	{r4}
 800b5a8:	6093      	str	r3, [r2, #8]
 800b5aa:	da08      	bge.n	800b5be <__sfputc_r+0x1e>
 800b5ac:	6994      	ldr	r4, [r2, #24]
 800b5ae:	42a3      	cmp	r3, r4
 800b5b0:	db01      	blt.n	800b5b6 <__sfputc_r+0x16>
 800b5b2:	290a      	cmp	r1, #10
 800b5b4:	d103      	bne.n	800b5be <__sfputc_r+0x1e>
 800b5b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5ba:	f000 b9bd 	b.w	800b938 <__swbuf_r>
 800b5be:	6813      	ldr	r3, [r2, #0]
 800b5c0:	1c58      	adds	r0, r3, #1
 800b5c2:	6010      	str	r0, [r2, #0]
 800b5c4:	7019      	strb	r1, [r3, #0]
 800b5c6:	4608      	mov	r0, r1
 800b5c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5cc:	4770      	bx	lr

0800b5ce <__sfputs_r>:
 800b5ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5d0:	4606      	mov	r6, r0
 800b5d2:	460f      	mov	r7, r1
 800b5d4:	4614      	mov	r4, r2
 800b5d6:	18d5      	adds	r5, r2, r3
 800b5d8:	42ac      	cmp	r4, r5
 800b5da:	d101      	bne.n	800b5e0 <__sfputs_r+0x12>
 800b5dc:	2000      	movs	r0, #0
 800b5de:	e007      	b.n	800b5f0 <__sfputs_r+0x22>
 800b5e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5e4:	463a      	mov	r2, r7
 800b5e6:	4630      	mov	r0, r6
 800b5e8:	f7ff ffda 	bl	800b5a0 <__sfputc_r>
 800b5ec:	1c43      	adds	r3, r0, #1
 800b5ee:	d1f3      	bne.n	800b5d8 <__sfputs_r+0xa>
 800b5f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b5f4 <_vfiprintf_r>:
 800b5f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f8:	460d      	mov	r5, r1
 800b5fa:	b09d      	sub	sp, #116	; 0x74
 800b5fc:	4614      	mov	r4, r2
 800b5fe:	4698      	mov	r8, r3
 800b600:	4606      	mov	r6, r0
 800b602:	b118      	cbz	r0, 800b60c <_vfiprintf_r+0x18>
 800b604:	6983      	ldr	r3, [r0, #24]
 800b606:	b90b      	cbnz	r3, 800b60c <_vfiprintf_r+0x18>
 800b608:	f7fe fc88 	bl	8009f1c <__sinit>
 800b60c:	4b89      	ldr	r3, [pc, #548]	; (800b834 <_vfiprintf_r+0x240>)
 800b60e:	429d      	cmp	r5, r3
 800b610:	d11b      	bne.n	800b64a <_vfiprintf_r+0x56>
 800b612:	6875      	ldr	r5, [r6, #4]
 800b614:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b616:	07d9      	lsls	r1, r3, #31
 800b618:	d405      	bmi.n	800b626 <_vfiprintf_r+0x32>
 800b61a:	89ab      	ldrh	r3, [r5, #12]
 800b61c:	059a      	lsls	r2, r3, #22
 800b61e:	d402      	bmi.n	800b626 <_vfiprintf_r+0x32>
 800b620:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b622:	f7ff f88c 	bl	800a73e <__retarget_lock_acquire_recursive>
 800b626:	89ab      	ldrh	r3, [r5, #12]
 800b628:	071b      	lsls	r3, r3, #28
 800b62a:	d501      	bpl.n	800b630 <_vfiprintf_r+0x3c>
 800b62c:	692b      	ldr	r3, [r5, #16]
 800b62e:	b9eb      	cbnz	r3, 800b66c <_vfiprintf_r+0x78>
 800b630:	4629      	mov	r1, r5
 800b632:	4630      	mov	r0, r6
 800b634:	f000 f9f2 	bl	800ba1c <__swsetup_r>
 800b638:	b1c0      	cbz	r0, 800b66c <_vfiprintf_r+0x78>
 800b63a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b63c:	07dc      	lsls	r4, r3, #31
 800b63e:	d50e      	bpl.n	800b65e <_vfiprintf_r+0x6a>
 800b640:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b644:	b01d      	add	sp, #116	; 0x74
 800b646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b64a:	4b7b      	ldr	r3, [pc, #492]	; (800b838 <_vfiprintf_r+0x244>)
 800b64c:	429d      	cmp	r5, r3
 800b64e:	d101      	bne.n	800b654 <_vfiprintf_r+0x60>
 800b650:	68b5      	ldr	r5, [r6, #8]
 800b652:	e7df      	b.n	800b614 <_vfiprintf_r+0x20>
 800b654:	4b79      	ldr	r3, [pc, #484]	; (800b83c <_vfiprintf_r+0x248>)
 800b656:	429d      	cmp	r5, r3
 800b658:	bf08      	it	eq
 800b65a:	68f5      	ldreq	r5, [r6, #12]
 800b65c:	e7da      	b.n	800b614 <_vfiprintf_r+0x20>
 800b65e:	89ab      	ldrh	r3, [r5, #12]
 800b660:	0598      	lsls	r0, r3, #22
 800b662:	d4ed      	bmi.n	800b640 <_vfiprintf_r+0x4c>
 800b664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b666:	f7ff f86b 	bl	800a740 <__retarget_lock_release_recursive>
 800b66a:	e7e9      	b.n	800b640 <_vfiprintf_r+0x4c>
 800b66c:	2300      	movs	r3, #0
 800b66e:	9309      	str	r3, [sp, #36]	; 0x24
 800b670:	2320      	movs	r3, #32
 800b672:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b676:	f8cd 800c 	str.w	r8, [sp, #12]
 800b67a:	2330      	movs	r3, #48	; 0x30
 800b67c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b840 <_vfiprintf_r+0x24c>
 800b680:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b684:	f04f 0901 	mov.w	r9, #1
 800b688:	4623      	mov	r3, r4
 800b68a:	469a      	mov	sl, r3
 800b68c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b690:	b10a      	cbz	r2, 800b696 <_vfiprintf_r+0xa2>
 800b692:	2a25      	cmp	r2, #37	; 0x25
 800b694:	d1f9      	bne.n	800b68a <_vfiprintf_r+0x96>
 800b696:	ebba 0b04 	subs.w	fp, sl, r4
 800b69a:	d00b      	beq.n	800b6b4 <_vfiprintf_r+0xc0>
 800b69c:	465b      	mov	r3, fp
 800b69e:	4622      	mov	r2, r4
 800b6a0:	4629      	mov	r1, r5
 800b6a2:	4630      	mov	r0, r6
 800b6a4:	f7ff ff93 	bl	800b5ce <__sfputs_r>
 800b6a8:	3001      	adds	r0, #1
 800b6aa:	f000 80aa 	beq.w	800b802 <_vfiprintf_r+0x20e>
 800b6ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6b0:	445a      	add	r2, fp
 800b6b2:	9209      	str	r2, [sp, #36]	; 0x24
 800b6b4:	f89a 3000 	ldrb.w	r3, [sl]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	f000 80a2 	beq.w	800b802 <_vfiprintf_r+0x20e>
 800b6be:	2300      	movs	r3, #0
 800b6c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b6c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6c8:	f10a 0a01 	add.w	sl, sl, #1
 800b6cc:	9304      	str	r3, [sp, #16]
 800b6ce:	9307      	str	r3, [sp, #28]
 800b6d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6d4:	931a      	str	r3, [sp, #104]	; 0x68
 800b6d6:	4654      	mov	r4, sl
 800b6d8:	2205      	movs	r2, #5
 800b6da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6de:	4858      	ldr	r0, [pc, #352]	; (800b840 <_vfiprintf_r+0x24c>)
 800b6e0:	f7f4 fd96 	bl	8000210 <memchr>
 800b6e4:	9a04      	ldr	r2, [sp, #16]
 800b6e6:	b9d8      	cbnz	r0, 800b720 <_vfiprintf_r+0x12c>
 800b6e8:	06d1      	lsls	r1, r2, #27
 800b6ea:	bf44      	itt	mi
 800b6ec:	2320      	movmi	r3, #32
 800b6ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6f2:	0713      	lsls	r3, r2, #28
 800b6f4:	bf44      	itt	mi
 800b6f6:	232b      	movmi	r3, #43	; 0x2b
 800b6f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6fc:	f89a 3000 	ldrb.w	r3, [sl]
 800b700:	2b2a      	cmp	r3, #42	; 0x2a
 800b702:	d015      	beq.n	800b730 <_vfiprintf_r+0x13c>
 800b704:	9a07      	ldr	r2, [sp, #28]
 800b706:	4654      	mov	r4, sl
 800b708:	2000      	movs	r0, #0
 800b70a:	f04f 0c0a 	mov.w	ip, #10
 800b70e:	4621      	mov	r1, r4
 800b710:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b714:	3b30      	subs	r3, #48	; 0x30
 800b716:	2b09      	cmp	r3, #9
 800b718:	d94e      	bls.n	800b7b8 <_vfiprintf_r+0x1c4>
 800b71a:	b1b0      	cbz	r0, 800b74a <_vfiprintf_r+0x156>
 800b71c:	9207      	str	r2, [sp, #28]
 800b71e:	e014      	b.n	800b74a <_vfiprintf_r+0x156>
 800b720:	eba0 0308 	sub.w	r3, r0, r8
 800b724:	fa09 f303 	lsl.w	r3, r9, r3
 800b728:	4313      	orrs	r3, r2
 800b72a:	9304      	str	r3, [sp, #16]
 800b72c:	46a2      	mov	sl, r4
 800b72e:	e7d2      	b.n	800b6d6 <_vfiprintf_r+0xe2>
 800b730:	9b03      	ldr	r3, [sp, #12]
 800b732:	1d19      	adds	r1, r3, #4
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	9103      	str	r1, [sp, #12]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	bfbb      	ittet	lt
 800b73c:	425b      	neglt	r3, r3
 800b73e:	f042 0202 	orrlt.w	r2, r2, #2
 800b742:	9307      	strge	r3, [sp, #28]
 800b744:	9307      	strlt	r3, [sp, #28]
 800b746:	bfb8      	it	lt
 800b748:	9204      	strlt	r2, [sp, #16]
 800b74a:	7823      	ldrb	r3, [r4, #0]
 800b74c:	2b2e      	cmp	r3, #46	; 0x2e
 800b74e:	d10c      	bne.n	800b76a <_vfiprintf_r+0x176>
 800b750:	7863      	ldrb	r3, [r4, #1]
 800b752:	2b2a      	cmp	r3, #42	; 0x2a
 800b754:	d135      	bne.n	800b7c2 <_vfiprintf_r+0x1ce>
 800b756:	9b03      	ldr	r3, [sp, #12]
 800b758:	1d1a      	adds	r2, r3, #4
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	9203      	str	r2, [sp, #12]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	bfb8      	it	lt
 800b762:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b766:	3402      	adds	r4, #2
 800b768:	9305      	str	r3, [sp, #20]
 800b76a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b850 <_vfiprintf_r+0x25c>
 800b76e:	7821      	ldrb	r1, [r4, #0]
 800b770:	2203      	movs	r2, #3
 800b772:	4650      	mov	r0, sl
 800b774:	f7f4 fd4c 	bl	8000210 <memchr>
 800b778:	b140      	cbz	r0, 800b78c <_vfiprintf_r+0x198>
 800b77a:	2340      	movs	r3, #64	; 0x40
 800b77c:	eba0 000a 	sub.w	r0, r0, sl
 800b780:	fa03 f000 	lsl.w	r0, r3, r0
 800b784:	9b04      	ldr	r3, [sp, #16]
 800b786:	4303      	orrs	r3, r0
 800b788:	3401      	adds	r4, #1
 800b78a:	9304      	str	r3, [sp, #16]
 800b78c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b790:	482c      	ldr	r0, [pc, #176]	; (800b844 <_vfiprintf_r+0x250>)
 800b792:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b796:	2206      	movs	r2, #6
 800b798:	f7f4 fd3a 	bl	8000210 <memchr>
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d03f      	beq.n	800b820 <_vfiprintf_r+0x22c>
 800b7a0:	4b29      	ldr	r3, [pc, #164]	; (800b848 <_vfiprintf_r+0x254>)
 800b7a2:	bb1b      	cbnz	r3, 800b7ec <_vfiprintf_r+0x1f8>
 800b7a4:	9b03      	ldr	r3, [sp, #12]
 800b7a6:	3307      	adds	r3, #7
 800b7a8:	f023 0307 	bic.w	r3, r3, #7
 800b7ac:	3308      	adds	r3, #8
 800b7ae:	9303      	str	r3, [sp, #12]
 800b7b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7b2:	443b      	add	r3, r7
 800b7b4:	9309      	str	r3, [sp, #36]	; 0x24
 800b7b6:	e767      	b.n	800b688 <_vfiprintf_r+0x94>
 800b7b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7bc:	460c      	mov	r4, r1
 800b7be:	2001      	movs	r0, #1
 800b7c0:	e7a5      	b.n	800b70e <_vfiprintf_r+0x11a>
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	3401      	adds	r4, #1
 800b7c6:	9305      	str	r3, [sp, #20]
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	f04f 0c0a 	mov.w	ip, #10
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7d4:	3a30      	subs	r2, #48	; 0x30
 800b7d6:	2a09      	cmp	r2, #9
 800b7d8:	d903      	bls.n	800b7e2 <_vfiprintf_r+0x1ee>
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d0c5      	beq.n	800b76a <_vfiprintf_r+0x176>
 800b7de:	9105      	str	r1, [sp, #20]
 800b7e0:	e7c3      	b.n	800b76a <_vfiprintf_r+0x176>
 800b7e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	e7f0      	b.n	800b7ce <_vfiprintf_r+0x1da>
 800b7ec:	ab03      	add	r3, sp, #12
 800b7ee:	9300      	str	r3, [sp, #0]
 800b7f0:	462a      	mov	r2, r5
 800b7f2:	4b16      	ldr	r3, [pc, #88]	; (800b84c <_vfiprintf_r+0x258>)
 800b7f4:	a904      	add	r1, sp, #16
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	f7fb fff8 	bl	80077ec <_printf_float>
 800b7fc:	4607      	mov	r7, r0
 800b7fe:	1c78      	adds	r0, r7, #1
 800b800:	d1d6      	bne.n	800b7b0 <_vfiprintf_r+0x1bc>
 800b802:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b804:	07d9      	lsls	r1, r3, #31
 800b806:	d405      	bmi.n	800b814 <_vfiprintf_r+0x220>
 800b808:	89ab      	ldrh	r3, [r5, #12]
 800b80a:	059a      	lsls	r2, r3, #22
 800b80c:	d402      	bmi.n	800b814 <_vfiprintf_r+0x220>
 800b80e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b810:	f7fe ff96 	bl	800a740 <__retarget_lock_release_recursive>
 800b814:	89ab      	ldrh	r3, [r5, #12]
 800b816:	065b      	lsls	r3, r3, #25
 800b818:	f53f af12 	bmi.w	800b640 <_vfiprintf_r+0x4c>
 800b81c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b81e:	e711      	b.n	800b644 <_vfiprintf_r+0x50>
 800b820:	ab03      	add	r3, sp, #12
 800b822:	9300      	str	r3, [sp, #0]
 800b824:	462a      	mov	r2, r5
 800b826:	4b09      	ldr	r3, [pc, #36]	; (800b84c <_vfiprintf_r+0x258>)
 800b828:	a904      	add	r1, sp, #16
 800b82a:	4630      	mov	r0, r6
 800b82c:	f7fc fa82 	bl	8007d34 <_printf_i>
 800b830:	e7e4      	b.n	800b7fc <_vfiprintf_r+0x208>
 800b832:	bf00      	nop
 800b834:	0800caec 	.word	0x0800caec
 800b838:	0800cb0c 	.word	0x0800cb0c
 800b83c:	0800cacc 	.word	0x0800cacc
 800b840:	0800cd04 	.word	0x0800cd04
 800b844:	0800cd0e 	.word	0x0800cd0e
 800b848:	080077ed 	.word	0x080077ed
 800b84c:	0800b5cf 	.word	0x0800b5cf
 800b850:	0800cd0a 	.word	0x0800cd0a
 800b854:	00000000 	.word	0x00000000

0800b858 <nan>:
 800b858:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b860 <nan+0x8>
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	00000000 	.word	0x00000000
 800b864:	7ff80000 	.word	0x7ff80000

0800b868 <_sbrk_r>:
 800b868:	b538      	push	{r3, r4, r5, lr}
 800b86a:	4d06      	ldr	r5, [pc, #24]	; (800b884 <_sbrk_r+0x1c>)
 800b86c:	2300      	movs	r3, #0
 800b86e:	4604      	mov	r4, r0
 800b870:	4608      	mov	r0, r1
 800b872:	602b      	str	r3, [r5, #0]
 800b874:	f7fb fe22 	bl	80074bc <_sbrk>
 800b878:	1c43      	adds	r3, r0, #1
 800b87a:	d102      	bne.n	800b882 <_sbrk_r+0x1a>
 800b87c:	682b      	ldr	r3, [r5, #0]
 800b87e:	b103      	cbz	r3, 800b882 <_sbrk_r+0x1a>
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	bd38      	pop	{r3, r4, r5, pc}
 800b884:	20000488 	.word	0x20000488

0800b888 <__sread>:
 800b888:	b510      	push	{r4, lr}
 800b88a:	460c      	mov	r4, r1
 800b88c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b890:	f000 fb02 	bl	800be98 <_read_r>
 800b894:	2800      	cmp	r0, #0
 800b896:	bfab      	itete	ge
 800b898:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b89a:	89a3      	ldrhlt	r3, [r4, #12]
 800b89c:	181b      	addge	r3, r3, r0
 800b89e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b8a2:	bfac      	ite	ge
 800b8a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b8a6:	81a3      	strhlt	r3, [r4, #12]
 800b8a8:	bd10      	pop	{r4, pc}

0800b8aa <__swrite>:
 800b8aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ae:	461f      	mov	r7, r3
 800b8b0:	898b      	ldrh	r3, [r1, #12]
 800b8b2:	05db      	lsls	r3, r3, #23
 800b8b4:	4605      	mov	r5, r0
 800b8b6:	460c      	mov	r4, r1
 800b8b8:	4616      	mov	r6, r2
 800b8ba:	d505      	bpl.n	800b8c8 <__swrite+0x1e>
 800b8bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8c0:	2302      	movs	r3, #2
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	f000 fa1a 	bl	800bcfc <_lseek_r>
 800b8c8:	89a3      	ldrh	r3, [r4, #12]
 800b8ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8d2:	81a3      	strh	r3, [r4, #12]
 800b8d4:	4632      	mov	r2, r6
 800b8d6:	463b      	mov	r3, r7
 800b8d8:	4628      	mov	r0, r5
 800b8da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8de:	f000 b88b 	b.w	800b9f8 <_write_r>

0800b8e2 <__sseek>:
 800b8e2:	b510      	push	{r4, lr}
 800b8e4:	460c      	mov	r4, r1
 800b8e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8ea:	f000 fa07 	bl	800bcfc <_lseek_r>
 800b8ee:	1c43      	adds	r3, r0, #1
 800b8f0:	89a3      	ldrh	r3, [r4, #12]
 800b8f2:	bf15      	itete	ne
 800b8f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b8f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b8fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b8fe:	81a3      	strheq	r3, [r4, #12]
 800b900:	bf18      	it	ne
 800b902:	81a3      	strhne	r3, [r4, #12]
 800b904:	bd10      	pop	{r4, pc}

0800b906 <__sclose>:
 800b906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b90a:	f000 b913 	b.w	800bb34 <_close_r>

0800b90e <strncmp>:
 800b90e:	b510      	push	{r4, lr}
 800b910:	b17a      	cbz	r2, 800b932 <strncmp+0x24>
 800b912:	4603      	mov	r3, r0
 800b914:	3901      	subs	r1, #1
 800b916:	1884      	adds	r4, r0, r2
 800b918:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b91c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b920:	4290      	cmp	r0, r2
 800b922:	d101      	bne.n	800b928 <strncmp+0x1a>
 800b924:	42a3      	cmp	r3, r4
 800b926:	d101      	bne.n	800b92c <strncmp+0x1e>
 800b928:	1a80      	subs	r0, r0, r2
 800b92a:	bd10      	pop	{r4, pc}
 800b92c:	2800      	cmp	r0, #0
 800b92e:	d1f3      	bne.n	800b918 <strncmp+0xa>
 800b930:	e7fa      	b.n	800b928 <strncmp+0x1a>
 800b932:	4610      	mov	r0, r2
 800b934:	e7f9      	b.n	800b92a <strncmp+0x1c>
	...

0800b938 <__swbuf_r>:
 800b938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b93a:	460e      	mov	r6, r1
 800b93c:	4614      	mov	r4, r2
 800b93e:	4605      	mov	r5, r0
 800b940:	b118      	cbz	r0, 800b94a <__swbuf_r+0x12>
 800b942:	6983      	ldr	r3, [r0, #24]
 800b944:	b90b      	cbnz	r3, 800b94a <__swbuf_r+0x12>
 800b946:	f7fe fae9 	bl	8009f1c <__sinit>
 800b94a:	4b21      	ldr	r3, [pc, #132]	; (800b9d0 <__swbuf_r+0x98>)
 800b94c:	429c      	cmp	r4, r3
 800b94e:	d12b      	bne.n	800b9a8 <__swbuf_r+0x70>
 800b950:	686c      	ldr	r4, [r5, #4]
 800b952:	69a3      	ldr	r3, [r4, #24]
 800b954:	60a3      	str	r3, [r4, #8]
 800b956:	89a3      	ldrh	r3, [r4, #12]
 800b958:	071a      	lsls	r2, r3, #28
 800b95a:	d52f      	bpl.n	800b9bc <__swbuf_r+0x84>
 800b95c:	6923      	ldr	r3, [r4, #16]
 800b95e:	b36b      	cbz	r3, 800b9bc <__swbuf_r+0x84>
 800b960:	6923      	ldr	r3, [r4, #16]
 800b962:	6820      	ldr	r0, [r4, #0]
 800b964:	1ac0      	subs	r0, r0, r3
 800b966:	6963      	ldr	r3, [r4, #20]
 800b968:	b2f6      	uxtb	r6, r6
 800b96a:	4283      	cmp	r3, r0
 800b96c:	4637      	mov	r7, r6
 800b96e:	dc04      	bgt.n	800b97a <__swbuf_r+0x42>
 800b970:	4621      	mov	r1, r4
 800b972:	4628      	mov	r0, r5
 800b974:	f000 f974 	bl	800bc60 <_fflush_r>
 800b978:	bb30      	cbnz	r0, 800b9c8 <__swbuf_r+0x90>
 800b97a:	68a3      	ldr	r3, [r4, #8]
 800b97c:	3b01      	subs	r3, #1
 800b97e:	60a3      	str	r3, [r4, #8]
 800b980:	6823      	ldr	r3, [r4, #0]
 800b982:	1c5a      	adds	r2, r3, #1
 800b984:	6022      	str	r2, [r4, #0]
 800b986:	701e      	strb	r6, [r3, #0]
 800b988:	6963      	ldr	r3, [r4, #20]
 800b98a:	3001      	adds	r0, #1
 800b98c:	4283      	cmp	r3, r0
 800b98e:	d004      	beq.n	800b99a <__swbuf_r+0x62>
 800b990:	89a3      	ldrh	r3, [r4, #12]
 800b992:	07db      	lsls	r3, r3, #31
 800b994:	d506      	bpl.n	800b9a4 <__swbuf_r+0x6c>
 800b996:	2e0a      	cmp	r6, #10
 800b998:	d104      	bne.n	800b9a4 <__swbuf_r+0x6c>
 800b99a:	4621      	mov	r1, r4
 800b99c:	4628      	mov	r0, r5
 800b99e:	f000 f95f 	bl	800bc60 <_fflush_r>
 800b9a2:	b988      	cbnz	r0, 800b9c8 <__swbuf_r+0x90>
 800b9a4:	4638      	mov	r0, r7
 800b9a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9a8:	4b0a      	ldr	r3, [pc, #40]	; (800b9d4 <__swbuf_r+0x9c>)
 800b9aa:	429c      	cmp	r4, r3
 800b9ac:	d101      	bne.n	800b9b2 <__swbuf_r+0x7a>
 800b9ae:	68ac      	ldr	r4, [r5, #8]
 800b9b0:	e7cf      	b.n	800b952 <__swbuf_r+0x1a>
 800b9b2:	4b09      	ldr	r3, [pc, #36]	; (800b9d8 <__swbuf_r+0xa0>)
 800b9b4:	429c      	cmp	r4, r3
 800b9b6:	bf08      	it	eq
 800b9b8:	68ec      	ldreq	r4, [r5, #12]
 800b9ba:	e7ca      	b.n	800b952 <__swbuf_r+0x1a>
 800b9bc:	4621      	mov	r1, r4
 800b9be:	4628      	mov	r0, r5
 800b9c0:	f000 f82c 	bl	800ba1c <__swsetup_r>
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	d0cb      	beq.n	800b960 <__swbuf_r+0x28>
 800b9c8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b9cc:	e7ea      	b.n	800b9a4 <__swbuf_r+0x6c>
 800b9ce:	bf00      	nop
 800b9d0:	0800caec 	.word	0x0800caec
 800b9d4:	0800cb0c 	.word	0x0800cb0c
 800b9d8:	0800cacc 	.word	0x0800cacc

0800b9dc <__ascii_wctomb>:
 800b9dc:	b149      	cbz	r1, 800b9f2 <__ascii_wctomb+0x16>
 800b9de:	2aff      	cmp	r2, #255	; 0xff
 800b9e0:	bf85      	ittet	hi
 800b9e2:	238a      	movhi	r3, #138	; 0x8a
 800b9e4:	6003      	strhi	r3, [r0, #0]
 800b9e6:	700a      	strbls	r2, [r1, #0]
 800b9e8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b9ec:	bf98      	it	ls
 800b9ee:	2001      	movls	r0, #1
 800b9f0:	4770      	bx	lr
 800b9f2:	4608      	mov	r0, r1
 800b9f4:	4770      	bx	lr
	...

0800b9f8 <_write_r>:
 800b9f8:	b538      	push	{r3, r4, r5, lr}
 800b9fa:	4d07      	ldr	r5, [pc, #28]	; (800ba18 <_write_r+0x20>)
 800b9fc:	4604      	mov	r4, r0
 800b9fe:	4608      	mov	r0, r1
 800ba00:	4611      	mov	r1, r2
 800ba02:	2200      	movs	r2, #0
 800ba04:	602a      	str	r2, [r5, #0]
 800ba06:	461a      	mov	r2, r3
 800ba08:	f7fb fd07 	bl	800741a <_write>
 800ba0c:	1c43      	adds	r3, r0, #1
 800ba0e:	d102      	bne.n	800ba16 <_write_r+0x1e>
 800ba10:	682b      	ldr	r3, [r5, #0]
 800ba12:	b103      	cbz	r3, 800ba16 <_write_r+0x1e>
 800ba14:	6023      	str	r3, [r4, #0]
 800ba16:	bd38      	pop	{r3, r4, r5, pc}
 800ba18:	20000488 	.word	0x20000488

0800ba1c <__swsetup_r>:
 800ba1c:	4b32      	ldr	r3, [pc, #200]	; (800bae8 <__swsetup_r+0xcc>)
 800ba1e:	b570      	push	{r4, r5, r6, lr}
 800ba20:	681d      	ldr	r5, [r3, #0]
 800ba22:	4606      	mov	r6, r0
 800ba24:	460c      	mov	r4, r1
 800ba26:	b125      	cbz	r5, 800ba32 <__swsetup_r+0x16>
 800ba28:	69ab      	ldr	r3, [r5, #24]
 800ba2a:	b913      	cbnz	r3, 800ba32 <__swsetup_r+0x16>
 800ba2c:	4628      	mov	r0, r5
 800ba2e:	f7fe fa75 	bl	8009f1c <__sinit>
 800ba32:	4b2e      	ldr	r3, [pc, #184]	; (800baec <__swsetup_r+0xd0>)
 800ba34:	429c      	cmp	r4, r3
 800ba36:	d10f      	bne.n	800ba58 <__swsetup_r+0x3c>
 800ba38:	686c      	ldr	r4, [r5, #4]
 800ba3a:	89a3      	ldrh	r3, [r4, #12]
 800ba3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba40:	0719      	lsls	r1, r3, #28
 800ba42:	d42c      	bmi.n	800ba9e <__swsetup_r+0x82>
 800ba44:	06dd      	lsls	r5, r3, #27
 800ba46:	d411      	bmi.n	800ba6c <__swsetup_r+0x50>
 800ba48:	2309      	movs	r3, #9
 800ba4a:	6033      	str	r3, [r6, #0]
 800ba4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ba50:	81a3      	strh	r3, [r4, #12]
 800ba52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba56:	e03e      	b.n	800bad6 <__swsetup_r+0xba>
 800ba58:	4b25      	ldr	r3, [pc, #148]	; (800baf0 <__swsetup_r+0xd4>)
 800ba5a:	429c      	cmp	r4, r3
 800ba5c:	d101      	bne.n	800ba62 <__swsetup_r+0x46>
 800ba5e:	68ac      	ldr	r4, [r5, #8]
 800ba60:	e7eb      	b.n	800ba3a <__swsetup_r+0x1e>
 800ba62:	4b24      	ldr	r3, [pc, #144]	; (800baf4 <__swsetup_r+0xd8>)
 800ba64:	429c      	cmp	r4, r3
 800ba66:	bf08      	it	eq
 800ba68:	68ec      	ldreq	r4, [r5, #12]
 800ba6a:	e7e6      	b.n	800ba3a <__swsetup_r+0x1e>
 800ba6c:	0758      	lsls	r0, r3, #29
 800ba6e:	d512      	bpl.n	800ba96 <__swsetup_r+0x7a>
 800ba70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba72:	b141      	cbz	r1, 800ba86 <__swsetup_r+0x6a>
 800ba74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba78:	4299      	cmp	r1, r3
 800ba7a:	d002      	beq.n	800ba82 <__swsetup_r+0x66>
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	f7ff fb53 	bl	800b128 <_free_r>
 800ba82:	2300      	movs	r3, #0
 800ba84:	6363      	str	r3, [r4, #52]	; 0x34
 800ba86:	89a3      	ldrh	r3, [r4, #12]
 800ba88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ba8c:	81a3      	strh	r3, [r4, #12]
 800ba8e:	2300      	movs	r3, #0
 800ba90:	6063      	str	r3, [r4, #4]
 800ba92:	6923      	ldr	r3, [r4, #16]
 800ba94:	6023      	str	r3, [r4, #0]
 800ba96:	89a3      	ldrh	r3, [r4, #12]
 800ba98:	f043 0308 	orr.w	r3, r3, #8
 800ba9c:	81a3      	strh	r3, [r4, #12]
 800ba9e:	6923      	ldr	r3, [r4, #16]
 800baa0:	b94b      	cbnz	r3, 800bab6 <__swsetup_r+0x9a>
 800baa2:	89a3      	ldrh	r3, [r4, #12]
 800baa4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800baa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800baac:	d003      	beq.n	800bab6 <__swsetup_r+0x9a>
 800baae:	4621      	mov	r1, r4
 800bab0:	4630      	mov	r0, r6
 800bab2:	f000 f95b 	bl	800bd6c <__smakebuf_r>
 800bab6:	89a0      	ldrh	r0, [r4, #12]
 800bab8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800babc:	f010 0301 	ands.w	r3, r0, #1
 800bac0:	d00a      	beq.n	800bad8 <__swsetup_r+0xbc>
 800bac2:	2300      	movs	r3, #0
 800bac4:	60a3      	str	r3, [r4, #8]
 800bac6:	6963      	ldr	r3, [r4, #20]
 800bac8:	425b      	negs	r3, r3
 800baca:	61a3      	str	r3, [r4, #24]
 800bacc:	6923      	ldr	r3, [r4, #16]
 800bace:	b943      	cbnz	r3, 800bae2 <__swsetup_r+0xc6>
 800bad0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bad4:	d1ba      	bne.n	800ba4c <__swsetup_r+0x30>
 800bad6:	bd70      	pop	{r4, r5, r6, pc}
 800bad8:	0781      	lsls	r1, r0, #30
 800bada:	bf58      	it	pl
 800badc:	6963      	ldrpl	r3, [r4, #20]
 800bade:	60a3      	str	r3, [r4, #8]
 800bae0:	e7f4      	b.n	800bacc <__swsetup_r+0xb0>
 800bae2:	2000      	movs	r0, #0
 800bae4:	e7f7      	b.n	800bad6 <__swsetup_r+0xba>
 800bae6:	bf00      	nop
 800bae8:	20000010 	.word	0x20000010
 800baec:	0800caec 	.word	0x0800caec
 800baf0:	0800cb0c 	.word	0x0800cb0c
 800baf4:	0800cacc 	.word	0x0800cacc

0800baf8 <__assert_func>:
 800baf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bafa:	4614      	mov	r4, r2
 800bafc:	461a      	mov	r2, r3
 800bafe:	4b09      	ldr	r3, [pc, #36]	; (800bb24 <__assert_func+0x2c>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	4605      	mov	r5, r0
 800bb04:	68d8      	ldr	r0, [r3, #12]
 800bb06:	b14c      	cbz	r4, 800bb1c <__assert_func+0x24>
 800bb08:	4b07      	ldr	r3, [pc, #28]	; (800bb28 <__assert_func+0x30>)
 800bb0a:	9100      	str	r1, [sp, #0]
 800bb0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb10:	4906      	ldr	r1, [pc, #24]	; (800bb2c <__assert_func+0x34>)
 800bb12:	462b      	mov	r3, r5
 800bb14:	f000 f8e0 	bl	800bcd8 <fiprintf>
 800bb18:	f000 f9d0 	bl	800bebc <abort>
 800bb1c:	4b04      	ldr	r3, [pc, #16]	; (800bb30 <__assert_func+0x38>)
 800bb1e:	461c      	mov	r4, r3
 800bb20:	e7f3      	b.n	800bb0a <__assert_func+0x12>
 800bb22:	bf00      	nop
 800bb24:	20000010 	.word	0x20000010
 800bb28:	0800cd15 	.word	0x0800cd15
 800bb2c:	0800cd22 	.word	0x0800cd22
 800bb30:	0800cd50 	.word	0x0800cd50

0800bb34 <_close_r>:
 800bb34:	b538      	push	{r3, r4, r5, lr}
 800bb36:	4d06      	ldr	r5, [pc, #24]	; (800bb50 <_close_r+0x1c>)
 800bb38:	2300      	movs	r3, #0
 800bb3a:	4604      	mov	r4, r0
 800bb3c:	4608      	mov	r0, r1
 800bb3e:	602b      	str	r3, [r5, #0]
 800bb40:	f7fb fc87 	bl	8007452 <_close>
 800bb44:	1c43      	adds	r3, r0, #1
 800bb46:	d102      	bne.n	800bb4e <_close_r+0x1a>
 800bb48:	682b      	ldr	r3, [r5, #0]
 800bb4a:	b103      	cbz	r3, 800bb4e <_close_r+0x1a>
 800bb4c:	6023      	str	r3, [r4, #0]
 800bb4e:	bd38      	pop	{r3, r4, r5, pc}
 800bb50:	20000488 	.word	0x20000488

0800bb54 <__sflush_r>:
 800bb54:	898a      	ldrh	r2, [r1, #12]
 800bb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb5a:	4605      	mov	r5, r0
 800bb5c:	0710      	lsls	r0, r2, #28
 800bb5e:	460c      	mov	r4, r1
 800bb60:	d458      	bmi.n	800bc14 <__sflush_r+0xc0>
 800bb62:	684b      	ldr	r3, [r1, #4]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	dc05      	bgt.n	800bb74 <__sflush_r+0x20>
 800bb68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	dc02      	bgt.n	800bb74 <__sflush_r+0x20>
 800bb6e:	2000      	movs	r0, #0
 800bb70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bb76:	2e00      	cmp	r6, #0
 800bb78:	d0f9      	beq.n	800bb6e <__sflush_r+0x1a>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bb80:	682f      	ldr	r7, [r5, #0]
 800bb82:	602b      	str	r3, [r5, #0]
 800bb84:	d032      	beq.n	800bbec <__sflush_r+0x98>
 800bb86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bb88:	89a3      	ldrh	r3, [r4, #12]
 800bb8a:	075a      	lsls	r2, r3, #29
 800bb8c:	d505      	bpl.n	800bb9a <__sflush_r+0x46>
 800bb8e:	6863      	ldr	r3, [r4, #4]
 800bb90:	1ac0      	subs	r0, r0, r3
 800bb92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bb94:	b10b      	cbz	r3, 800bb9a <__sflush_r+0x46>
 800bb96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bb98:	1ac0      	subs	r0, r0, r3
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	4602      	mov	r2, r0
 800bb9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bba0:	6a21      	ldr	r1, [r4, #32]
 800bba2:	4628      	mov	r0, r5
 800bba4:	47b0      	blx	r6
 800bba6:	1c43      	adds	r3, r0, #1
 800bba8:	89a3      	ldrh	r3, [r4, #12]
 800bbaa:	d106      	bne.n	800bbba <__sflush_r+0x66>
 800bbac:	6829      	ldr	r1, [r5, #0]
 800bbae:	291d      	cmp	r1, #29
 800bbb0:	d82c      	bhi.n	800bc0c <__sflush_r+0xb8>
 800bbb2:	4a2a      	ldr	r2, [pc, #168]	; (800bc5c <__sflush_r+0x108>)
 800bbb4:	40ca      	lsrs	r2, r1
 800bbb6:	07d6      	lsls	r6, r2, #31
 800bbb8:	d528      	bpl.n	800bc0c <__sflush_r+0xb8>
 800bbba:	2200      	movs	r2, #0
 800bbbc:	6062      	str	r2, [r4, #4]
 800bbbe:	04d9      	lsls	r1, r3, #19
 800bbc0:	6922      	ldr	r2, [r4, #16]
 800bbc2:	6022      	str	r2, [r4, #0]
 800bbc4:	d504      	bpl.n	800bbd0 <__sflush_r+0x7c>
 800bbc6:	1c42      	adds	r2, r0, #1
 800bbc8:	d101      	bne.n	800bbce <__sflush_r+0x7a>
 800bbca:	682b      	ldr	r3, [r5, #0]
 800bbcc:	b903      	cbnz	r3, 800bbd0 <__sflush_r+0x7c>
 800bbce:	6560      	str	r0, [r4, #84]	; 0x54
 800bbd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbd2:	602f      	str	r7, [r5, #0]
 800bbd4:	2900      	cmp	r1, #0
 800bbd6:	d0ca      	beq.n	800bb6e <__sflush_r+0x1a>
 800bbd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bbdc:	4299      	cmp	r1, r3
 800bbde:	d002      	beq.n	800bbe6 <__sflush_r+0x92>
 800bbe0:	4628      	mov	r0, r5
 800bbe2:	f7ff faa1 	bl	800b128 <_free_r>
 800bbe6:	2000      	movs	r0, #0
 800bbe8:	6360      	str	r0, [r4, #52]	; 0x34
 800bbea:	e7c1      	b.n	800bb70 <__sflush_r+0x1c>
 800bbec:	6a21      	ldr	r1, [r4, #32]
 800bbee:	2301      	movs	r3, #1
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	47b0      	blx	r6
 800bbf4:	1c41      	adds	r1, r0, #1
 800bbf6:	d1c7      	bne.n	800bb88 <__sflush_r+0x34>
 800bbf8:	682b      	ldr	r3, [r5, #0]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d0c4      	beq.n	800bb88 <__sflush_r+0x34>
 800bbfe:	2b1d      	cmp	r3, #29
 800bc00:	d001      	beq.n	800bc06 <__sflush_r+0xb2>
 800bc02:	2b16      	cmp	r3, #22
 800bc04:	d101      	bne.n	800bc0a <__sflush_r+0xb6>
 800bc06:	602f      	str	r7, [r5, #0]
 800bc08:	e7b1      	b.n	800bb6e <__sflush_r+0x1a>
 800bc0a:	89a3      	ldrh	r3, [r4, #12]
 800bc0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc10:	81a3      	strh	r3, [r4, #12]
 800bc12:	e7ad      	b.n	800bb70 <__sflush_r+0x1c>
 800bc14:	690f      	ldr	r7, [r1, #16]
 800bc16:	2f00      	cmp	r7, #0
 800bc18:	d0a9      	beq.n	800bb6e <__sflush_r+0x1a>
 800bc1a:	0793      	lsls	r3, r2, #30
 800bc1c:	680e      	ldr	r6, [r1, #0]
 800bc1e:	bf08      	it	eq
 800bc20:	694b      	ldreq	r3, [r1, #20]
 800bc22:	600f      	str	r7, [r1, #0]
 800bc24:	bf18      	it	ne
 800bc26:	2300      	movne	r3, #0
 800bc28:	eba6 0807 	sub.w	r8, r6, r7
 800bc2c:	608b      	str	r3, [r1, #8]
 800bc2e:	f1b8 0f00 	cmp.w	r8, #0
 800bc32:	dd9c      	ble.n	800bb6e <__sflush_r+0x1a>
 800bc34:	6a21      	ldr	r1, [r4, #32]
 800bc36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bc38:	4643      	mov	r3, r8
 800bc3a:	463a      	mov	r2, r7
 800bc3c:	4628      	mov	r0, r5
 800bc3e:	47b0      	blx	r6
 800bc40:	2800      	cmp	r0, #0
 800bc42:	dc06      	bgt.n	800bc52 <__sflush_r+0xfe>
 800bc44:	89a3      	ldrh	r3, [r4, #12]
 800bc46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc4a:	81a3      	strh	r3, [r4, #12]
 800bc4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc50:	e78e      	b.n	800bb70 <__sflush_r+0x1c>
 800bc52:	4407      	add	r7, r0
 800bc54:	eba8 0800 	sub.w	r8, r8, r0
 800bc58:	e7e9      	b.n	800bc2e <__sflush_r+0xda>
 800bc5a:	bf00      	nop
 800bc5c:	20400001 	.word	0x20400001

0800bc60 <_fflush_r>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	690b      	ldr	r3, [r1, #16]
 800bc64:	4605      	mov	r5, r0
 800bc66:	460c      	mov	r4, r1
 800bc68:	b913      	cbnz	r3, 800bc70 <_fflush_r+0x10>
 800bc6a:	2500      	movs	r5, #0
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	bd38      	pop	{r3, r4, r5, pc}
 800bc70:	b118      	cbz	r0, 800bc7a <_fflush_r+0x1a>
 800bc72:	6983      	ldr	r3, [r0, #24]
 800bc74:	b90b      	cbnz	r3, 800bc7a <_fflush_r+0x1a>
 800bc76:	f7fe f951 	bl	8009f1c <__sinit>
 800bc7a:	4b14      	ldr	r3, [pc, #80]	; (800bccc <_fflush_r+0x6c>)
 800bc7c:	429c      	cmp	r4, r3
 800bc7e:	d11b      	bne.n	800bcb8 <_fflush_r+0x58>
 800bc80:	686c      	ldr	r4, [r5, #4]
 800bc82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d0ef      	beq.n	800bc6a <_fflush_r+0xa>
 800bc8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bc8c:	07d0      	lsls	r0, r2, #31
 800bc8e:	d404      	bmi.n	800bc9a <_fflush_r+0x3a>
 800bc90:	0599      	lsls	r1, r3, #22
 800bc92:	d402      	bmi.n	800bc9a <_fflush_r+0x3a>
 800bc94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc96:	f7fe fd52 	bl	800a73e <__retarget_lock_acquire_recursive>
 800bc9a:	4628      	mov	r0, r5
 800bc9c:	4621      	mov	r1, r4
 800bc9e:	f7ff ff59 	bl	800bb54 <__sflush_r>
 800bca2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bca4:	07da      	lsls	r2, r3, #31
 800bca6:	4605      	mov	r5, r0
 800bca8:	d4e0      	bmi.n	800bc6c <_fflush_r+0xc>
 800bcaa:	89a3      	ldrh	r3, [r4, #12]
 800bcac:	059b      	lsls	r3, r3, #22
 800bcae:	d4dd      	bmi.n	800bc6c <_fflush_r+0xc>
 800bcb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bcb2:	f7fe fd45 	bl	800a740 <__retarget_lock_release_recursive>
 800bcb6:	e7d9      	b.n	800bc6c <_fflush_r+0xc>
 800bcb8:	4b05      	ldr	r3, [pc, #20]	; (800bcd0 <_fflush_r+0x70>)
 800bcba:	429c      	cmp	r4, r3
 800bcbc:	d101      	bne.n	800bcc2 <_fflush_r+0x62>
 800bcbe:	68ac      	ldr	r4, [r5, #8]
 800bcc0:	e7df      	b.n	800bc82 <_fflush_r+0x22>
 800bcc2:	4b04      	ldr	r3, [pc, #16]	; (800bcd4 <_fflush_r+0x74>)
 800bcc4:	429c      	cmp	r4, r3
 800bcc6:	bf08      	it	eq
 800bcc8:	68ec      	ldreq	r4, [r5, #12]
 800bcca:	e7da      	b.n	800bc82 <_fflush_r+0x22>
 800bccc:	0800caec 	.word	0x0800caec
 800bcd0:	0800cb0c 	.word	0x0800cb0c
 800bcd4:	0800cacc 	.word	0x0800cacc

0800bcd8 <fiprintf>:
 800bcd8:	b40e      	push	{r1, r2, r3}
 800bcda:	b503      	push	{r0, r1, lr}
 800bcdc:	4601      	mov	r1, r0
 800bcde:	ab03      	add	r3, sp, #12
 800bce0:	4805      	ldr	r0, [pc, #20]	; (800bcf8 <fiprintf+0x20>)
 800bce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bce6:	6800      	ldr	r0, [r0, #0]
 800bce8:	9301      	str	r3, [sp, #4]
 800bcea:	f7ff fc83 	bl	800b5f4 <_vfiprintf_r>
 800bcee:	b002      	add	sp, #8
 800bcf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcf4:	b003      	add	sp, #12
 800bcf6:	4770      	bx	lr
 800bcf8:	20000010 	.word	0x20000010

0800bcfc <_lseek_r>:
 800bcfc:	b538      	push	{r3, r4, r5, lr}
 800bcfe:	4d07      	ldr	r5, [pc, #28]	; (800bd1c <_lseek_r+0x20>)
 800bd00:	4604      	mov	r4, r0
 800bd02:	4608      	mov	r0, r1
 800bd04:	4611      	mov	r1, r2
 800bd06:	2200      	movs	r2, #0
 800bd08:	602a      	str	r2, [r5, #0]
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	f7fb fbc8 	bl	80074a0 <_lseek>
 800bd10:	1c43      	adds	r3, r0, #1
 800bd12:	d102      	bne.n	800bd1a <_lseek_r+0x1e>
 800bd14:	682b      	ldr	r3, [r5, #0]
 800bd16:	b103      	cbz	r3, 800bd1a <_lseek_r+0x1e>
 800bd18:	6023      	str	r3, [r4, #0]
 800bd1a:	bd38      	pop	{r3, r4, r5, pc}
 800bd1c:	20000488 	.word	0x20000488

0800bd20 <__swhatbuf_r>:
 800bd20:	b570      	push	{r4, r5, r6, lr}
 800bd22:	460e      	mov	r6, r1
 800bd24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd28:	2900      	cmp	r1, #0
 800bd2a:	b096      	sub	sp, #88	; 0x58
 800bd2c:	4614      	mov	r4, r2
 800bd2e:	461d      	mov	r5, r3
 800bd30:	da08      	bge.n	800bd44 <__swhatbuf_r+0x24>
 800bd32:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bd36:	2200      	movs	r2, #0
 800bd38:	602a      	str	r2, [r5, #0]
 800bd3a:	061a      	lsls	r2, r3, #24
 800bd3c:	d410      	bmi.n	800bd60 <__swhatbuf_r+0x40>
 800bd3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd42:	e00e      	b.n	800bd62 <__swhatbuf_r+0x42>
 800bd44:	466a      	mov	r2, sp
 800bd46:	f000 f8c1 	bl	800becc <_fstat_r>
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	dbf1      	blt.n	800bd32 <__swhatbuf_r+0x12>
 800bd4e:	9a01      	ldr	r2, [sp, #4]
 800bd50:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bd54:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bd58:	425a      	negs	r2, r3
 800bd5a:	415a      	adcs	r2, r3
 800bd5c:	602a      	str	r2, [r5, #0]
 800bd5e:	e7ee      	b.n	800bd3e <__swhatbuf_r+0x1e>
 800bd60:	2340      	movs	r3, #64	; 0x40
 800bd62:	2000      	movs	r0, #0
 800bd64:	6023      	str	r3, [r4, #0]
 800bd66:	b016      	add	sp, #88	; 0x58
 800bd68:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bd6c <__smakebuf_r>:
 800bd6c:	898b      	ldrh	r3, [r1, #12]
 800bd6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bd70:	079d      	lsls	r5, r3, #30
 800bd72:	4606      	mov	r6, r0
 800bd74:	460c      	mov	r4, r1
 800bd76:	d507      	bpl.n	800bd88 <__smakebuf_r+0x1c>
 800bd78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bd7c:	6023      	str	r3, [r4, #0]
 800bd7e:	6123      	str	r3, [r4, #16]
 800bd80:	2301      	movs	r3, #1
 800bd82:	6163      	str	r3, [r4, #20]
 800bd84:	b002      	add	sp, #8
 800bd86:	bd70      	pop	{r4, r5, r6, pc}
 800bd88:	ab01      	add	r3, sp, #4
 800bd8a:	466a      	mov	r2, sp
 800bd8c:	f7ff ffc8 	bl	800bd20 <__swhatbuf_r>
 800bd90:	9900      	ldr	r1, [sp, #0]
 800bd92:	4605      	mov	r5, r0
 800bd94:	4630      	mov	r0, r6
 800bd96:	f7ff fa33 	bl	800b200 <_malloc_r>
 800bd9a:	b948      	cbnz	r0, 800bdb0 <__smakebuf_r+0x44>
 800bd9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bda0:	059a      	lsls	r2, r3, #22
 800bda2:	d4ef      	bmi.n	800bd84 <__smakebuf_r+0x18>
 800bda4:	f023 0303 	bic.w	r3, r3, #3
 800bda8:	f043 0302 	orr.w	r3, r3, #2
 800bdac:	81a3      	strh	r3, [r4, #12]
 800bdae:	e7e3      	b.n	800bd78 <__smakebuf_r+0xc>
 800bdb0:	4b0d      	ldr	r3, [pc, #52]	; (800bde8 <__smakebuf_r+0x7c>)
 800bdb2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bdb4:	89a3      	ldrh	r3, [r4, #12]
 800bdb6:	6020      	str	r0, [r4, #0]
 800bdb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdbc:	81a3      	strh	r3, [r4, #12]
 800bdbe:	9b00      	ldr	r3, [sp, #0]
 800bdc0:	6163      	str	r3, [r4, #20]
 800bdc2:	9b01      	ldr	r3, [sp, #4]
 800bdc4:	6120      	str	r0, [r4, #16]
 800bdc6:	b15b      	cbz	r3, 800bde0 <__smakebuf_r+0x74>
 800bdc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdcc:	4630      	mov	r0, r6
 800bdce:	f000 f88f 	bl	800bef0 <_isatty_r>
 800bdd2:	b128      	cbz	r0, 800bde0 <__smakebuf_r+0x74>
 800bdd4:	89a3      	ldrh	r3, [r4, #12]
 800bdd6:	f023 0303 	bic.w	r3, r3, #3
 800bdda:	f043 0301 	orr.w	r3, r3, #1
 800bdde:	81a3      	strh	r3, [r4, #12]
 800bde0:	89a0      	ldrh	r0, [r4, #12]
 800bde2:	4305      	orrs	r5, r0
 800bde4:	81a5      	strh	r5, [r4, #12]
 800bde6:	e7cd      	b.n	800bd84 <__smakebuf_r+0x18>
 800bde8:	08009eb5 	.word	0x08009eb5

0800bdec <memmove>:
 800bdec:	4288      	cmp	r0, r1
 800bdee:	b510      	push	{r4, lr}
 800bdf0:	eb01 0402 	add.w	r4, r1, r2
 800bdf4:	d902      	bls.n	800bdfc <memmove+0x10>
 800bdf6:	4284      	cmp	r4, r0
 800bdf8:	4623      	mov	r3, r4
 800bdfa:	d807      	bhi.n	800be0c <memmove+0x20>
 800bdfc:	1e43      	subs	r3, r0, #1
 800bdfe:	42a1      	cmp	r1, r4
 800be00:	d008      	beq.n	800be14 <memmove+0x28>
 800be02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be0a:	e7f8      	b.n	800bdfe <memmove+0x12>
 800be0c:	4402      	add	r2, r0
 800be0e:	4601      	mov	r1, r0
 800be10:	428a      	cmp	r2, r1
 800be12:	d100      	bne.n	800be16 <memmove+0x2a>
 800be14:	bd10      	pop	{r4, pc}
 800be16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be1e:	e7f7      	b.n	800be10 <memmove+0x24>

0800be20 <__malloc_lock>:
 800be20:	4801      	ldr	r0, [pc, #4]	; (800be28 <__malloc_lock+0x8>)
 800be22:	f7fe bc8c 	b.w	800a73e <__retarget_lock_acquire_recursive>
 800be26:	bf00      	nop
 800be28:	2000047c 	.word	0x2000047c

0800be2c <__malloc_unlock>:
 800be2c:	4801      	ldr	r0, [pc, #4]	; (800be34 <__malloc_unlock+0x8>)
 800be2e:	f7fe bc87 	b.w	800a740 <__retarget_lock_release_recursive>
 800be32:	bf00      	nop
 800be34:	2000047c 	.word	0x2000047c

0800be38 <_realloc_r>:
 800be38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be3c:	4680      	mov	r8, r0
 800be3e:	4614      	mov	r4, r2
 800be40:	460e      	mov	r6, r1
 800be42:	b921      	cbnz	r1, 800be4e <_realloc_r+0x16>
 800be44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be48:	4611      	mov	r1, r2
 800be4a:	f7ff b9d9 	b.w	800b200 <_malloc_r>
 800be4e:	b92a      	cbnz	r2, 800be5c <_realloc_r+0x24>
 800be50:	f7ff f96a 	bl	800b128 <_free_r>
 800be54:	4625      	mov	r5, r4
 800be56:	4628      	mov	r0, r5
 800be58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be5c:	f000 f858 	bl	800bf10 <_malloc_usable_size_r>
 800be60:	4284      	cmp	r4, r0
 800be62:	4607      	mov	r7, r0
 800be64:	d802      	bhi.n	800be6c <_realloc_r+0x34>
 800be66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be6a:	d812      	bhi.n	800be92 <_realloc_r+0x5a>
 800be6c:	4621      	mov	r1, r4
 800be6e:	4640      	mov	r0, r8
 800be70:	f7ff f9c6 	bl	800b200 <_malloc_r>
 800be74:	4605      	mov	r5, r0
 800be76:	2800      	cmp	r0, #0
 800be78:	d0ed      	beq.n	800be56 <_realloc_r+0x1e>
 800be7a:	42bc      	cmp	r4, r7
 800be7c:	4622      	mov	r2, r4
 800be7e:	4631      	mov	r1, r6
 800be80:	bf28      	it	cs
 800be82:	463a      	movcs	r2, r7
 800be84:	f7fb fbfc 	bl	8007680 <memcpy>
 800be88:	4631      	mov	r1, r6
 800be8a:	4640      	mov	r0, r8
 800be8c:	f7ff f94c 	bl	800b128 <_free_r>
 800be90:	e7e1      	b.n	800be56 <_realloc_r+0x1e>
 800be92:	4635      	mov	r5, r6
 800be94:	e7df      	b.n	800be56 <_realloc_r+0x1e>
	...

0800be98 <_read_r>:
 800be98:	b538      	push	{r3, r4, r5, lr}
 800be9a:	4d07      	ldr	r5, [pc, #28]	; (800beb8 <_read_r+0x20>)
 800be9c:	4604      	mov	r4, r0
 800be9e:	4608      	mov	r0, r1
 800bea0:	4611      	mov	r1, r2
 800bea2:	2200      	movs	r2, #0
 800bea4:	602a      	str	r2, [r5, #0]
 800bea6:	461a      	mov	r2, r3
 800bea8:	f7fb fa9a 	bl	80073e0 <_read>
 800beac:	1c43      	adds	r3, r0, #1
 800beae:	d102      	bne.n	800beb6 <_read_r+0x1e>
 800beb0:	682b      	ldr	r3, [r5, #0]
 800beb2:	b103      	cbz	r3, 800beb6 <_read_r+0x1e>
 800beb4:	6023      	str	r3, [r4, #0]
 800beb6:	bd38      	pop	{r3, r4, r5, pc}
 800beb8:	20000488 	.word	0x20000488

0800bebc <abort>:
 800bebc:	b508      	push	{r3, lr}
 800bebe:	2006      	movs	r0, #6
 800bec0:	f000 f856 	bl	800bf70 <raise>
 800bec4:	2001      	movs	r0, #1
 800bec6:	f7fb fa81 	bl	80073cc <_exit>
	...

0800becc <_fstat_r>:
 800becc:	b538      	push	{r3, r4, r5, lr}
 800bece:	4d07      	ldr	r5, [pc, #28]	; (800beec <_fstat_r+0x20>)
 800bed0:	2300      	movs	r3, #0
 800bed2:	4604      	mov	r4, r0
 800bed4:	4608      	mov	r0, r1
 800bed6:	4611      	mov	r1, r2
 800bed8:	602b      	str	r3, [r5, #0]
 800beda:	f7fb fac6 	bl	800746a <_fstat>
 800bede:	1c43      	adds	r3, r0, #1
 800bee0:	d102      	bne.n	800bee8 <_fstat_r+0x1c>
 800bee2:	682b      	ldr	r3, [r5, #0]
 800bee4:	b103      	cbz	r3, 800bee8 <_fstat_r+0x1c>
 800bee6:	6023      	str	r3, [r4, #0]
 800bee8:	bd38      	pop	{r3, r4, r5, pc}
 800beea:	bf00      	nop
 800beec:	20000488 	.word	0x20000488

0800bef0 <_isatty_r>:
 800bef0:	b538      	push	{r3, r4, r5, lr}
 800bef2:	4d06      	ldr	r5, [pc, #24]	; (800bf0c <_isatty_r+0x1c>)
 800bef4:	2300      	movs	r3, #0
 800bef6:	4604      	mov	r4, r0
 800bef8:	4608      	mov	r0, r1
 800befa:	602b      	str	r3, [r5, #0]
 800befc:	f7fb fac5 	bl	800748a <_isatty>
 800bf00:	1c43      	adds	r3, r0, #1
 800bf02:	d102      	bne.n	800bf0a <_isatty_r+0x1a>
 800bf04:	682b      	ldr	r3, [r5, #0]
 800bf06:	b103      	cbz	r3, 800bf0a <_isatty_r+0x1a>
 800bf08:	6023      	str	r3, [r4, #0]
 800bf0a:	bd38      	pop	{r3, r4, r5, pc}
 800bf0c:	20000488 	.word	0x20000488

0800bf10 <_malloc_usable_size_r>:
 800bf10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf14:	1f18      	subs	r0, r3, #4
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	bfbc      	itt	lt
 800bf1a:	580b      	ldrlt	r3, [r1, r0]
 800bf1c:	18c0      	addlt	r0, r0, r3
 800bf1e:	4770      	bx	lr

0800bf20 <_raise_r>:
 800bf20:	291f      	cmp	r1, #31
 800bf22:	b538      	push	{r3, r4, r5, lr}
 800bf24:	4604      	mov	r4, r0
 800bf26:	460d      	mov	r5, r1
 800bf28:	d904      	bls.n	800bf34 <_raise_r+0x14>
 800bf2a:	2316      	movs	r3, #22
 800bf2c:	6003      	str	r3, [r0, #0]
 800bf2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf32:	bd38      	pop	{r3, r4, r5, pc}
 800bf34:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bf36:	b112      	cbz	r2, 800bf3e <_raise_r+0x1e>
 800bf38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf3c:	b94b      	cbnz	r3, 800bf52 <_raise_r+0x32>
 800bf3e:	4620      	mov	r0, r4
 800bf40:	f000 f830 	bl	800bfa4 <_getpid_r>
 800bf44:	462a      	mov	r2, r5
 800bf46:	4601      	mov	r1, r0
 800bf48:	4620      	mov	r0, r4
 800bf4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf4e:	f000 b817 	b.w	800bf80 <_kill_r>
 800bf52:	2b01      	cmp	r3, #1
 800bf54:	d00a      	beq.n	800bf6c <_raise_r+0x4c>
 800bf56:	1c59      	adds	r1, r3, #1
 800bf58:	d103      	bne.n	800bf62 <_raise_r+0x42>
 800bf5a:	2316      	movs	r3, #22
 800bf5c:	6003      	str	r3, [r0, #0]
 800bf5e:	2001      	movs	r0, #1
 800bf60:	e7e7      	b.n	800bf32 <_raise_r+0x12>
 800bf62:	2400      	movs	r4, #0
 800bf64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bf68:	4628      	mov	r0, r5
 800bf6a:	4798      	blx	r3
 800bf6c:	2000      	movs	r0, #0
 800bf6e:	e7e0      	b.n	800bf32 <_raise_r+0x12>

0800bf70 <raise>:
 800bf70:	4b02      	ldr	r3, [pc, #8]	; (800bf7c <raise+0xc>)
 800bf72:	4601      	mov	r1, r0
 800bf74:	6818      	ldr	r0, [r3, #0]
 800bf76:	f7ff bfd3 	b.w	800bf20 <_raise_r>
 800bf7a:	bf00      	nop
 800bf7c:	20000010 	.word	0x20000010

0800bf80 <_kill_r>:
 800bf80:	b538      	push	{r3, r4, r5, lr}
 800bf82:	4d07      	ldr	r5, [pc, #28]	; (800bfa0 <_kill_r+0x20>)
 800bf84:	2300      	movs	r3, #0
 800bf86:	4604      	mov	r4, r0
 800bf88:	4608      	mov	r0, r1
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	602b      	str	r3, [r5, #0]
 800bf8e:	f7fb fa0d 	bl	80073ac <_kill>
 800bf92:	1c43      	adds	r3, r0, #1
 800bf94:	d102      	bne.n	800bf9c <_kill_r+0x1c>
 800bf96:	682b      	ldr	r3, [r5, #0]
 800bf98:	b103      	cbz	r3, 800bf9c <_kill_r+0x1c>
 800bf9a:	6023      	str	r3, [r4, #0]
 800bf9c:	bd38      	pop	{r3, r4, r5, pc}
 800bf9e:	bf00      	nop
 800bfa0:	20000488 	.word	0x20000488

0800bfa4 <_getpid_r>:
 800bfa4:	f7fb b9fa 	b.w	800739c <_getpid>

0800bfa8 <_init>:
 800bfa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfaa:	bf00      	nop
 800bfac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfae:	bc08      	pop	{r3}
 800bfb0:	469e      	mov	lr, r3
 800bfb2:	4770      	bx	lr

0800bfb4 <_fini>:
 800bfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfb6:	bf00      	nop
 800bfb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfba:	bc08      	pop	{r3}
 800bfbc:	469e      	mov	lr, r3
 800bfbe:	4770      	bx	lr
