{
  "module_name": "mt8195-mmsys.h",
  "hash_id": "f3c81de7e75890f70d2a3c7083b498f70d483934306ba5453b3a862c0b6eeb4d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/mediatek/mt8195-mmsys.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8195_MMSYS_H\n#define __SOC_MEDIATEK_MT8195_MMSYS_H\n\n#define MT8195_VDO0_OVL_MOUT_EN\t\t\t\t\t0xf14\n#define MT8195_MOUT_DISP_OVL0_TO_DISP_RDMA0\t\t\tBIT(0)\n#define MT8195_MOUT_DISP_OVL0_TO_DISP_WDMA0\t\t\tBIT(1)\n#define MT8195_MOUT_DISP_OVL0_TO_DISP_OVL1\t\t\tBIT(2)\n#define MT8195_MOUT_DISP_OVL1_TO_DISP_RDMA1\t\t\tBIT(4)\n#define MT8195_MOUT_DISP_OVL1_TO_DISP_WDMA1\t\t\tBIT(5)\n#define MT8195_MOUT_DISP_OVL1_TO_DISP_OVL0\t\t\tBIT(6)\n\n#define MT8195_VDO0_SEL_IN\t\t\t\t\t0xf34\n#define MT8195_SEL_IN_VPP_MERGE_FROM_MASK\t\t\tGENMASK(1, 0)\n#define MT8195_SEL_IN_VPP_MERGE_FROM_DSC_WRAP0_OUT\t\t(0 << 0)\n#define MT8195_SEL_IN_VPP_MERGE_FROM_DISP_DITHER1\t\t(1 << 0)\n#define MT8195_SEL_IN_VPP_MERGE_FROM_VDO1_VIRTUAL0\t\t(2 << 0)\n#define MT8195_SEL_IN_DSC_WRAP0_IN_FROM_MASK\t\t\tGENMASK(4, 4)\n#define MT8195_SEL_IN_DSC_WRAP0_IN_FROM_DISP_DITHER0\t\t(0 << 4)\n#define MT8195_SEL_IN_DSC_WRAP0_IN_FROM_VPP_MERGE\t\t(1 << 4)\n#define MT8195_SEL_IN_DSC_WRAP1_IN_FROM_MASK\t\t\tGENMASK(5, 5)\n#define MT8195_SEL_IN_DSC_WRAP1_IN_FROM_DISP_DITHER1\t\t(0 << 5)\n#define MT8195_SEL_IN_DSC_WRAP1_IN_FROM_VPP_MERGE\t\t(1 << 5)\n#define MT8195_SEL_IN_SINA_VIRTUAL0_FROM_MASK\t\t\tGENMASK(8, 8)\n#define MT8195_SEL_IN_SINA_VIRTUAL0_FROM_VPP_MERGE\t\t(0 << 8)\n#define MT8195_SEL_IN_SINA_VIRTUAL0_FROM_DSC_WRAP1_OUT\t\t(1 << 8)\n#define MT8195_SEL_IN_SINB_VIRTUAL0_FROM_MASK\t\t\tGENMASK(9, 9)\n#define MT8195_SEL_IN_SINB_VIRTUAL0_FROM_DSC_WRAP0_OUT\t\t(0 << 9)\n#define MT8195_SEL_IN_DP_INTF0_FROM_MASK\t\t\tGENMASK(13, 12)\n#define MT8195_SEL_IN_DP_INTF0_FROM_DSC_WRAP1_OUT\t\t(0 << 0)\n#define MT8195_SEL_IN_DP_INTF0_FROM_VPP_MERGE\t\t\t(1 << 12)\n#define MT8195_SEL_IN_DP_INTF0_FROM_VDO1_VIRTUAL0\t\t(2 << 12)\n#define MT8195_SEL_IN_DSI0_FROM_MASK\t\t\t\tGENMASK(16, 16)\n#define MT8195_SEL_IN_DSI0_FROM_DSC_WRAP0_OUT\t\t\t(0 << 16)\n#define MT8195_SEL_IN_DSI0_FROM_DISP_DITHER0\t\t\t(1 << 16)\n#define MT8195_SEL_IN_DSI1_FROM_MASK\t\t\t\tGENMASK(17, 17)\n#define MT8195_SEL_IN_DSI1_FROM_DSC_WRAP1_OUT\t\t\t(0 << 17)\n#define MT8195_SEL_IN_DSI1_FROM_VPP_MERGE\t\t\t(1 << 17)\n#define MT8195_SEL_IN_DISP_WDMA1_FROM_MASK\t\t\tGENMASK(20, 20)\n#define MT8195_SEL_IN_DISP_WDMA1_FROM_DISP_OVL1\t\t\t(0 << 20)\n#define MT8195_SEL_IN_DISP_WDMA1_FROM_VPP_MERGE\t\t\t(1 << 20)\n#define MT8195_SEL_IN_DSC_WRAP1_FROM_MASK\t\t\tGENMASK(21, 21)\n#define MT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN\t\t(0 << 21)\n#define MT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DISP_DITHER1\t\t(1 << 21)\n#define MT8195_SEL_IN_DISP_WDMA0_FROM_MASK\t\t\tGENMASK(22, 22)\n#define MT8195_SEL_IN_DISP_WDMA0_FROM_DISP_OVL0\t\t\t(0 << 22)\n\n#define MT8195_VDO0_SEL_OUT\t\t\t\t\t0xf38\n#define MT8195_SOUT_DISP_DITHER0_TO_MASK\t\t\tBIT(0)\n#define MT8195_SOUT_DISP_DITHER0_TO_DSC_WRAP0_IN\t\t(0 << 0)\n#define MT8195_SOUT_DISP_DITHER0_TO_DSI0\t\t\t(1 << 0)\n#define MT8195_SOUT_DISP_DITHER1_TO_MASK\t\t\tGENMASK(2, 1)\n#define MT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_IN\t\t(0 << 1)\n#define MT8195_SOUT_DISP_DITHER1_TO_VPP_MERGE\t\t\t(1 << 1)\n#define MT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_OUT\t\t(2 << 1)\n#define MT8195_SOUT_VDO1_VIRTUAL0_TO_MASK\t\t\tGENMASK(4, 4)\n#define MT8195_SOUT_VDO1_VIRTUAL0_TO_VPP_MERGE\t\t\t(0 << 4)\n#define MT8195_SOUT_VDO1_VIRTUAL0_TO_DP_INTF0\t\t\t(1 << 4)\n#define MT8195_SOUT_VPP_MERGE_TO_MASK\t\t\t\tGENMASK(10, 8)\n#define MT8195_SOUT_VPP_MERGE_TO_DSI1\t\t\t\t(0 << 8)\n#define MT8195_SOUT_VPP_MERGE_TO_DP_INTF0\t\t\t(1 << 8)\n#define MT8195_SOUT_VPP_MERGE_TO_SINA_VIRTUAL0\t\t\t(2 << 8)\n#define MT8195_SOUT_VPP_MERGE_TO_DISP_WDMA1\t\t\t(3 << 8)\n#define MT8195_SOUT_VPP_MERGE_TO_DSC_WRAP0_IN\t\t\t(4 << 8)\n#define MT8195_SOUT_VPP_MERGE_TO_DSC_WRAP1_IN_MASK\t\tGENMASK(11, 11)\n#define MT8195_SOUT_VPP_MERGE_TO_DSC_WRAP1_IN\t\t\t(0 << 11)\n#define MT8195_SOUT_DSC_WRAP0_OUT_TO_MASK\t\t\tGENMASK(13, 12)\n#define MT8195_SOUT_DSC_WRAP0_OUT_TO_DSI0\t\t\t(0 << 12)\n#define MT8195_SOUT_DSC_WRAP0_OUT_TO_SINB_VIRTUAL0\t\t(1 << 12)\n#define MT8195_SOUT_DSC_WRAP0_OUT_TO_VPP_MERGE\t\t\t(2 << 12)\n#define MT8195_SOUT_DSC_WRAP1_OUT_TO_MASK\t\t\tGENMASK(17, 16)\n#define MT8195_SOUT_DSC_WRAP1_OUT_TO_DSI1\t\t\t(0 << 16)\n#define MT8195_SOUT_DSC_WRAP1_OUT_TO_DP_INTF0\t\t\t(1 << 16)\n#define MT8195_SOUT_DSC_WRAP1_OUT_TO_SINA_VIRTUAL0\t\t(2 << 16)\n#define MT8195_SOUT_DSC_WRAP1_OUT_TO_VPP_MERGE\t\t\t(3 << 16)\n\n#define MT8195_VDO1_SW0_RST_B\t\t\t\t\t0x1d0\n#define MT8195_VDO1_MERGE0_ASYNC_CFG_WD\t\t\t\t0xe30\n#define MT8195_VDO1_HDRBE_ASYNC_CFG_WD\t\t\t\t0xe70\n#define MT8195_VDO1_HDR_TOP_CFG\t\t\t\t\t0xd00\n#define MT8195_VDO1_MIXER_IN1_ALPHA\t\t\t\t0xd30\n#define MT8195_VDO1_MIXER_IN1_PAD\t\t\t\t0xd40\n\n#define MT8195_VDO1_VPP_MERGE0_P0_SEL_IN\t\t\t0xf04\n#define MT8195_VPP_MERGE0_P0_SEL_IN_FROM_MDP_RDMA0\t\t\t1\n\n#define MT8195_VDO1_VPP_MERGE0_P1_SEL_IN\t\t\t0xf08\n#define MT8195_VPP_MERGE0_P1_SEL_IN_FROM_MDP_RDMA1\t\t\t1\n\n#define MT8195_VDO1_DISP_DPI1_SEL_IN\t\t\t\t0xf10\n#define MT8195_DISP_DPI1_SEL_IN_FROM_VPP_MERGE4_MOUT\t\t\t0\n\n#define MT8195_VDO1_DISP_DP_INTF0_SEL_IN\t\t\t0xf14\n#define MT8195_DISP_DP_INTF0_SEL_IN_FROM_VPP_MERGE4_MOUT\t\t0\n\n#define MT8195_VDO1_MERGE4_SOUT_SEL\t\t\t\t0xf18\n#define MT8195_MERGE4_SOUT_TO_DPI1_SEL\t\t\t\t\t2\n#define MT8195_MERGE4_SOUT_TO_DP_INTF0_SEL\t\t\t\t3\n\n#define MT8195_VDO1_MIXER_IN1_SEL_IN\t\t\t\t0xf24\n#define MT8195_MIXER_IN1_SEL_IN_FROM_MERGE0_ASYNC_SOUT\t\t\t1\n\n#define MT8195_VDO1_MIXER_IN2_SEL_IN\t\t\t\t0xf28\n#define MT8195_MIXER_IN2_SEL_IN_FROM_MERGE1_ASYNC_SOUT\t\t\t1\n\n#define MT8195_VDO1_MIXER_IN3_SEL_IN\t\t\t\t0xf2c\n#define MT8195_MIXER_IN3_SEL_IN_FROM_MERGE2_ASYNC_SOUT\t\t\t1\n\n#define MT8195_VDO1_MIXER_IN4_SEL_IN\t\t\t\t0xf30\n#define MT8195_MIXER_IN4_SEL_IN_FROM_MERGE3_ASYNC_SOUT\t\t\t1\n\n#define MT8195_VDO1_MIXER_OUT_SOUT_SEL\t\t\t\t0xf34\n#define MT8195_MIXER_SOUT_TO_MERGE4_ASYNC_SEL\t\t\t\t1\n\n#define MT8195_VDO1_VPP_MERGE1_P0_SEL_IN\t\t\t0xf3c\n#define MT8195_VPP_MERGE1_P0_SEL_IN_FROM_MDP_RDMA2\t\t\t1\n\n#define MT8195_VDO1_MERGE0_ASYNC_SOUT_SEL\t\t\t0xf40\n#define MT8195_SOUT_TO_MIXER_IN1_SEL\t\t\t\t\t1\n\n#define MT8195_VDO1_MERGE1_ASYNC_SOUT_SEL\t\t\t0xf44\n#define MT8195_SOUT_TO_MIXER_IN2_SEL\t\t\t\t\t1\n\n#define MT8195_VDO1_MERGE2_ASYNC_SOUT_SEL\t\t\t0xf48\n#define MT8195_SOUT_TO_MIXER_IN3_SEL\t\t\t\t\t1\n\n#define MT8195_VDO1_MERGE3_ASYNC_SOUT_SEL\t\t\t0xf4c\n#define MT8195_SOUT_TO_MIXER_IN4_SEL\t\t\t\t\t1\n\n#define MT8195_VDO1_MERGE4_ASYNC_SEL_IN\t\t\t\t0xf50\n#define MT8195_MERGE4_ASYNC_SEL_IN_FROM_MIXER_OUT_SOUT\t\t\t1\n\n#define MT8195_VDO1_MIXER_IN1_SOUT_SEL\t\t\t\t0xf58\n#define MT8195_MIXER_IN1_SOUT_TO_DISP_MIXER\t\t\t\t0\n\n#define MT8195_VDO1_MIXER_IN2_SOUT_SEL\t\t\t\t0xf5c\n#define MT8195_MIXER_IN2_SOUT_TO_DISP_MIXER\t\t\t\t0\n\n#define MT8195_VDO1_MIXER_IN3_SOUT_SEL\t\t\t\t0xf60\n#define MT8195_MIXER_IN3_SOUT_TO_DISP_MIXER\t\t\t\t0\n\n#define MT8195_VDO1_MIXER_IN4_SOUT_SEL\t\t\t\t0xf64\n#define MT8195_MIXER_IN4_SOUT_TO_DISP_MIXER\t\t\t\t0\n\n#define MT8195_VDO1_MIXER_SOUT_SEL_IN\t\t\t\t0xf68\n#define MT8195_MIXER_SOUT_SEL_IN_FROM_DISP_MIXER\t\t\t0\n\n \n#define MT8195_VPP1_HW_DCM_1ST_DIS0\t\t\t\t0x150\n#define MT8195_VPP1_HW_DCM_1ST_DIS1\t\t\t\t0x160\n#define MT8195_VPP1_HW_DCM_2ND_DIS0\t\t\t\t0x1a0\n#define MT8195_VPP1_HW_DCM_2ND_DIS1\t\t\t\t0x1b0\n#define MT8195_SVPP2_BUF_BF_RSZ_SWITCH\t\t\t\t0xf48\n#define MT8195_SVPP3_BUF_BF_RSZ_SWITCH\t\t\t\t0xf74\n\n \n#define MT8195_SVPP1_MDP_RSZ\t\t\t\t\tBIT(25)\n#define MT8195_SVPP2_MDP_RSZ\t\t\t\t\tBIT(4)\n#define MT8195_SVPP3_MDP_RSZ\t\t\t\t\tBIT(5)\n\nstatic const struct mtk_mmsys_routes mmsys_mt8195_routing_table[] = {\n\t{\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,\n\t\tMT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL0_TO_DISP_RDMA0,\n\t\tMT8195_MOUT_DISP_OVL0_TO_DISP_RDMA0\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_WDMA0,\n\t\tMT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL0_TO_DISP_WDMA0,\n\t\tMT8195_MOUT_DISP_OVL0_TO_DISP_WDMA0\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_OVL1,\n\t\tMT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL0_TO_DISP_OVL1,\n\t\tMT8195_MOUT_DISP_OVL0_TO_DISP_OVL1\n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_RDMA1,\n\t\tMT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL1_TO_DISP_RDMA1,\n\t\tMT8195_MOUT_DISP_OVL1_TO_DISP_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_WDMA1,\n\t\tMT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL1_TO_DISP_WDMA1,\n\t\tMT8195_MOUT_DISP_OVL1_TO_DISP_WDMA1\n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_OVL0,\n\t\tMT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL1_TO_DISP_OVL0,\n\t\tMT8195_MOUT_DISP_OVL1_TO_DISP_OVL0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_VPP_MERGE_FROM_MASK,\n\t\tMT8195_SEL_IN_VPP_MERGE_FROM_DSC_WRAP0_OUT\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_VPP_MERGE_FROM_MASK,\n\t\tMT8195_SEL_IN_VPP_MERGE_FROM_DISP_DITHER1\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_VPP_MERGE_FROM_MASK,\n\t\tMT8195_SEL_IN_VPP_MERGE_FROM_VDO1_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSC0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP0_IN_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP0_IN_FROM_DISP_DITHER0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DSC0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP0_IN_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP0_IN_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DSC1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_IN_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_IN_FROM_DISP_DITHER1\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DSC1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_IN_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_IN_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINA_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINA_VIRTUAL0_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINA_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINA_VIRTUAL0_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINA_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINA_VIRTUAL0_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINA_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINA_VIRTUAL0_FROM_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINA_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINA_VIRTUAL0_FROM_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINA_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINA_VIRTUAL0_FROM_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINB_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINB_VIRTUAL0_FROM_DSC_WRAP0_OUT\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINB_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINB_VIRTUAL0_FROM_DSC_WRAP0_OUT\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_SINB_VIRTUAL0_FROM_MASK,\n\t\tMT8195_SEL_IN_SINB_VIRTUAL0_FROM_DSC_WRAP0_OUT\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DP_INTF0_FROM_MASK,\n\t\tMT8195_SEL_IN_DP_INTF0_FROM_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DP_INTF0_FROM_MASK,\n\t\tMT8195_SEL_IN_DP_INTF0_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DP_INTF0_FROM_MASK,\n\t\tMT8195_SEL_IN_DP_INTF0_FROM_VDO1_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSI0_FROM_MASK,\n\t\tMT8195_SEL_IN_DSI0_FROM_DSC_WRAP0_OUT\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSI0_FROM_MASK,\n\t\tMT8195_SEL_IN_DSI0_FROM_DISP_DITHER0\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DSI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSI1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSI1_FROM_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DSI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSI1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSI1_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_WDMA1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DISP_WDMA1_FROM_MASK,\n\t\tMT8195_SEL_IN_DISP_WDMA1_FROM_DISP_OVL1\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_WDMA1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DISP_WDMA1_FROM_MASK,\n\t\tMT8195_SEL_IN_DISP_WDMA1_FROM_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DSI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DSI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DISP_DITHER1\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DISP_DITHER1\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DISP_DITHER1\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP1_FROM_MASK,\n\t\tMT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DISP_DITHER1\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_WDMA0,\n\t\tMT8195_VDO0_SEL_IN, MT8195_SEL_IN_DISP_WDMA0_FROM_MASK,\n\t\tMT8195_SEL_IN_DISP_WDMA0_FROM_DISP_OVL0\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSC0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER0_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER0_TO_DSC_WRAP0_IN\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER0_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER0_TO_DSI0\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DSC1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER1_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER1_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER1_TO_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DSI1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER1_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER1_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER1_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER1_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_DITHER1, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER1_TO_MASK,\n\t\tMT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_OUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VDO1_VIRTUAL0_TO_MASK,\n\t\tMT8195_SOUT_VDO1_VIRTUAL0_TO_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VDO1_VIRTUAL0_TO_MASK,\n\t\tMT8195_SOUT_VDO1_VIRTUAL0_TO_DP_INTF0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DSI1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_DSI1\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_DP_INTF0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_SINA_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_SINA_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_SINA_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_WDMA1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_DISP_WDMA1\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DSC0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_DSC_WRAP0_IN\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DSC1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_DSC_WRAP1_IN_MASK,\n\t\tMT8195_SOUT_VPP_MERGE_TO_DSC_WRAP1_IN\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP0_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP0_OUT_TO_DSI0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP0_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP0_OUT_TO_SINB_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP0_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP0_OUT_TO_SINB_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP0_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP0_OUT_TO_SINB_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP0_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP0_OUT_TO_VPP_MERGE\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DSI1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP1_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP1_OUT_TO_DSI1\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP1_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP1_OUT_TO_DP_INTF0\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP1_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP1_OUT_TO_SINA_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DPI0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP1_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP1_OUT_TO_SINA_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP1_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP1_OUT_TO_SINA_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_DSC1, DDP_COMPONENT_MERGE0,\n\t\tMT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP1_OUT_TO_MASK,\n\t\tMT8195_SOUT_DSC_WRAP1_OUT_TO_VPP_MERGE\n\t}\n};\n\nstatic const struct mtk_mmsys_routes mmsys_mt8195_vdo1_routing_table[] = {\n\t{\n\t\tDDP_COMPONENT_MDP_RDMA0, DDP_COMPONENT_MERGE1,\n\t\tMT8195_VDO1_VPP_MERGE0_P0_SEL_IN, GENMASK(0, 0),\n\t\tMT8195_VPP_MERGE0_P0_SEL_IN_FROM_MDP_RDMA0\n\t}, {\n\t\tDDP_COMPONENT_MDP_RDMA1, DDP_COMPONENT_MERGE1,\n\t\tMT8195_VDO1_VPP_MERGE0_P1_SEL_IN, GENMASK(0, 0),\n\t\tMT8195_VPP_MERGE0_P1_SEL_IN_FROM_MDP_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_MDP_RDMA2, DDP_COMPONENT_MERGE2,\n\t\tMT8195_VDO1_VPP_MERGE1_P0_SEL_IN, GENMASK(0, 0),\n\t\tMT8195_VPP_MERGE1_P0_SEL_IN_FROM_MDP_RDMA2\n\t}, {\n\t\tDDP_COMPONENT_MERGE1, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MERGE0_ASYNC_SOUT_SEL, GENMASK(1, 0),\n\t\tMT8195_SOUT_TO_MIXER_IN1_SEL\n\t}, {\n\t\tDDP_COMPONENT_MERGE2, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MERGE1_ASYNC_SOUT_SEL, GENMASK(1, 0),\n\t\tMT8195_SOUT_TO_MIXER_IN2_SEL\n\t}, {\n\t\tDDP_COMPONENT_MERGE3, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MERGE2_ASYNC_SOUT_SEL, GENMASK(1, 0),\n\t\tMT8195_SOUT_TO_MIXER_IN3_SEL\n\t}, {\n\t\tDDP_COMPONENT_MERGE4, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MERGE3_ASYNC_SOUT_SEL, GENMASK(1, 0),\n\t\tMT8195_SOUT_TO_MIXER_IN4_SEL\n\t}, {\n\t\tDDP_COMPONENT_ETHDR_MIXER, DDP_COMPONENT_MERGE5,\n\t\tMT8195_VDO1_MIXER_OUT_SOUT_SEL, GENMASK(0, 0),\n\t\tMT8195_MIXER_SOUT_TO_MERGE4_ASYNC_SEL\n\t}, {\n\t\tDDP_COMPONENT_MERGE1, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MIXER_IN1_SEL_IN, GENMASK(0, 0),\n\t\tMT8195_MIXER_IN1_SEL_IN_FROM_MERGE0_ASYNC_SOUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE2, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MIXER_IN2_SEL_IN, GENMASK(0, 0),\n\t\tMT8195_MIXER_IN2_SEL_IN_FROM_MERGE1_ASYNC_SOUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE3, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MIXER_IN3_SEL_IN, GENMASK(0, 0),\n\t\tMT8195_MIXER_IN3_SEL_IN_FROM_MERGE2_ASYNC_SOUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE4, DDP_COMPONENT_ETHDR_MIXER,\n\t\tMT8195_VDO1_MIXER_IN4_SEL_IN, GENMASK(0, 0),\n\t\tMT8195_MIXER_IN4_SEL_IN_FROM_MERGE3_ASYNC_SOUT\n\t}, {\n\t\tDDP_COMPONENT_ETHDR_MIXER, DDP_COMPONENT_MERGE5,\n\t\tMT8195_VDO1_MIXER_SOUT_SEL_IN, GENMASK(2, 0),\n\t\tMT8195_MIXER_SOUT_SEL_IN_FROM_DISP_MIXER\n\t}, {\n\t\tDDP_COMPONENT_ETHDR_MIXER, DDP_COMPONENT_MERGE5,\n\t\tMT8195_VDO1_MERGE4_ASYNC_SEL_IN, GENMASK(2, 0),\n\t\tMT8195_MERGE4_ASYNC_SEL_IN_FROM_MIXER_OUT_SOUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO1_DISP_DPI1_SEL_IN, GENMASK(1, 0),\n\t\tMT8195_DISP_DPI1_SEL_IN_FROM_VPP_MERGE4_MOUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_DPI1,\n\t\tMT8195_VDO1_MERGE4_SOUT_SEL, GENMASK(1, 0),\n\t\tMT8195_MERGE4_SOUT_TO_DPI1_SEL\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO1_DISP_DP_INTF0_SEL_IN, GENMASK(1, 0),\n\t\tMT8195_DISP_DP_INTF0_SEL_IN_FROM_VPP_MERGE4_MOUT\n\t}, {\n\t\tDDP_COMPONENT_MERGE5, DDP_COMPONENT_DP_INTF1,\n\t\tMT8195_VDO1_MERGE4_SOUT_SEL, GENMASK(1, 0),\n\t\tMT8195_MERGE4_SOUT_TO_DP_INTF0_SEL\n\t}\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}