Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Sep 26 03:32:06 2024
| Host         : JoshsArchUSB running 64-bit unknown
| Command      : report_methodology -file Lab_2_wrapper_methodology_drc_routed.rpt -pb Lab_2_wrapper_methodology_drc_routed.pb -rpx Lab_2_wrapper_methodology_drc_routed.rpx
| Design       : Lab_2_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 1          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Lab_2_i/ALU_0/U0/ALUC/R_reg[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_2_i/ALU_0/U0/ALUC/R_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Lab_2_i/ALU_0/U0/ALUC/R_reg[0] cannot be properly analyzed as its control pin Lab_2_i/ALU_0/U0/ALUC/R_reg[0]/G is not reached by a timing clock
Related violations: <none>


