Keywords:
      Search keywords:    SV UVM RAL ROUTER register verification register abstraction
 
Technical content:

      Title:   RAL virtual register example using UVM
      Objective: This example shows the modeling of virtual registers within a memory block in RAL. It illustrates the integration of this model into a verification environment and shows how a user can create sequences to access these virtual registers using the register model.      
      Description:    Please refer to the RAL Primer in $VCS_HOME/doc/UserGuide
      Additional setup: None   
 
To run the example:
	Use Makefile
