
****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/ipirun.tcl -notrace
Creating Vivado project and starting FPGA synthesis.
--- DEBUG: source .local/dsa/prj/rebuild.tcl to create prj project
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/timothyduke/Documents/Vivado/2018.2/data/ip'.
INFO: Project created:prj
--- DEBUG: setting ip_repo_paths: /home/timothyduke/workspace/SeniorDesign/Debug/_sds/iprepo/repo /home/timothyduke/Documents/SDx/2018.2/data/ip/xilinx /home/timothyduke/Documents/SDx/2018.2/data/cache/xilinx .local/dsa/ipcache /home/timothyduke/Documents/SDx/2018.2/data/ip
--- DEBUG: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/timothyduke/Documents/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/ip'.
--- DEBUG: config_ip_cache -use_cache_location /home/timothyduke/workspace/ip_cache
--- DEBUG: open_bd_design -auto_upgrade [get_files Arty_Z7_20.bd]
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: Arty_Z7_20_auto_pc_0 
Successfully read diagram <Arty_Z7_20> from BD file </home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/Arty_Z7_20.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-1972] Upgraded Arty_Z7_20_ps7_0_axi_periph_0 from AXI Interconnect 2.1 to AXI Interconnect 2.1
Wrote  : </home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/Arty_Z7_20.bd> 
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.402 ; gain = 32.195 ; free physical = 166 ; free virtual = 6124
--- DEBUG: source .local/top.bd.tcl
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
--- DEBUG: save_bd_design
--- DEBUG: inserting profiling cores
--- DEBUG: Adding profiling of host and kernel masters...
--- DEBUG: useTrace : 0
WARNING: Empty profile data..ignoring profiling
--- DEBUG: inserting SystemILA debug cores
--- DEBUG: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
--- DEBUG: connecting BSCAN interfaces of compute unit(s)
--- DEBUG: assign_bd_address
--- DEBUG: validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(145). Command ignored
--- DEBUG: bd::util_cmd set_bd_source SDSoC [current_bd_design]
Wrote  : </home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/Arty_Z7_20.bd> 
--- DEBUG: writing address_map.xml
--- DEBUG: writing debug ip
--- DEBUG: generate_target all [get_files Arty_Z7_20.bd]
INFO: [BD 41-1662] The design 'Arty_Z7_20.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd
VHDL Output written to : /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/sim/Arty_Z7_20.vhd
VHDL Output written to : /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/Arty_Z7_20_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hw_handoff/Arty_Z7_20.hwh
Generated Block Design Tcl file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hw_handoff/Arty_Z7_20_bd.tcl
Generated Hardware Definition File /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.hwdef
--- DEBUG: config_ip_cache -export [get_ips -all -of_object [get_files Arty_Z7_20.bd]]
--- DEBUG: write_hwdef -force -file output/system.hdf
--- DEBUG: add_files -norecurse [make_wrapper -top -files [get_files Arty_Z7_20.bd]]
--- DEBUG: add_files output/Arty_Z7_20_ooc_copy.xdc -fileset [current_fileset -constrset]
--- DEBUG: set_property used_in synthesis implementation out_of_context /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/output/Arty_Z7_20_ooc_copy.xdc
--- DEBUG: set_property processing_order early /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/output/Arty_Z7_20_ooc_copy.xdc
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_axi_gpio_0_0, cache-ID = d63465b403f97691.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_axi_gpio_1_0, cache-ID = fb686de0a20fd631.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_axi_gpio_2_0, cache-ID = 03cebd8b8bc75099.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_axi_gpio_3_0, cache-ID = 38cdd79d005f7085.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_axi_iic_0_0, cache-ID = 5a5967610a96728e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_clk_wiz_0_0, cache-ID = 41f188b9d0a60fde.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_proc_sys_reset_0_0, cache-ID = 1dc216096c3dc77f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_proc_sys_reset_1_0, cache-ID = d56727bd2e510ccd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_proc_sys_reset_2_0, cache-ID = 3f9c4b885210838a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_processing_system7_0_0, cache-ID = c687853f355d4de3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_rst_ps7_0_100M_0, cache-ID = 1dc216096c3dc77f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_xlconcat_0_0, cache-ID = d0b0f4bc33f76a5f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_xbar_0, cache-ID = 06c9d4da0a934199.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Arty_Z7_20_auto_pc_0, cache-ID = 2d0d3f2a2cbaa96b.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1685.637 ; gain = 9.992 ; free physical = 172 ; free virtual = 6023
--- DEBUG: set_param general.maxThreads 1
[Fri Jan 18 14:48:20 2019] Launched synth_1...
Run output will be captured here: /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/runme.log
[Fri Jan 18 14:48:20 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log Arty_Z7_20_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arty_Z7_20_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Arty_Z7_20_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/timothyduke/Documents/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/timothyduke/Documents/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.801 ; gain = 176.023 ; free physical = 177 ; free virtual = 5731
Command: synth_design -top Arty_Z7_20_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1392.801 ; gain = 24.926 ; free physical = 145 ; free virtual = 5617
---------------------------------------------------------------------------------
WARNING: [Synth 8-2489] overwriting existing secondary unit structure [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_wrapper' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:49]
INFO: [Synth 8-3491] module 'Arty_Z7_20' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:1788' bound to instance 'Arty_Z7_20_i' of component 'Arty_Z7_20' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:245]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:1837]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_0_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'Arty_Z7_20_axi_gpio_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2452]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_1_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'Arty_Z7_20_axi_gpio_1_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2476]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_1_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_2_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'Arty_Z7_20_axi_gpio_2_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2501]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_2_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_2_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_3_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_3_0_stub.vhdl:5' bound to instance 'axi_gpio_3' of component 'Arty_Z7_20_axi_gpio_3_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2527]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_3_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_gpio_3_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_iic_0_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_iic_0_0_stub.vhdl:5' bound to instance 'axi_iic_0' of component 'Arty_Z7_20_axi_iic_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_iic_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_axi_iic_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'Arty_Z7_20_clk_wiz_0_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'Arty_Z7_20_clk_wiz_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2583]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_clk_wiz_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Arty_Z7_20_proc_sys_reset_0_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'Arty_Z7_20_proc_sys_reset_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2590]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_proc_sys_reset_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_proc_sys_reset_1_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'Arty_Z7_20_proc_sys_reset_1_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2603]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_proc_sys_reset_1_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_proc_sys_reset_2_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'Arty_Z7_20_proc_sys_reset_2_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2616]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_proc_sys_reset_2_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_processing_system7_0_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Arty_Z7_20_processing_system7_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2629]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_processing_system7_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_processing_system7_0_0_stub.vhdl:131]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_ps7_0_axi_periph_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:977]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17WPFO3' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17WPFO3' (1#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1XQN2Z9' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1XQN2Z9' (2#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_NKHDZZ' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_NKHDZZ' (3#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_DRBK9L' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_DRBK9L' (4#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1LXURPM' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1LXURPM' (5#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:461]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1Y1YDEA' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:585]
INFO: [Synth 8-3491] module 'Arty_Z7_20_auto_pc_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'Arty_Z7_20_auto_pc_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:768]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_auto_pc_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1Y1YDEA' (6#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:585]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xbar_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'Arty_Z7_20_xbar_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xbar_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_ps7_0_axi_periph_0' (7#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:977]
INFO: [Synth 8-3491] module 'Arty_Z7_20_rst_ps7_0_100M_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'Arty_Z7_20_rst_ps7_0_100M_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2892]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_rst_ps7_0_100M_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xlconcat_0_0' declared at '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'Arty_Z7_20_xlconcat_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:2905]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xlconcat_0_0' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-18428-timothyduke-MacBookPro/realtime/Arty_Z7_20_xlconcat_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20' (8#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/synth/Arty_Z7_20.vhd:1837]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'i2c_scl_iobuf' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:381]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (9#1) [/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'i2c_sda_iobuf' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:388]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'leds_4bits_tri_iobuf_0' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:395]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'leds_4bits_tri_iobuf_1' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:402]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'leds_4bits_tri_iobuf_2' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:409]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'leds_4bits_tri_iobuf_3' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:416]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_0' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:423]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_1' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:430]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_10' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:437]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_11' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:444]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_12' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:451]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_13' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:458]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_2' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:465]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_3' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:472]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_4' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:479]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_5' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:486]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_6' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:493]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_7' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:500]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_8' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:507]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp0_dp13_tri_iobuf_9' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:514]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_0' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:521]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_1' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:528]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_10' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:535]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_11' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:542]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_12' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:549]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_13' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:556]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_14' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:563]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_15' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:570]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_2' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:577]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_3' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:584]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_4' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:591]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_5' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:598]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_6' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:605]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_7' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:612]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_8' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:619]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/timothyduke/Documents/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'shield_dp26_dp41_tri_iobuf_9' of component 'IOBUF' [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:626]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_wrapper' (10#1) [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd:49]
WARNING: [Synth 8-3331] design s00_couplers_imp_1Y1YDEA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1Y1YDEA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXURPM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXURPM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXURPM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXURPM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_DRBK9L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_DRBK9L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_DRBK9L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_DRBK9L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_NKHDZZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_NKHDZZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_NKHDZZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_NKHDZZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1XQN2Z9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1XQN2Z9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1XQN2Z9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1XQN2Z9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_17WPFO3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_17WPFO3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_17WPFO3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_17WPFO3 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1437.426 ; gain = 69.551 ; free physical = 187 ; free virtual = 5625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1437.426 ; gain = 69.551 ; free physical = 188 ; free virtual = 5626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1437.426 ; gain = 69.551 ; free physical = 188 ; free virtual = 5626
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0/Arty_Board_axi_gpio_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0/Arty_Board_axi_gpio_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0/Arty_Board_axi_gpio_0_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0/Arty_Board_axi_gpio_0_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0/Arty_Board_axi_gpio_2_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0/Arty_Board_axi_gpio_2_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0/Arty_Board_axi_gpio_3_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0/Arty_Board_axi_gpio_3_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0/Arty_Board_axi_iic_0_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_iic_0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0/Arty_Board_axi_iic_0_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_iic_0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0/Arty_Board_clk_wiz_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0/Arty_Board_clk_wiz_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0/Arty_Board_proc_sys_reset_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0/Arty_Board_proc_sys_reset_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0/Arty_Board_proc_sys_reset_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0/Arty_Board_proc_sys_reset_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0/Arty_Board_proc_sys_reset_2_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0/Arty_Board_proc_sys_reset_2_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Board_proc_sys_reset_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Board_proc_sys_reset_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xlconcat_0_0/Arty_Z7_20_xlconcat_0_0/Arty_Board_xlconcat_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconcat_0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xlconcat_0_0/Arty_Z7_20_xlconcat_0_0/Arty_Board_xlconcat_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconcat_0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xbar_0/Arty_Z7_20_xbar_0/Arty_Board_xbar_0_in_context.xdc] for cell 'Arty_Z7_20_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xbar_0/Arty_Z7_20_xbar_0/Arty_Board_xbar_0_in_context.xdc] for cell 'Arty_Z7_20_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/Arty_Z7_20_auto_pc_0/Arty_Board_auto_pc_0_in_context.xdc] for cell 'Arty_Z7_20_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/Arty_Z7_20_auto_pc_0/Arty_Board_auto_pc_0_in_context.xdc] for cell 'Arty_Z7_20_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1721.430 ; gain = 0.000 ; free physical = 126 ; free virtual = 5356
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 208 ; free virtual = 5438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 208 ; free virtual = 5438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0/Arty_Board_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0/Arty_Board_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 264).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 208 ; free virtual = 5438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 207 ; free virtual = 5439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design Arty_Z7_20_ps7_0_axi_periph_0 has unconnected port M04_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 205 ; free virtual = 5438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/clk_wiz_0/clk_out1' to pin 'Arty_Z7_20_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK0' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK1' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK2' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK3' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 141 ; free virtual = 5313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 141 ; free virtual = 5312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |Arty_Z7_20_xbar_0                 |         1|
|2     |Arty_Z7_20_auto_pc_0              |         1|
|3     |Arty_Z7_20_axi_gpio_0_0           |         1|
|4     |Arty_Z7_20_axi_gpio_1_0           |         1|
|5     |Arty_Z7_20_axi_gpio_2_0           |         1|
|6     |Arty_Z7_20_axi_gpio_3_0           |         1|
|7     |Arty_Z7_20_axi_iic_0_0            |         1|
|8     |Arty_Z7_20_clk_wiz_0_0            |         1|
|9     |Arty_Z7_20_proc_sys_reset_0_0     |         1|
|10    |Arty_Z7_20_proc_sys_reset_1_0     |         1|
|11    |Arty_Z7_20_proc_sys_reset_2_0     |         1|
|12    |Arty_Z7_20_processing_system7_0_0 |         1|
|13    |Arty_Z7_20_rst_ps7_0_100M_0       |         1|
|14    |Arty_Z7_20_xlconcat_0_0           |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |Arty_Z7_20_auto_pc_0_bbox_10             |     1|
|2     |Arty_Z7_20_axi_gpio_0_0_bbox_0           |     1|
|3     |Arty_Z7_20_axi_gpio_1_0_bbox_1           |     1|
|4     |Arty_Z7_20_axi_gpio_2_0_bbox_2           |     1|
|5     |Arty_Z7_20_axi_gpio_3_0_bbox_3           |     1|
|6     |Arty_Z7_20_axi_iic_0_0_bbox_4            |     1|
|7     |Arty_Z7_20_clk_wiz_0_0_bbox_5            |     1|
|8     |Arty_Z7_20_proc_sys_reset_0_0_bbox_6     |     1|
|9     |Arty_Z7_20_proc_sys_reset_1_0_bbox_7     |     1|
|10    |Arty_Z7_20_proc_sys_reset_2_0_bbox_8     |     1|
|11    |Arty_Z7_20_processing_system7_0_0_bbox_9 |     1|
|12    |Arty_Z7_20_rst_ps7_0_100M_0_bbox_12      |     1|
|13    |Arty_Z7_20_xbar_0_bbox_11                |     1|
|14    |Arty_Z7_20_xlconcat_0_0_bbox_13          |     1|
|15    |IBUF                                     |     7|
|16    |IOBUF                                    |    36|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+---------------------+------------------------------+------+
|      |Instance             |Module                        |Cells |
+------+---------------------+------------------------------+------+
|1     |top                  |                              |  1440|
|2     |  Arty_Z7_20_i       |Arty_Z7_20                    |  1397|
|3     |    ps7_0_axi_periph |Arty_Z7_20_ps7_0_axi_periph_0 |   773|
|4     |      s00_couplers   |s00_couplers_imp_1Y1YDEA      |   177|
+------+---------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.430 ; gain = 353.555 ; free physical = 142 ; free virtual = 5313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1721.430 ; gain = 69.551 ; free physical = 198 ; free virtual = 5370
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1721.438 ; gain = 353.555 ; free physical = 207 ; free virtual = 5379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1726.430 ; gain = 358.629 ; free physical = 183 ; free virtual = 5355
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/synth_1/Arty_Z7_20_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Arty_Z7_20_wrapper_utilization_synth.rpt -pb Arty_Z7_20_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1726.430 ; gain = 0.000 ; free physical = 183 ; free virtual = 5355
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 14:49:43 2019...
[Fri Jan 18 14:49:43 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:01:23 . Memory (MB): peak = 1685.637 ; gain = 0.000 ; free physical = 849 ; free virtual = 6019
--- DEBUG: reset_param general.maxThreads
--- DEBUG: get_ips -quiet -all -filter "SDX_KERNEL==true": 
--- DEBUG: get_filesets: sources_1 constrs_1 sim_1
[Fri Jan 18 14:49:46 2019] Launched impl_1...
Run output will be captured here: /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/runme.log
[Fri Jan 18 14:49:46 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Arty_Z7_20_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Arty_Z7_20_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Arty_Z7_20_wrapper.tcl -notrace
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/timothyduke/Documents/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/timothyduke/Documents/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.895 ; gain = 178.023 ; free physical = 558 ; free virtual = 5731
Command: link_design -top Arty_Z7_20_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0.dcp' for cell 'Arty_Z7_20_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.dcp' for cell 'Arty_Z7_20_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0.dcp' for cell 'Arty_Z7_20_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0.dcp' for cell 'Arty_Z7_20_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0.dcp' for cell 'Arty_Z7_20_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.dcp' for cell 'Arty_Z7_20_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0.dcp' for cell 'Arty_Z7_20_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xlconcat_0_0/Arty_Z7_20_xlconcat_0_0.dcp' for cell 'Arty_Z7_20_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xbar_0/Arty_Z7_20_xbar_0.dcp' for cell 'Arty_Z7_20_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/Arty_Z7_20_auto_pc_0.dcp' for cell 'Arty_Z7_20_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_iic_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0_board.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0_board.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2212.469 ; gain = 531.594 ; free physical = 136 ; free virtual = 5131
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc] for cell 'Arty_Z7_20_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.393720 which will be rounded to 0.394 to ensure it is an integer multiple of 1 picosecond [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.206250 which will be rounded to 0.206 to ensure it is an integer multiple of 1 picosecond [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc] for cell 'Arty_Z7_20_i/processing_system7_0/inst'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0_board.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0_board.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances

29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:23 . Memory (MB): peak = 2388.555 ; gain = 1003.660 ; free physical = 183 ; free virtual = 5137
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_init_post.tcl
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/output/_user_impl_clk.xdc]
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_opt_pre.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 167 ; free virtual = 5121

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15eba6411

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 170 ; free virtual = 5125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a7743bd7

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 173 ; free virtual = 5127
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15e9b6cc4

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 173 ; free virtual = 5127
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f371d477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 173 ; free virtual = 5127
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 313 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f371d477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1652a433a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1652a433a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
Ending Logic Optimization Task | Checksum: 1652a433a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1652a433a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1652a433a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_opt_post.tcl
INFO: [runtcl-4] Executing : report_drc -file Arty_Z7_20_wrapper_drc_opted.rpt -pb Arty_Z7_20_wrapper_drc_opted.pb -rpx Arty_Z7_20_wrapper_drc_opted.rpx
Command: report_drc -file Arty_Z7_20_wrapper_drc_opted.rpt -pb Arty_Z7_20_wrapper_drc_opted.pb -rpx Arty_Z7_20_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_drc_opted.rpt.
report_drc completed successfully
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5106
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9469a184

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5106
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5106

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f823e4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 138 ; free virtual = 5102

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16ae68e84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5097

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16ae68e84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5097
Phase 1 Placer Initialization | Checksum: 16ae68e84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5097

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a45f9f8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 124 ; free virtual = 5090

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5077

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d4e7a786

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5077
Phase 2 Global Placement | Checksum: 13662569b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13662569b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 94152c18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14fdedeb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14fdedeb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a2dd6205

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 148af2df0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 148af2df0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077
Phase 3 Detail Placement | Checksum: 148af2df0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17a609fc1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17a609fc1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5078
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.814. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5078
Phase 4.1 Post Commit Optimization | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5078

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5079

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5080

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8f20ab4c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5079
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8f20ab4c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5079
Ending Placer Task | Checksum: 6c4eeed4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 146 ; free virtual = 5095
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 146 ; free virtual = 5095
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_place_post.tcl
INFO: [runtcl-4] Executing : report_io -file Arty_Z7_20_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 135 ; free virtual = 5083
INFO: [runtcl-4] Executing : report_utilization -file Arty_Z7_20_wrapper_utilization_placed.rpt -pb Arty_Z7_20_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5094
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Arty_Z7_20_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5093
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3772a468 ConstDB: 0 ShapeSum: 34dc4a6c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 959d9ea1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 139 ; free virtual = 4970
Post Restoration Checksum: NetGraph: 1041e237 NumContArr: 855bbc6a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 959d9ea1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 139 ; free virtual = 4969

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 959d9ea1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 126 ; free virtual = 4939

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 959d9ea1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 126 ; free virtual = 4939
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a754ba85

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 146 ; free virtual = 4932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.833  | TNS=0.000  | WHS=-0.171 | THS=-45.282|

Phase 2 Router Initialization | Checksum: 132783b74

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 146 ; free virtual = 4932

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 193de1059

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 146 ; free virtual = 4931

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.528  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13f306d14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4927

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.528  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 107455708

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
Phase 4 Rip-up And Reroute | Checksum: 107455708

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
Phase 5 Delay and Skew Optimization | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 127ecbedd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.623  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e435ce0a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
Phase 6 Post Hold Fix | Checksum: e435ce0a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.596717 %
  Global Horizontal Routing Utilization  = 0.824375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d9396e2f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d9396e2f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 131626a65

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.623  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 131626a65

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 176 ; free virtual = 4962

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 176 ; free virtual = 4962
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_route_post.tcl
--- DEBUG: clock frequency scaling is disabled for this flow, perform the normal timing check instead
--- DEBUG: get_timing_paths -quiet -slack_lesser_than 0
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2441.242 ; gain = 0.000 ; free physical = 166 ; free virtual = 4959
INFO: [Common 17-1381] The checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Arty_Z7_20_wrapper_drc_routed.rpt -pb Arty_Z7_20_wrapper_drc_routed.pb -rpx Arty_Z7_20_wrapper_drc_routed.rpx
Command: report_drc -file Arty_Z7_20_wrapper_drc_routed.rpt -pb Arty_Z7_20_wrapper_drc_routed.pb -rpx Arty_Z7_20_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Arty_Z7_20_wrapper_methodology_drc_routed.rpt -pb Arty_Z7_20_wrapper_methodology_drc_routed.pb -rpx Arty_Z7_20_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Arty_Z7_20_wrapper_methodology_drc_routed.rpt -pb Arty_Z7_20_wrapper_methodology_drc_routed.pb -rpx Arty_Z7_20_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Arty_Z7_20_wrapper_power_routed.rpt -pb Arty_Z7_20_wrapper_power_summary_routed.pb -rpx Arty_Z7_20_wrapper_power_routed.rpx
Command: report_power -file Arty_Z7_20_wrapper_power_routed.rpt -pb Arty_Z7_20_wrapper_power_summary_routed.pb -rpx Arty_Z7_20_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Arty_Z7_20_wrapper_route_status.rpt -pb Arty_Z7_20_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Arty_Z7_20_wrapper_timing_summary_routed.rpt -pb Arty_Z7_20_wrapper_timing_summary_routed.pb -rpx Arty_Z7_20_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [runtcl-4] Executing : report_incremental_reuse -file Arty_Z7_20_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Arty_Z7_20_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Arty_Z7_20_wrapper_bus_skew_routed.rpt -pb Arty_Z7_20_wrapper_bus_skew_routed.pb -rpx Arty_Z7_20_wrapper_bus_skew_routed.rpx
Command: write_bitstream -force Arty_Z7_20_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Arty_Z7_20_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 18 14:52:56 2019. For additional details about this file, please refer to the WebTalk help file at /home/timothyduke/Documents/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2798.594 ; gain = 229.254 ; free physical = 445 ; free virtual = 4925
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 14:52:56 2019...
[Fri Jan 18 14:52:56 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:03:17 ; elapsed = 00:03:10 . Memory (MB): peak = 1691.363 ; gain = 0.000 ; free physical = 1651 ; free virtual = 6131
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 14:52:56 2019...
