{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632928992017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632928992019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 09:23:11 2021 " "Processing started: Wed Sep 29 09:23:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632928992019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1632928992019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TareFSM -c TareFSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TareFSM -c TareFSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1632928992019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1632928993252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1632928993252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632929001307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632929001307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632929001310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632929001310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632929001311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632929001311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantenimiento.sv 1 1 " "Found 1 design units, including 1 entities, in source file mantenimiento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mantenimiento " "Found entity 1: mantenimiento" {  } { { "mantenimiento.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632929001314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632929001314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Mux_2_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632929001315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632929001315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632929001316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632929001316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantenimiento_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mantenimiento_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mantenimiento_tb " "Found entity 1: mantenimiento_tb" {  } { { "mantenimiento_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632929001318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632929001318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en mantenimiento.sv(8) " "Verilog HDL Implicit Net warning at mantenimiento.sv(8): created implicit net for \"en\"" {  } { { "mantenimiento.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1632929001321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c Mux_2_to_1.sv(5) " "Verilog HDL Implicit Net warning at Mux_2_to_1.sv(5): created implicit net for \"c\"" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Mux_2_to_1.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1632929001321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mantenimiento_tb " "Elaborating entity \"mantenimiento_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1632929001372 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk mantenimiento_tb.sv(11) " "Verilog HDL warning at mantenimiento_tb.sv(11): assignments to clk create a combinational loop" {  } { { "mantenimiento_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento_tb.sv" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1632929001380 "|mantenimiento_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mantenimiento mantenimiento:machine " "Elaborating entity \"mantenimiento\" for hierarchy \"mantenimiento:machine\"" {  } { { "mantenimiento_tb.sv" "machine" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632929001415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM mantenimiento:machine\|FSM:control " "Elaborating entity \"FSM\" for hierarchy \"mantenimiento:machine\|FSM:control\"" {  } { { "mantenimiento.sv" "control" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632929001421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter mantenimiento:machine\|Counter:mante " "Elaborating entity \"Counter\" for hierarchy \"mantenimiento:machine\|Counter:mante\"" {  } { { "mantenimiento.sv" "mante" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632929001429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 mantenimiento:machine\|Mux_2_to_1:mux21 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"mantenimiento:machine\|Mux_2_to_1:mux21\"" {  } { { "mantenimiento.sv" "mux21" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632929001435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c Mux_2_to_1.sv(5) " "Verilog HDL or VHDL warning at Mux_2_to_1.sv(5): object \"c\" assigned a value but never read" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Mux_2_to_1.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1632929001435 "|mantenimiento_tb|mantenimiento:machine|Mux_2_to_1:mux21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Mux_2_to_1.sv(5) " "Verilog HDL assignment warning at Mux_2_to_1.sv(5): truncated value with size 8 to match size of target (1)" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Mux_2_to_1.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1632929001435 "|mantenimiento_tb|mantenimiento:machine|Mux_2_to_1:mux21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C Mux_2_to_1.sv(3) " "Output port \"C\" at Mux_2_to_1.sv(3) has no driver" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/Mux_2_to_1.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1632929001436 "|mantenimiento_tb|mantenimiento:machine|Mux_2_to_1:mux21"}
{ "Warning" "WSGN_EMPTY_SHELL" "Mux_2_to_1 " "Entity \"Mux_2_to_1\" contains only dangling pins" {  } { { "mantenimiento.sv" "mux21" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 9 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1632929001436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register mantenimiento:machine\|Register:state_reg " "Elaborating entity \"Register\" for hierarchy \"mantenimiento:machine\|Register:state_reg\"" {  } { { "mantenimiento.sv" "state_reg" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632929001441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator mantenimiento:machine\|Comparator:cmp " "Elaborating entity \"Comparator\" for hierarchy \"mantenimiento:machine\|Comparator:cmp\"" {  } { { "mantenimiento.sv" "cmp" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632929001448 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "mantenimiento_tb.sv" "clk" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/TareaBertha/mantenimiento_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1632929001467 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1632929001467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632929001545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 09:23:21 2021 " "Processing ended: Wed Sep 29 09:23:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632929001545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632929001545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632929001545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1632929001545 ""}
