<html><body><samp><pre>
<!@TC:1537944476>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: NIGHTMARE

#Implementation: cpld

<a name=compilerReport1>$ Start of Compile</a>
#Tue Sep 25 23:47:56 2018

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1537944476> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1537944476> | Setting time resolution to ns
@N: : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:19:7:19:15:@N::@XP_MSG">design.vhd(19)</a><!@TM:1537944476> | Top entity is set to gigacart.
File D:\work\ti\dragonslair\cart\cpld\design.vhd changed - recompiling
VHDL syntax check successful!
File D:\work\ti\dragonslair\cart\cpld\design.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:19:7:19:15:@N:CD630:@XP_MSG">design.vhd(19)</a><!@TM:1537944476> | Synthesizing work.gigacart.myarch 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:106:1:106:8:@W:CG296:@XP_MSG">design.vhd(106)</a><!@TM:1537944476> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:135:36:135:43:@W:CG290:@XP_MSG">design.vhd(135)</a><!@TM:1537944476> | Referenced variable ti_gsel is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:109:36:109:42:@W:CG290:@XP_MSG">design.vhd(109)</a><!@TM:1537944476> | Referenced variable ti_rom is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:259:1:259:8:@W:CG296:@XP_MSG">design.vhd(259)</a><!@TM:1537944476> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:261:40:261:47:@W:CG290:@XP_MSG">design.vhd(261)</a><!@TM:1537944476> | Referenced variable gactive is not in sensitivity list</font>
Post processing for work.gigacart.myarch
<font color=#A52A2A>@W:<a href="@W:CL116:@XP_HELP">CL116</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:66:2:66:4:@W:CL116:@XP_MSG">design.vhd(66)</a><!@TM:1537944476> | Input data for signal gvalid contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CL116:@XP_HELP">CL116</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:66:2:66:4:@W:CL116:@XP_MSG">design.vhd(66)</a><!@TM:1537944476> | Input data for signal gactive contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[0]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[1]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[2]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[3]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[4]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[5]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[6]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:158:2:158:4:@W:CL179:@XP_MSG">design.vhd(158)</a><!@TM:1537944476> | Found combinational loop at grminc[7]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:46:32:46:35:@W:CL179:@XP_MSG">design.vhd(46)</a><!@TM:1537944476> | Found combinational loop at grminc[0]</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 25 23:47:56 2018

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1537944477> | Running in 64-bit mode 
File D:\work\ti\dragonslair\cart\cpld\synwork\gigacart_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 25 23:47:57 2018

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1537944478> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFC            23 uses
DFF             1 use
DFFRH           2 uses
IBUF            25 uses
BUFTH           6 uses
BI_DIR          2 uses
OBUF            28 uses
loopbuf         8 uses
INV             62 uses
AND2            53 uses
OR2             8 uses
XOR2            7 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1537944478> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 25 23:47:58 2018

###########################################################]

</pre></samp></body></html>
