#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5fd27f947f70 .scope module, "axi_master_test" "axi_master_test" 2 4;
 .timescale -11 -12;
v0x5fd27f969de0_0 .var "clk", 0 0;
v0x5fd27f969ea0_0 .net "data", 7 0, v0x5fd27f968720_0;  1 drivers
v0x5fd27f969f40_0 .var "data_in", 63 0;
v0x5fd27f969fe0_0 .net "last", 0 0, v0x5fd27f968a80_0;  1 drivers
v0x5fd27f96a080_0 .var "ready", 0 0;
v0x5fd27f96a120_0 .var "reset_n", 0 0;
v0x5fd27f96a1c0_0 .net "valid", 0 0, L_0x5fd27f93eeb0;  1 drivers
v0x5fd27f96a290_0 .var "we", 0 0;
S_0x5fd27f922230 .scope module, "DUT" "AXI_master" 2 27, 3 1 0, S_0x5fd27f947f70;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 8 "data";
    .port_info 3 /OUTPUT 1 "valid";
    .port_info 4 /OUTPUT 1 "last";
    .port_info 5 /INPUT 1 "ready";
    .port_info 6 /INPUT 64 "data_in";
    .port_info 7 /INPUT 1 "we";
L_0x5fd27f91d3a0 .functor AND 1, v0x5fd27f96a080_0, L_0x5fd27f93eeb0, C4<1>, C4<1>;
L_0x5fd27f91f1c0 .functor NOT 1, v0x5fd27f96a290_0, C4<0>, C4<0>, C4<0>;
L_0x5fd27f93eeb0 .functor AND 1, L_0x5fd27f97a590, L_0x5fd27f91f1c0, C4<1>, C4<1>;
v0x5fd27f93c720_0 .net *"_ivl_10", 0 0, L_0x5fd27f91f1c0;  1 drivers
v0x5fd27f93e170_0 .net *"_ivl_2", 31 0, L_0x5fd27f96a430;  1 drivers
L_0x778702c43018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fd27f93ef20_0 .net *"_ivl_5", 27 0, L_0x778702c43018;  1 drivers
L_0x778702c43060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fd27f93efc0_0 .net/2u *"_ivl_6", 31 0, L_0x778702c43060;  1 drivers
v0x5fd27f913ae0_0 .net *"_ivl_8", 0 0, L_0x5fd27f97a590;  1 drivers
v0x5fd27f917b40_0 .var "buff_count", 3 0;
v0x5fd27f917be0_0 .net "clk", 0 0, v0x5fd27f969de0_0;  1 drivers
v0x5fd27f968720_0 .var "data", 7 0;
v0x5fd27f968800_0 .var "data_buff", 63 0;
v0x5fd27f9688e0_0 .net "data_in", 63 0, v0x5fd27f969f40_0;  1 drivers
v0x5fd27f9689c0_0 .net "flag_handshake", 0 0, L_0x5fd27f91d3a0;  1 drivers
v0x5fd27f968a80_0 .var "last", 0 0;
v0x5fd27f968b40_0 .net "ready", 0 0, v0x5fd27f96a080_0;  1 drivers
v0x5fd27f968c00_0 .net "reset_n", 0 0, v0x5fd27f96a120_0;  1 drivers
v0x5fd27f968cc0_0 .net "valid", 0 0, L_0x5fd27f93eeb0;  alias, 1 drivers
v0x5fd27f968d80_0 .net "we", 0 0, v0x5fd27f96a290_0;  1 drivers
E_0x5fd27f936090/0 .event negedge, v0x5fd27f968c00_0;
E_0x5fd27f936090/1 .event posedge, v0x5fd27f917be0_0;
E_0x5fd27f936090 .event/or E_0x5fd27f936090/0, E_0x5fd27f936090/1;
L_0x5fd27f96a430 .concat [ 4 28 0 0], v0x5fd27f917b40_0, L_0x778702c43018;
L_0x5fd27f97a590 .cmp/gt 32, L_0x5fd27f96a430, L_0x778702c43060;
S_0x5fd27f968f40 .scope task, "init_inputs" "init_inputs" 2 39, 2 39 0, S_0x5fd27f947f70;
 .timescale -11 -12;
TD_axi_master_test.init_inputs ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5fd27f969f40_0, 0, 64;
    %end;
S_0x5fd27f9690f0 .scope task, "load_data" "load_data" 2 49, 2 49 0, S_0x5fd27f947f70;
 .timescale -11 -12;
v0x5fd27f9692d0_0 .var "data_value", 63 0;
E_0x5fd27f90e180 .event posedge, v0x5fd27f917be0_0;
TD_axi_master_test.load_data ;
    %wait E_0x5fd27f90e180;
    %load/vec4 v0x5fd27f9692d0_0;
    %assign/vec4 v0x5fd27f969f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fd27f96a290_0, 0;
    %wait E_0x5fd27f90e180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd27f96a290_0, 0;
    %vpi_call 2 57 "$display", "\320\227\320\260\320\263\321\200\321\203\320\266\320\265\320\275\321\213 \320\264\320\260\320\275\320\275\321\213\320\265: %h", v0x5fd27f9692d0_0 {0 0 0};
    %end;
S_0x5fd27f9693d0 .scope function.vec4.s64, "pack_data" "pack_data" 2 64, 2 64 0, S_0x5fd27f947f70;
 .timescale -11 -12;
v0x5fd27f9695b0_0 .var "b0", 7 0;
v0x5fd27f9696b0_0 .var "b1", 7 0;
v0x5fd27f969790_0 .var "b2", 7 0;
v0x5fd27f969850_0 .var "b3", 7 0;
v0x5fd27f969930_0 .var "b4", 7 0;
v0x5fd27f969a60_0 .var "b5", 7 0;
v0x5fd27f969b40_0 .var "b6", 7 0;
v0x5fd27f969c20_0 .var "b7", 7 0;
; Variable pack_data is vec4 return value of scope S_0x5fd27f9693d0
TD_axi_master_test.pack_data ;
    %load/vec4 v0x5fd27f969c20_0;
    %load/vec4 v0x5fd27f969b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fd27f969a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fd27f969930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fd27f969850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fd27f969790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fd27f9696b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fd27f9695b0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 64;  Assign to pack_data (store_vec4_to_lval)
    %end;
    .scope S_0x5fd27f922230;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5fd27f968800_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fd27f917b40_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x5fd27f922230;
T_4 ;
    %wait E_0x5fd27f936090;
    %load/vec4 v0x5fd27f968c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5fd27f968800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fd27f917b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5fd27f968d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5fd27f9688e0_0;
    %assign/vec4 v0x5fd27f968800_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5fd27f917b40_0, 0;
T_4.2 ;
    %load/vec4 v0x5fd27f9689c0_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fd27f917b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5fd27f917b40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5fd27f968800_0;
    %parti/s 56, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5fd27f968800_0, 0;
T_4.6 ;
    %load/vec4 v0x5fd27f917b40_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5fd27f917b40_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fd27f922230;
T_5 ;
    %wait E_0x5fd27f936090;
    %load/vec4 v0x5fd27f968c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fd27f968720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd27f968a80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5fd27f9689c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5fd27f917b40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fd27f968a80_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd27f968a80_0, 0;
T_5.5 ;
    %load/vec4 v0x5fd27f968800_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5fd27f968720_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd27f968a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fd27f968720_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5fd27f947f70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f969de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a120_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5fd27f969f40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5fd27f947f70;
T_7 ;
    %vpi_call 2 8 "$dumpfile", "AXI_master_simulation.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fd27f947f70 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5fd27f947f70;
T_8 ;
    %delay 50, 0;
    %load/vec4 v0x5fd27f969de0_0;
    %inv;
    %assign/vec4 v0x5fd27f969de0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5fd27f947f70;
T_9 ;
    %vpi_call 2 73 "$monitor", "At time %0t: clk=%b, reset_n=%b, data=%h, valid=%b, last=%b, ready=%b, buff_count=%d, data_buff=%h", $time, v0x5fd27f969de0_0, v0x5fd27f96a120_0, v0x5fd27f969ea0_0, v0x5fd27f96a1c0_0, v0x5fd27f969fe0_0, v0x5fd27f96a080_0, v0x5fd27f917b40_0, v0x5fd27f968800_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5fd27f947f70;
T_10 ;
    %vpi_call 2 80 "$display", "=== \320\235\320\220\320\247\320\220\320\233\320\236 \320\242\320\225\320\241\320\242\320\230\320\240\320\236\320\222\320\220\320\235\320\230\320\257 AXI MASTER ===" {0 0 0};
    %fork TD_axi_master_test.init_inputs, S_0x5fd27f968f40;
    %join;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a120_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 89 "$display", "\012=== \320\242\320\225\320\241\320\242 1: \320\237\320\265\321\200\320\265\320\264\320\260\321\207\320\260 8 \320\261\320\260\320\271\321\202 (12 34 56 78 9A BC DE F0) \321\201 ready = 1 ===" {0 0 0};
    %vpi_call 2 90 "$display", "\320\237\320\276\321\200\321\217\320\264\320\276\320\272 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270: 12 -> 34 -> 56 -> 78 -> 9A -> BC -> DE -> F0" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 2, 0, 8;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 4, 0, 8;
    %pushi/vec4 5, 0, 8;
    %pushi/vec4 6, 0, 8;
    %pushi/vec4 7, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5fd27f969c20_0, 0, 8;
    %store/vec4 v0x5fd27f969b40_0, 0, 8;
    %store/vec4 v0x5fd27f969a60_0, 0, 8;
    %store/vec4 v0x5fd27f969930_0, 0, 8;
    %store/vec4 v0x5fd27f969850_0, 0, 8;
    %store/vec4 v0x5fd27f969790_0, 0, 8;
    %store/vec4 v0x5fd27f9696b0_0, 0, 8;
    %store/vec4 v0x5fd27f9695b0_0, 0, 8;
    %callf/vec4 TD_axi_master_test.pack_data, S_0x5fd27f9693d0;
    %store/vec4 v0x5fd27f9692d0_0, 0, 64;
    %fork TD_axi_master_test.load_data, S_0x5fd27f9690f0;
    %join;
    %delay 900, 0;
    %load/vec4 v0x5fd27f917b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 103 "$display", "\320\242\320\225\320\241\320\242 1 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: \320\222\321\201\320\265 \320\264\320\260\320\275\320\275\321\213\320\265 \320\277\320\265\321\200\320\265\320\264\320\260\320\275\321\213" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 105 "$display", "\320\242\320\225\320\241\320\242 1 \320\235\320\225 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: buff_count = %d", v0x5fd27f917b40_0 {0 0 0};
T_10.1 ;
    %delay 200, 0;
    %vpi_call 2 110 "$display", "\012=== \320\242\320\225\320\241\320\242 2: \320\237\320\265\321\200\320\265\320\264\320\260\321\207\320\260 8 \320\261\320\260\320\271\321\202 (11 22 33 44 55 66 77 88) \321\201 \320\277\321\200\320\265\321\200\321\213\320\262\320\260\320\275\320\270\321\217\320\274\320\270 ready ===" {0 0 0};
    %pushi/vec4 17, 0, 8;
    %pushi/vec4 34, 0, 8;
    %pushi/vec4 51, 0, 8;
    %pushi/vec4 68, 0, 8;
    %pushi/vec4 85, 0, 8;
    %pushi/vec4 102, 0, 8;
    %pushi/vec4 119, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5fd27f969c20_0, 0, 8;
    %store/vec4 v0x5fd27f969b40_0, 0, 8;
    %store/vec4 v0x5fd27f969a60_0, 0, 8;
    %store/vec4 v0x5fd27f969930_0, 0, 8;
    %store/vec4 v0x5fd27f969850_0, 0, 8;
    %store/vec4 v0x5fd27f969790_0, 0, 8;
    %store/vec4 v0x5fd27f9696b0_0, 0, 8;
    %store/vec4 v0x5fd27f9695b0_0, 0, 8;
    %callf/vec4 TD_axi_master_test.pack_data, S_0x5fd27f9693d0;
    %store/vec4 v0x5fd27f9692d0_0, 0, 64;
    %fork TD_axi_master_test.load_data, S_0x5fd27f9690f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fd27f90e180;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 123 "$display", "--- \320\236\320\277\321\203\321\201\320\272\320\260\320\265\320\274 ready \320\262 0 \320\275\320\260 5 \321\202\320\260\320\272\321\202\320\276\320\262 ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 128 "$display", "--- \320\222\320\276\321\201\321\201\321\202\320\260\320\275\320\260\320\262\320\273\320\270\320\262\320\260\320\265\320\274 ready = 1 ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %delay 600, 0;
    %load/vec4 v0x5fd27f917b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 2 136 "$display", "\320\242\320\225\320\241\320\242 2 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: \320\222\321\201\320\265 \320\264\320\260\320\275\320\275\321\213\320\265 \320\277\320\265\321\200\320\265\320\264\320\260\320\275\321\213 \320\277\320\276\321\201\320\273\320\265 \320\277\321\200\320\265\321\200\321\213\320\262\320\260\320\275\320\270\321\217" {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call 2 138 "$display", "\320\242\320\225\320\241\320\242 2 \320\235\320\225 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: buff_count = %d", v0x5fd27f917b40_0 {0 0 0};
T_10.5 ;
    %delay 200, 0;
    %vpi_call 2 143 "$display", "\012=== \320\242\320\225\320\241\320\242 3: \320\237\321\200\320\276\320\262\320\265\321\200\320\272\320\260 \321\201\320\270\320\263\320\275\320\260\320\273\320\260 last ===" {0 0 0};
    %pushi/vec4 161, 0, 8;
    %pushi/vec4 178, 0, 8;
    %pushi/vec4 195, 0, 8;
    %pushi/vec4 212, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fd27f969c20_0, 0, 8;
    %store/vec4 v0x5fd27f969b40_0, 0, 8;
    %store/vec4 v0x5fd27f969a60_0, 0, 8;
    %store/vec4 v0x5fd27f969930_0, 0, 8;
    %store/vec4 v0x5fd27f969850_0, 0, 8;
    %store/vec4 v0x5fd27f969790_0, 0, 8;
    %store/vec4 v0x5fd27f9696b0_0, 0, 8;
    %store/vec4 v0x5fd27f9695b0_0, 0, 8;
    %callf/vec4 TD_axi_master_test.pack_data, S_0x5fd27f9693d0;
    %store/vec4 v0x5fd27f9692d0_0, 0, 64;
    %fork TD_axi_master_test.load_data, S_0x5fd27f9690f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fd27f90e180;
    %vpi_call 2 154 "$display", "data=%h, last=%b, buff_count=%d", v0x5fd27f969ea0_0, v0x5fd27f969fe0_0, v0x5fd27f917b40_0 {0 0 0};
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %delay 200, 0;
    %vpi_call 2 160 "$display", "\012=== \320\242\320\225\320\241\320\242 4: \320\237\320\276\320\277\321\213\321\202\320\272\320\260 \320\267\320\260\320\277\320\270\321\201\320\270 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 (we \320\264\320\276\320\273\320\266\320\265\320\275 \320\270\320\263\320\275\320\276\321\200\320\270\321\200\320\276\320\262\320\260\321\202\321\214\321\201\321\217 \320\277\321\200\320\270 valid=1) ===" {0 0 0};
    %pushi/vec4 17, 0, 8;
    %pushi/vec4 34, 0, 8;
    %pushi/vec4 51, 0, 8;
    %pushi/vec4 68, 0, 8;
    %pushi/vec4 85, 0, 8;
    %pushi/vec4 102, 0, 8;
    %pushi/vec4 119, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5fd27f969c20_0, 0, 8;
    %store/vec4 v0x5fd27f969b40_0, 0, 8;
    %store/vec4 v0x5fd27f969a60_0, 0, 8;
    %store/vec4 v0x5fd27f969930_0, 0, 8;
    %store/vec4 v0x5fd27f969850_0, 0, 8;
    %store/vec4 v0x5fd27f969790_0, 0, 8;
    %store/vec4 v0x5fd27f9696b0_0, 0, 8;
    %store/vec4 v0x5fd27f9695b0_0, 0, 8;
    %callf/vec4 TD_axi_master_test.pack_data, S_0x5fd27f9693d0;
    %store/vec4 v0x5fd27f9692d0_0, 0, 64;
    %fork TD_axi_master_test.load_data, S_0x5fd27f9690f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %wait E_0x5fd27f90e180;
    %wait E_0x5fd27f90e180;
    %vpi_call 2 173 "$display", "\320\237\320\276\320\277\321\213\321\202\320\272\320\260 \320\267\320\260\320\277\320\270\321\201\320\270 \320\275\320\276\320\262\321\213\321\205 \320\264\320\260\320\275\320\275\321\213\321\205 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 (valid=%b)", v0x5fd27f96a1c0_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %pushi/vec4 238, 0, 8;
    %pushi/vec4 221, 0, 8;
    %pushi/vec4 204, 0, 8;
    %pushi/vec4 187, 0, 8;
    %pushi/vec4 170, 0, 8;
    %pushi/vec4 153, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5fd27f969c20_0, 0, 8;
    %store/vec4 v0x5fd27f969b40_0, 0, 8;
    %store/vec4 v0x5fd27f969a60_0, 0, 8;
    %store/vec4 v0x5fd27f969930_0, 0, 8;
    %store/vec4 v0x5fd27f969850_0, 0, 8;
    %store/vec4 v0x5fd27f969790_0, 0, 8;
    %store/vec4 v0x5fd27f9696b0_0, 0, 8;
    %store/vec4 v0x5fd27f9695b0_0, 0, 8;
    %callf/vec4 TD_axi_master_test.pack_data, S_0x5fd27f9693d0;
    %store/vec4 v0x5fd27f9692d0_0, 0, 64;
    %fork TD_axi_master_test.load_data, S_0x5fd27f9690f0;
    %join;
    %delay 600, 0;
    %load/vec4 v0x5fd27f917b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 2 180 "$display", "\320\242\320\225\320\241\320\242 4 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: \320\227\320\260\320\277\320\270\321\201\321\214 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 \320\277\321\200\320\276\320\270\320\263\320\275\320\276\321\200\320\270\321\200\320\276\320\262\320\260\320\275\320\260" {0 0 0};
    %jmp T_10.9;
T_10.8 ;
    %vpi_call 2 182 "$display", "\320\242\320\225\320\241\320\242 4 \320\235\320\225 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: buff_count = %d", v0x5fd27f917b40_0 {0 0 0};
T_10.9 ;
    %delay 200, 0;
    %vpi_call 2 187 "$display", "\012=== \320\242\320\225\320\241\320\242 5: \320\241\320\261\321\200\320\276\321\201 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 ===" {0 0 0};
    %pushi/vec4 17, 0, 8;
    %pushi/vec4 34, 0, 8;
    %pushi/vec4 51, 0, 8;
    %pushi/vec4 68, 0, 8;
    %pushi/vec4 85, 0, 8;
    %pushi/vec4 102, 0, 8;
    %pushi/vec4 119, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5fd27f969c20_0, 0, 8;
    %store/vec4 v0x5fd27f969b40_0, 0, 8;
    %store/vec4 v0x5fd27f969a60_0, 0, 8;
    %store/vec4 v0x5fd27f969930_0, 0, 8;
    %store/vec4 v0x5fd27f969850_0, 0, 8;
    %store/vec4 v0x5fd27f969790_0, 0, 8;
    %store/vec4 v0x5fd27f9696b0_0, 0, 8;
    %store/vec4 v0x5fd27f9695b0_0, 0, 8;
    %callf/vec4 TD_axi_master_test.pack_data, S_0x5fd27f9693d0;
    %store/vec4 v0x5fd27f9692d0_0, 0, 64;
    %fork TD_axi_master_test.load_data, S_0x5fd27f9690f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a080_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 199 "$display", "--- \320\241\320\261\321\200\320\276\321\201 reset_n = 0 ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd27f96a120_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 204 "$display", "\320\237\320\276\321\201\320\273\320\265 \321\201\320\261\321\200\320\276\321\201\320\260: data=%h, last=%b, buff_count=%d", v0x5fd27f969ea0_0, v0x5fd27f969fe0_0, v0x5fd27f917b40_0 {0 0 0};
    %vpi_call 2 207 "$display", "--- \320\222\320\276\321\201\321\201\321\202\320\260\320\275\320\276\320\262\320\273\320\265\320\275\320\270\320\265 reset_n = 1 ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd27f96a120_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x5fd27f917b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.13, 4;
    %load/vec4 v0x5fd27f968800_0;
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.12, 9;
    %load/vec4 v0x5fd27f969fe0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %vpi_call 2 214 "$display", "\320\242\320\225\320\241\320\242 5 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: \320\241\320\261\321\200\320\276\321\201 \321\200\320\260\320\261\320\276\321\202\320\260\320\265\321\202 \320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\275\320\276" {0 0 0};
    %jmp T_10.11;
T_10.10 ;
    %vpi_call 2 216 "$display", "\320\242\320\225\320\241\320\242 5 \320\235\320\225 \320\237\320\240\320\236\320\231\320\224\320\225\320\235: buff_count = %d, data_buff = %h, last = %b", v0x5fd27f917b40_0, v0x5fd27f968800_0, v0x5fd27f969fe0_0 {0 0 0};
T_10.11 ;
    %delay 200, 0;
    %vpi_call 2 221 "$display", "\012=== \320\242\320\225\320\241\320\242\320\230\320\240\320\236\320\222\320\220\320\235\320\230\320\225 \320\227\320\220\320\222\320\225\320\240\320\250\320\225\320\235\320\236 ===" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 224 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5fd27f947f70;
T_11 ;
    %wait E_0x5fd27f90e180;
    %load/vec4 v0x5fd27f96a1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x5fd27f96a080_0;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 230 "$display", "\320\237\320\225\320\240\320\225\320\224\320\220\320\247\320\220: \320\242\320\260\320\272\321\202 %0t, data=%h, last=%b, buff_count=%d", $time, v0x5fd27f969ea0_0, v0x5fd27f969fe0_0, v0x5fd27f917b40_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./testbenches/AXI_master_tb.v";
    "./code/AXI_master.v";
