<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3560" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3560{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3560{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3560{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3560{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t5_3560{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t6_3560{left:69px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3560{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3560{left:69px;bottom:1008px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_3560{left:69px;bottom:991px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#ta_3560{left:69px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_3560{left:69px;bottom:952px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#tc_3560{left:69px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3560{left:69px;bottom:918px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_3560{left:69px;bottom:901px;letter-spacing:-0.13px;}
#tf_3560{left:69px;bottom:833px;letter-spacing:0.16px;}
#tg_3560{left:150px;bottom:833px;letter-spacing:0.21px;word-spacing:-0.01px;}
#th_3560{left:69px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3560{left:69px;bottom:793px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tj_3560{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3560{left:69px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3560{left:69px;bottom:742px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_3560{left:69px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tn_3560{left:69px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3560{left:69px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3560{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_3560{left:69px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tr_3560{left:69px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#ts_3560{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3560{left:69px;bottom:590px;letter-spacing:-0.17px;word-spacing:-1.34px;}
#tu_3560{left:69px;bottom:573px;letter-spacing:-0.14px;word-spacing:-1px;}
#tv_3560{left:69px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_3560{left:69px;bottom:497px;letter-spacing:0.13px;}
#tx_3560{left:151px;bottom:497px;letter-spacing:0.15px;word-spacing:0.01px;}
#ty_3560{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tz_3560{left:69px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_3560{left:69px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3560{left:69px;bottom:126px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t12_3560{left:69px;bottom:109px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_3560{left:361px;bottom:211px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t14_3560{left:462px;bottom:211px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t15_3560{left:454px;bottom:393px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t16_3560{left:236px;bottom:414px;letter-spacing:-0.25px;}
#t17_3560{left:535px;bottom:415px;}
#t18_3560{left:254px;bottom:395px;letter-spacing:-0.19px;}
#t19_3560{left:353px;bottom:414px;letter-spacing:-0.25px;}
#t1a_3560{left:338px;bottom:414px;letter-spacing:-0.16px;}
#t1b_3560{left:331px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1c_3560{left:309px;bottom:311px;letter-spacing:-0.16px;}
#t1d_3560{left:535px;bottom:311px;}
#t1e_3560{left:255px;bottom:425px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1f_3560{left:412px;bottom:350px;letter-spacing:0.08px;word-spacing:-0.02px;}
#t1g_3560{left:371px;bottom:414px;letter-spacing:-0.16px;}
#t1h_3560{left:441px;bottom:414px;letter-spacing:-0.25px;}
#t1i_3560{left:400px;bottom:311px;letter-spacing:-0.16px;}
#t1j_3560{left:241px;bottom:291px;letter-spacing:-0.38px;}
#t1k_3560{left:384px;bottom:311px;letter-spacing:-0.16px;}
#t1l_3560{left:327px;bottom:311px;letter-spacing:-0.16px;}
#t1m_3560{left:385px;bottom:338px;letter-spacing:-0.18px;}
#t1n_3560{left:605px;bottom:320px;letter-spacing:0.12px;word-spacing:0.02px;}

.s1_3560{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3560{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3560{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3560{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3560{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3560{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3560{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3560{font-size:12px;font-family:Arial-Bold_b5w;color:#000;}
.s9_3560{font-size:14px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3560" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3560Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3560" style="-webkit-user-select: none;"><object width="935" height="1210" data="3560/3560.svg" type="image/svg+xml" id="pdf3560" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3560" class="t s1_3560">16-14 </span><span id="t2_3560" class="t s1_3560">Vol. 3B </span>
<span id="t3_3560" class="t s2_3560">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3560" class="t s3_3560">number of affected lines exceeds the threshold. Yellow status means that the cache reporting the event is operating </span>
<span id="t5_3560" class="t s3_3560">correctly, but you should schedule the system for servicing within a few weeks. </span>
<span id="t6_3560" class="t s3_3560">Intel recommends that you rely on this mechanism for structures supported by threshold-base error reporting. </span>
<span id="t7_3560" class="t s3_3560">The CPU/system/platform response to a yellow event should be less severe than its response to an uncorrected </span>
<span id="t8_3560" class="t s3_3560">error. An uncorrected error means that a serious error has actually occurred, whereas the yellow condition is a </span>
<span id="t9_3560" class="t s3_3560">warning that the number of affected lines has exceeded the threshold but is not, in itself, a serious event: the error </span>
<span id="ta_3560" class="t s3_3560">was corrected and system state was not compromised. </span>
<span id="tb_3560" class="t s3_3560">The green/yellow status indicator is not a foolproof early warning for an uncorrected error resulting from the failure </span>
<span id="tc_3560" class="t s3_3560">of two bits in the same ECC block. Such a failure can occur and cause an uncorrected error before the yellow </span>
<span id="td_3560" class="t s3_3560">threshold is reached. However, the chance of an uncorrected error increases as the number of affected lines </span>
<span id="te_3560" class="t s3_3560">increases. </span>
<span id="tf_3560" class="t s4_3560">16.5 </span><span id="tg_3560" class="t s4_3560">CORRECTED MACHINE CHECK ERROR INTERRUPT </span>
<span id="th_3560" class="t s3_3560">Corrected machine-check error interrupt (CMCI) is an architectural enhancement to the machine-check architec- </span>
<span id="ti_3560" class="t s3_3560">ture. It provides capabilities beyond those of threshold-based error reporting (Section 16.4). With threshold-based </span>
<span id="tj_3560" class="t s3_3560">error reporting, software is limited to use periodic polling to query the status of hardware corrected MC errors. </span>
<span id="tk_3560" class="t s3_3560">CMCI provides a signaling mechanism to deliver a local interrupt based on threshold values that software can </span>
<span id="tl_3560" class="t s3_3560">program using the IA32_MCi_CTL2 MSRs. </span>
<span id="tm_3560" class="t s3_3560">CMCI is disabled by default. System software is required to enable CMCI for each IA32_MCi bank that support the </span>
<span id="tn_3560" class="t s3_3560">reporting of hardware corrected errors if IA32_MCG_CAP[10] = 1. </span>
<span id="to_3560" class="t s3_3560">System software use IA32_MCi_CTL2 MSR to enable/disable the CMCI capability for each bank and program </span>
<span id="tp_3560" class="t s3_3560">threshold values into IA32_MCi_CTL2 MSR. CMCI is not affected by the CR4.MCE bit, and it is not affected by the </span>
<span id="tq_3560" class="t s3_3560">IA32_MCi_CTL MSRs. </span>
<span id="tr_3560" class="t s3_3560">To detect the existence of thresholding for a given bank, software writes only bits 14:0 with the threshold value. If </span>
<span id="ts_3560" class="t s3_3560">the bits persist, then thresholding is available (and CMCI is available). If the bits are all 0's, then no thresholding </span>
<span id="tt_3560" class="t s3_3560">exists. To detect that CMCI signaling exists, software writes a 1 to bit 30 of the MCi_CTL2 register. Upon subsequent </span>
<span id="tu_3560" class="t s3_3560">read, if bit 30 = 0, no CMCI is available for this bank and no corrected or UCNA errors will be reported on this bank. </span>
<span id="tv_3560" class="t s3_3560">If bit 30 = 1, then CMCI is available and enabled. </span>
<span id="tw_3560" class="t s5_3560">16.5.1 </span><span id="tx_3560" class="t s5_3560">CMCI Local APIC Interface </span>
<span id="ty_3560" class="t s3_3560">The operation of CMCI is depicted in Figure 16-10. </span>
<span id="tz_3560" class="t s3_3560">CMCI interrupt delivery is configured by writing to the LVT CMCI register entry in the local APIC register space at </span>
<span id="t10_3560" class="t s3_3560">default address of APIC_BASE + 2F0H. A CMCI interrupt can be delivered to more than one logical processors if </span>
<span id="t11_3560" class="t s3_3560">multiple logical processors are affected by the associated MC errors. For example, if a corrected bit error in a cache </span>
<span id="t12_3560" class="t s3_3560">shared by two logical processors caused a CMCI, the interrupt will be delivered to both logical processors sharing </span>
<span id="t13_3560" class="t s6_3560">Figure 16-10. </span><span id="t14_3560" class="t s6_3560">CMCI Behavior </span>
<span id="t15_3560" class="t s7_3560">Error threshold </span>
<span id="t16_3560" class="t s7_3560">63 </span><span id="t17_3560" class="t s7_3560">0 </span>
<span id="t18_3560" class="t s7_3560">MCi_CTL2 </span>
<span id="t19_3560" class="t s7_3560">30 </span><span id="t1a_3560" class="t s7_3560">31 </span>
<span id="t1b_3560" class="t s7_3560">Error count </span>
<span id="t1c_3560" class="t s7_3560">53 </span><span id="t1d_3560" class="t s7_3560">0 </span>
<span id="t1e_3560" class="t s8_3560">Software write 1 to enable </span>
<span id="t1f_3560" class="t s8_3560">Count overflow threshold -&gt; CMCI LVT in local APIC </span>
<span id="t1g_3560" class="t s7_3560">29 </span><span id="t1h_3560" class="t s7_3560">14 </span>
<span id="t1i_3560" class="t s7_3560">37 </span>
<span id="t1j_3560" class="t s7_3560">MCi_STATUS </span>
<span id="t1k_3560" class="t s7_3560">38 </span><span id="t1l_3560" class="t s7_3560">52 </span>
<span id="t1m_3560" class="t s9_3560">?= </span>
<span id="t1n_3560" class="t s8_3560">APIC_BASE + 2F0H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
