;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; XBee
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
XBee_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
XBee_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
XBee_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
XBee_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
XBee_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
XBee_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
XBee_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
XBee_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
XBee_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
XBee_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
XBee_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
XBee_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
XBee_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
XBee_BUART_sRX_RxSts__3__MASK EQU 0x08
XBee_BUART_sRX_RxSts__3__POS EQU 3
XBee_BUART_sRX_RxSts__4__MASK EQU 0x10
XBee_BUART_sRX_RxSts__4__POS EQU 4
XBee_BUART_sRX_RxSts__5__MASK EQU 0x20
XBee_BUART_sRX_RxSts__5__POS EQU 5
XBee_BUART_sRX_RxSts__MASK EQU 0x38
XBee_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
XBee_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
XBee_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
XBee_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
XBee_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
XBee_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
XBee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
XBee_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
XBee_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
XBee_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
XBee_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
XBee_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
XBee_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
XBee_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
XBee_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
XBee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
XBee_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
XBee_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
XBee_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
XBee_BUART_sTX_TxSts__0__MASK EQU 0x01
XBee_BUART_sTX_TxSts__0__POS EQU 0
XBee_BUART_sTX_TxSts__1__MASK EQU 0x02
XBee_BUART_sTX_TxSts__1__POS EQU 1
XBee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
XBee_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
XBee_BUART_sTX_TxSts__2__MASK EQU 0x04
XBee_BUART_sTX_TxSts__2__POS EQU 2
XBee_BUART_sTX_TxSts__3__MASK EQU 0x08
XBee_BUART_sTX_TxSts__3__POS EQU 3
XBee_BUART_sTX_TxSts__MASK EQU 0x0F
XBee_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
XBee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
XBee_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
XBee_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
XBee_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
XBee_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
XBee_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
XBee_IntClock__INDEX EQU 0x02
XBee_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
XBee_IntClock__PM_ACT_MSK EQU 0x04
XBee_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
XBee_IntClock__PM_STBY_MSK EQU 0x04
XBee_Rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
XBee_Rx__0__MASK EQU 0x02
XBee_Rx__0__PC EQU CYREG_PRT3_PC1
XBee_Rx__0__PORT EQU 3
XBee_Rx__0__SHIFT EQU 1
XBee_Rx__AG EQU CYREG_PRT3_AG
XBee_Rx__AMUX EQU CYREG_PRT3_AMUX
XBee_Rx__BIE EQU CYREG_PRT3_BIE
XBee_Rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
XBee_Rx__BYP EQU CYREG_PRT3_BYP
XBee_Rx__CTL EQU CYREG_PRT3_CTL
XBee_Rx__DM0 EQU CYREG_PRT3_DM0
XBee_Rx__DM1 EQU CYREG_PRT3_DM1
XBee_Rx__DM2 EQU CYREG_PRT3_DM2
XBee_Rx__DR EQU CYREG_PRT3_DR
XBee_Rx__INP_DIS EQU CYREG_PRT3_INP_DIS
XBee_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
XBee_Rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
XBee_Rx__LCD_EN EQU CYREG_PRT3_LCD_EN
XBee_Rx__MASK EQU 0x02
XBee_Rx__PORT EQU 3
XBee_Rx__PRT EQU CYREG_PRT3_PRT
XBee_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
XBee_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
XBee_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
XBee_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
XBee_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
XBee_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
XBee_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
XBee_Rx__PS EQU CYREG_PRT3_PS
XBee_Rx__SHIFT EQU 1
XBee_Rx__SLW EQU CYREG_PRT3_SLW
XBee_Tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
XBee_Tx__0__MASK EQU 0x01
XBee_Tx__0__PC EQU CYREG_PRT3_PC0
XBee_Tx__0__PORT EQU 3
XBee_Tx__0__SHIFT EQU 0
XBee_Tx__AG EQU CYREG_PRT3_AG
XBee_Tx__AMUX EQU CYREG_PRT3_AMUX
XBee_Tx__BIE EQU CYREG_PRT3_BIE
XBee_Tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
XBee_Tx__BYP EQU CYREG_PRT3_BYP
XBee_Tx__CTL EQU CYREG_PRT3_CTL
XBee_Tx__DM0 EQU CYREG_PRT3_DM0
XBee_Tx__DM1 EQU CYREG_PRT3_DM1
XBee_Tx__DM2 EQU CYREG_PRT3_DM2
XBee_Tx__DR EQU CYREG_PRT3_DR
XBee_Tx__INP_DIS EQU CYREG_PRT3_INP_DIS
XBee_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
XBee_Tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
XBee_Tx__LCD_EN EQU CYREG_PRT3_LCD_EN
XBee_Tx__MASK EQU 0x01
XBee_Tx__PORT EQU 3
XBee_Tx__PRT EQU CYREG_PRT3_PRT
XBee_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
XBee_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
XBee_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
XBee_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
XBee_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
XBee_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
XBee_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
XBee_Tx__PS EQU CYREG_PRT3_PS
XBee_Tx__SHIFT EQU 0
XBee_Tx__SLW EQU CYREG_PRT3_SLW

; UART_LOG
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x01
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x02
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x02
UART_LOG_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
UART_LOG_Tx__0__MASK EQU 0x80
UART_LOG_Tx__0__PC EQU CYREG_PRT12_PC7
UART_LOG_Tx__0__PORT EQU 12
UART_LOG_Tx__0__SHIFT EQU 7
UART_LOG_Tx__AG EQU CYREG_PRT12_AG
UART_LOG_Tx__BIE EQU CYREG_PRT12_BIE
UART_LOG_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_LOG_Tx__BYP EQU CYREG_PRT12_BYP
UART_LOG_Tx__DM0 EQU CYREG_PRT12_DM0
UART_LOG_Tx__DM1 EQU CYREG_PRT12_DM1
UART_LOG_Tx__DM2 EQU CYREG_PRT12_DM2
UART_LOG_Tx__DR EQU CYREG_PRT12_DR
UART_LOG_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_LOG_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_LOG_Tx__MASK EQU 0x80
UART_LOG_Tx__PORT EQU 12
UART_LOG_Tx__PRT EQU CYREG_PRT12_PRT
UART_LOG_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_LOG_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_LOG_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_LOG_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_LOG_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_LOG_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_LOG_Tx__PS EQU CYREG_PRT12_PS
UART_LOG_Tx__SHIFT EQU 7
UART_LOG_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_LOG_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_LOG_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_LOG_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_LOG_Tx__SLW EQU CYREG_PRT12_SLW
UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_LOG_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_LOG_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_PWM
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x00
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x01
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x01

; QuadDec_FL
QuadDec_FL_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_FL_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_FL_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_FL_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_FL_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_FL_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
QuadDec_FL_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_FL_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_FL_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_FL_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_FL_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_FL_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
QuadDec_FL_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_FL_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
QuadDec_FL_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_FL_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_FL_isr__INTC_MASK EQU 0x02
QuadDec_FL_isr__INTC_NUMBER EQU 1
QuadDec_FL_isr__INTC_PRIOR_NUM EQU 7
QuadDec_FL_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_FL_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_FL_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_FR
QuadDec_FR_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_FR_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_FR_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_FR_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_FR_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_FR_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_FR_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_FR_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_FR_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_FR_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_FR_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_FR_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_FR_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_FR_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_FR_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_FR_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec_FR_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec_FR_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
QuadDec_FR_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_FR_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_FR_isr__INTC_MASK EQU 0x04
QuadDec_FR_isr__INTC_NUMBER EQU 2
QuadDec_FR_isr__INTC_PRIOR_NUM EQU 7
QuadDec_FR_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
QuadDec_FR_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_FR_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_RL
QuadDec_RL_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_RL_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_RL_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_RL_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_RL_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_RL_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_RL_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_RL_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_RL_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_RL_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_RL_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_RL_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_RL_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_RL_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
QuadDec_RL_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_RL_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_RL_isr__INTC_MASK EQU 0x08
QuadDec_RL_isr__INTC_NUMBER EQU 3
QuadDec_RL_isr__INTC_PRIOR_NUM EQU 7
QuadDec_RL_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
QuadDec_RL_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_RL_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_RR
QuadDec_RR_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_RR_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_RR_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_RR_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_RR_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_RR_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_RR_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_RR_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_RR_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_RR_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
QuadDec_RR_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_RR_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_RR_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_RR_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_RR_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_RR_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
QuadDec_RR_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_RR_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_RR_isr__INTC_MASK EQU 0x10
QuadDec_RR_isr__INTC_NUMBER EQU 4
QuadDec_RR_isr__INTC_PRIOR_NUM EQU 7
QuadDec_RR_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
QuadDec_RR_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_RR_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; URT_LOG_Rx
URT_LOG_Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
URT_LOG_Rx__0__MASK EQU 0x40
URT_LOG_Rx__0__PC EQU CYREG_PRT12_PC6
URT_LOG_Rx__0__PORT EQU 12
URT_LOG_Rx__0__SHIFT EQU 6
URT_LOG_Rx__AG EQU CYREG_PRT12_AG
URT_LOG_Rx__BIE EQU CYREG_PRT12_BIE
URT_LOG_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
URT_LOG_Rx__BYP EQU CYREG_PRT12_BYP
URT_LOG_Rx__DM0 EQU CYREG_PRT12_DM0
URT_LOG_Rx__DM1 EQU CYREG_PRT12_DM1
URT_LOG_Rx__DM2 EQU CYREG_PRT12_DM2
URT_LOG_Rx__DR EQU CYREG_PRT12_DR
URT_LOG_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
URT_LOG_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
URT_LOG_Rx__MASK EQU 0x40
URT_LOG_Rx__PORT EQU 12
URT_LOG_Rx__PRT EQU CYREG_PRT12_PRT
URT_LOG_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
URT_LOG_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
URT_LOG_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
URT_LOG_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
URT_LOG_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
URT_LOG_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
URT_LOG_Rx__PS EQU CYREG_PRT12_PS
URT_LOG_Rx__SHIFT EQU 6
URT_LOG_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
URT_LOG_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
URT_LOG_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
URT_LOG_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
URT_LOG_Rx__SLW EQU CYREG_PRT12_SLW

; Xbee_rx_isr
Xbee_rx_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Xbee_rx_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Xbee_rx_isr__INTC_MASK EQU 0x01
Xbee_rx_isr__INTC_NUMBER EQU 0
Xbee_rx_isr__INTC_PRIOR_NUM EQU 7
Xbee_rx_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Xbee_rx_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Xbee_rx_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Engine_PWM_FL
Engine_PWM_FL__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Engine_PWM_FL__0__MASK EQU 0x10
Engine_PWM_FL__0__PC EQU CYREG_PRT2_PC4
Engine_PWM_FL__0__PORT EQU 2
Engine_PWM_FL__0__SHIFT EQU 4
Engine_PWM_FL__AG EQU CYREG_PRT2_AG
Engine_PWM_FL__AMUX EQU CYREG_PRT2_AMUX
Engine_PWM_FL__BIE EQU CYREG_PRT2_BIE
Engine_PWM_FL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Engine_PWM_FL__BYP EQU CYREG_PRT2_BYP
Engine_PWM_FL__CTL EQU CYREG_PRT2_CTL
Engine_PWM_FL__DM0 EQU CYREG_PRT2_DM0
Engine_PWM_FL__DM1 EQU CYREG_PRT2_DM1
Engine_PWM_FL__DM2 EQU CYREG_PRT2_DM2
Engine_PWM_FL__DR EQU CYREG_PRT2_DR
Engine_PWM_FL__INP_DIS EQU CYREG_PRT2_INP_DIS
Engine_PWM_FL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Engine_PWM_FL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Engine_PWM_FL__LCD_EN EQU CYREG_PRT2_LCD_EN
Engine_PWM_FL__MASK EQU 0x10
Engine_PWM_FL__PORT EQU 2
Engine_PWM_FL__PRT EQU CYREG_PRT2_PRT
Engine_PWM_FL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Engine_PWM_FL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Engine_PWM_FL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Engine_PWM_FL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Engine_PWM_FL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Engine_PWM_FL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Engine_PWM_FL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Engine_PWM_FL__PS EQU CYREG_PRT2_PS
Engine_PWM_FL__SHIFT EQU 4
Engine_PWM_FL__SLW EQU CYREG_PRT2_SLW

; Engine_PWM_FR
Engine_PWM_FR__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Engine_PWM_FR__0__MASK EQU 0x08
Engine_PWM_FR__0__PC EQU CYREG_PRT2_PC3
Engine_PWM_FR__0__PORT EQU 2
Engine_PWM_FR__0__SHIFT EQU 3
Engine_PWM_FR__AG EQU CYREG_PRT2_AG
Engine_PWM_FR__AMUX EQU CYREG_PRT2_AMUX
Engine_PWM_FR__BIE EQU CYREG_PRT2_BIE
Engine_PWM_FR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Engine_PWM_FR__BYP EQU CYREG_PRT2_BYP
Engine_PWM_FR__CTL EQU CYREG_PRT2_CTL
Engine_PWM_FR__DM0 EQU CYREG_PRT2_DM0
Engine_PWM_FR__DM1 EQU CYREG_PRT2_DM1
Engine_PWM_FR__DM2 EQU CYREG_PRT2_DM2
Engine_PWM_FR__DR EQU CYREG_PRT2_DR
Engine_PWM_FR__INP_DIS EQU CYREG_PRT2_INP_DIS
Engine_PWM_FR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Engine_PWM_FR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Engine_PWM_FR__LCD_EN EQU CYREG_PRT2_LCD_EN
Engine_PWM_FR__MASK EQU 0x08
Engine_PWM_FR__PORT EQU 2
Engine_PWM_FR__PRT EQU CYREG_PRT2_PRT
Engine_PWM_FR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Engine_PWM_FR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Engine_PWM_FR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Engine_PWM_FR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Engine_PWM_FR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Engine_PWM_FR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Engine_PWM_FR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Engine_PWM_FR__PS EQU CYREG_PRT2_PS
Engine_PWM_FR__SHIFT EQU 3
Engine_PWM_FR__SLW EQU CYREG_PRT2_SLW

; Engine_PWM_RL
Engine_PWM_RL__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Engine_PWM_RL__0__MASK EQU 0x20
Engine_PWM_RL__0__PC EQU CYREG_PRT0_PC5
Engine_PWM_RL__0__PORT EQU 0
Engine_PWM_RL__0__SHIFT EQU 5
Engine_PWM_RL__AG EQU CYREG_PRT0_AG
Engine_PWM_RL__AMUX EQU CYREG_PRT0_AMUX
Engine_PWM_RL__BIE EQU CYREG_PRT0_BIE
Engine_PWM_RL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Engine_PWM_RL__BYP EQU CYREG_PRT0_BYP
Engine_PWM_RL__CTL EQU CYREG_PRT0_CTL
Engine_PWM_RL__DM0 EQU CYREG_PRT0_DM0
Engine_PWM_RL__DM1 EQU CYREG_PRT0_DM1
Engine_PWM_RL__DM2 EQU CYREG_PRT0_DM2
Engine_PWM_RL__DR EQU CYREG_PRT0_DR
Engine_PWM_RL__INP_DIS EQU CYREG_PRT0_INP_DIS
Engine_PWM_RL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Engine_PWM_RL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Engine_PWM_RL__LCD_EN EQU CYREG_PRT0_LCD_EN
Engine_PWM_RL__MASK EQU 0x20
Engine_PWM_RL__PORT EQU 0
Engine_PWM_RL__PRT EQU CYREG_PRT0_PRT
Engine_PWM_RL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Engine_PWM_RL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Engine_PWM_RL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Engine_PWM_RL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Engine_PWM_RL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Engine_PWM_RL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Engine_PWM_RL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Engine_PWM_RL__PS EQU CYREG_PRT0_PS
Engine_PWM_RL__SHIFT EQU 5
Engine_PWM_RL__SLW EQU CYREG_PRT0_SLW

; Engine_PWM_RR
Engine_PWM_RR__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Engine_PWM_RR__0__MASK EQU 0x08
Engine_PWM_RR__0__PC EQU CYREG_PRT3_PC3
Engine_PWM_RR__0__PORT EQU 3
Engine_PWM_RR__0__SHIFT EQU 3
Engine_PWM_RR__AG EQU CYREG_PRT3_AG
Engine_PWM_RR__AMUX EQU CYREG_PRT3_AMUX
Engine_PWM_RR__BIE EQU CYREG_PRT3_BIE
Engine_PWM_RR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Engine_PWM_RR__BYP EQU CYREG_PRT3_BYP
Engine_PWM_RR__CTL EQU CYREG_PRT3_CTL
Engine_PWM_RR__DM0 EQU CYREG_PRT3_DM0
Engine_PWM_RR__DM1 EQU CYREG_PRT3_DM1
Engine_PWM_RR__DM2 EQU CYREG_PRT3_DM2
Engine_PWM_RR__DR EQU CYREG_PRT3_DR
Engine_PWM_RR__INP_DIS EQU CYREG_PRT3_INP_DIS
Engine_PWM_RR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Engine_PWM_RR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Engine_PWM_RR__LCD_EN EQU CYREG_PRT3_LCD_EN
Engine_PWM_RR__MASK EQU 0x08
Engine_PWM_RR__PORT EQU 3
Engine_PWM_RR__PRT EQU CYREG_PRT3_PRT
Engine_PWM_RR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Engine_PWM_RR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Engine_PWM_RR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Engine_PWM_RR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Engine_PWM_RR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Engine_PWM_RR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Engine_PWM_RR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Engine_PWM_RR__PS EQU CYREG_PRT3_PS
Engine_PWM_RR__SHIFT EQU 3
Engine_PWM_RR__SLW EQU CYREG_PRT3_SLW

; Engine_Mode_FL
Engine_Mode_FL_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Engine_Mode_FL_1__0__MASK EQU 0x08
Engine_Mode_FL_1__0__PC EQU CYREG_PRT1_PC3
Engine_Mode_FL_1__0__PORT EQU 1
Engine_Mode_FL_1__0__SHIFT EQU 3
Engine_Mode_FL_1__AG EQU CYREG_PRT1_AG
Engine_Mode_FL_1__AMUX EQU CYREG_PRT1_AMUX
Engine_Mode_FL_1__BIE EQU CYREG_PRT1_BIE
Engine_Mode_FL_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Engine_Mode_FL_1__BYP EQU CYREG_PRT1_BYP
Engine_Mode_FL_1__CTL EQU CYREG_PRT1_CTL
Engine_Mode_FL_1__DM0 EQU CYREG_PRT1_DM0
Engine_Mode_FL_1__DM1 EQU CYREG_PRT1_DM1
Engine_Mode_FL_1__DM2 EQU CYREG_PRT1_DM2
Engine_Mode_FL_1__DR EQU CYREG_PRT1_DR
Engine_Mode_FL_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Engine_Mode_FL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Engine_Mode_FL_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Engine_Mode_FL_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Engine_Mode_FL_1__MASK EQU 0x08
Engine_Mode_FL_1__PORT EQU 1
Engine_Mode_FL_1__PRT EQU CYREG_PRT1_PRT
Engine_Mode_FL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Engine_Mode_FL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Engine_Mode_FL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Engine_Mode_FL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Engine_Mode_FL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Engine_Mode_FL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Engine_Mode_FL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Engine_Mode_FL_1__PS EQU CYREG_PRT1_PS
Engine_Mode_FL_1__SHIFT EQU 3
Engine_Mode_FL_1__SLW EQU CYREG_PRT1_SLW
Engine_Mode_FL_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Engine_Mode_FL_2__0__MASK EQU 0x04
Engine_Mode_FL_2__0__PC EQU CYREG_PRT1_PC2
Engine_Mode_FL_2__0__PORT EQU 1
Engine_Mode_FL_2__0__SHIFT EQU 2
Engine_Mode_FL_2__AG EQU CYREG_PRT1_AG
Engine_Mode_FL_2__AMUX EQU CYREG_PRT1_AMUX
Engine_Mode_FL_2__BIE EQU CYREG_PRT1_BIE
Engine_Mode_FL_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Engine_Mode_FL_2__BYP EQU CYREG_PRT1_BYP
Engine_Mode_FL_2__CTL EQU CYREG_PRT1_CTL
Engine_Mode_FL_2__DM0 EQU CYREG_PRT1_DM0
Engine_Mode_FL_2__DM1 EQU CYREG_PRT1_DM1
Engine_Mode_FL_2__DM2 EQU CYREG_PRT1_DM2
Engine_Mode_FL_2__DR EQU CYREG_PRT1_DR
Engine_Mode_FL_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Engine_Mode_FL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Engine_Mode_FL_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Engine_Mode_FL_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Engine_Mode_FL_2__MASK EQU 0x04
Engine_Mode_FL_2__PORT EQU 1
Engine_Mode_FL_2__PRT EQU CYREG_PRT1_PRT
Engine_Mode_FL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Engine_Mode_FL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Engine_Mode_FL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Engine_Mode_FL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Engine_Mode_FL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Engine_Mode_FL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Engine_Mode_FL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Engine_Mode_FL_2__PS EQU CYREG_PRT1_PS
Engine_Mode_FL_2__SHIFT EQU 2
Engine_Mode_FL_2__SLW EQU CYREG_PRT1_SLW
Engine_Mode_FL_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Mode_FL_Sync_ctrl_reg__0__POS EQU 0
Engine_Mode_FL_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Mode_FL_Sync_ctrl_reg__1__POS EQU 1
Engine_Mode_FL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Engine_Mode_FL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Engine_Mode_FL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Engine_Mode_FL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Engine_Mode_FL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Engine_Mode_FL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Engine_Mode_FL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Engine_Mode_FL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Engine_Mode_FL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Engine_Mode_FL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Engine_Mode_FL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Engine_Mode_FL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Engine_Mode_FL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Engine_Mode_FL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Engine_Mode_FL_Sync_ctrl_reg__MASK EQU 0x03
Engine_Mode_FL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Engine_Mode_FL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Engine_Mode_FL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Engine_Mode_FR
Engine_Mode_FR_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Engine_Mode_FR_1__0__MASK EQU 0x01
Engine_Mode_FR_1__0__PC EQU CYREG_PRT12_PC0
Engine_Mode_FR_1__0__PORT EQU 12
Engine_Mode_FR_1__0__SHIFT EQU 0
Engine_Mode_FR_1__AG EQU CYREG_PRT12_AG
Engine_Mode_FR_1__BIE EQU CYREG_PRT12_BIE
Engine_Mode_FR_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Engine_Mode_FR_1__BYP EQU CYREG_PRT12_BYP
Engine_Mode_FR_1__DM0 EQU CYREG_PRT12_DM0
Engine_Mode_FR_1__DM1 EQU CYREG_PRT12_DM1
Engine_Mode_FR_1__DM2 EQU CYREG_PRT12_DM2
Engine_Mode_FR_1__DR EQU CYREG_PRT12_DR
Engine_Mode_FR_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Engine_Mode_FR_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Engine_Mode_FR_1__MASK EQU 0x01
Engine_Mode_FR_1__PORT EQU 12
Engine_Mode_FR_1__PRT EQU CYREG_PRT12_PRT
Engine_Mode_FR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Engine_Mode_FR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Engine_Mode_FR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Engine_Mode_FR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Engine_Mode_FR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Engine_Mode_FR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Engine_Mode_FR_1__PS EQU CYREG_PRT12_PS
Engine_Mode_FR_1__SHIFT EQU 0
Engine_Mode_FR_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Engine_Mode_FR_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Engine_Mode_FR_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Engine_Mode_FR_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Engine_Mode_FR_1__SLW EQU CYREG_PRT12_SLW
Engine_Mode_FR_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Engine_Mode_FR_2__0__MASK EQU 0x02
Engine_Mode_FR_2__0__PC EQU CYREG_PRT12_PC1
Engine_Mode_FR_2__0__PORT EQU 12
Engine_Mode_FR_2__0__SHIFT EQU 1
Engine_Mode_FR_2__AG EQU CYREG_PRT12_AG
Engine_Mode_FR_2__BIE EQU CYREG_PRT12_BIE
Engine_Mode_FR_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Engine_Mode_FR_2__BYP EQU CYREG_PRT12_BYP
Engine_Mode_FR_2__DM0 EQU CYREG_PRT12_DM0
Engine_Mode_FR_2__DM1 EQU CYREG_PRT12_DM1
Engine_Mode_FR_2__DM2 EQU CYREG_PRT12_DM2
Engine_Mode_FR_2__DR EQU CYREG_PRT12_DR
Engine_Mode_FR_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Engine_Mode_FR_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Engine_Mode_FR_2__MASK EQU 0x02
Engine_Mode_FR_2__PORT EQU 12
Engine_Mode_FR_2__PRT EQU CYREG_PRT12_PRT
Engine_Mode_FR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Engine_Mode_FR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Engine_Mode_FR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Engine_Mode_FR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Engine_Mode_FR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Engine_Mode_FR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Engine_Mode_FR_2__PS EQU CYREG_PRT12_PS
Engine_Mode_FR_2__SHIFT EQU 1
Engine_Mode_FR_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Engine_Mode_FR_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Engine_Mode_FR_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Engine_Mode_FR_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Engine_Mode_FR_2__SLW EQU CYREG_PRT12_SLW
Engine_Mode_FR_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Mode_FR_Sync_ctrl_reg__0__POS EQU 0
Engine_Mode_FR_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Mode_FR_Sync_ctrl_reg__1__POS EQU 1
Engine_Mode_FR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Engine_Mode_FR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Mode_FR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Mode_FR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Mode_FR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Mode_FR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Mode_FR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Mode_FR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Mode_FR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Mode_FR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Engine_Mode_FR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Engine_Mode_FR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Engine_Mode_FR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Engine_Mode_FR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Engine_Mode_FR_Sync_ctrl_reg__MASK EQU 0x03
Engine_Mode_FR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Engine_Mode_FR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Engine_Mode_FR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; Engine_Mode_RL
Engine_Mode_RL_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Engine_Mode_RL_1__0__MASK EQU 0x40
Engine_Mode_RL_1__0__PC EQU CYREG_PRT3_PC6
Engine_Mode_RL_1__0__PORT EQU 3
Engine_Mode_RL_1__0__SHIFT EQU 6
Engine_Mode_RL_1__AG EQU CYREG_PRT3_AG
Engine_Mode_RL_1__AMUX EQU CYREG_PRT3_AMUX
Engine_Mode_RL_1__BIE EQU CYREG_PRT3_BIE
Engine_Mode_RL_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Engine_Mode_RL_1__BYP EQU CYREG_PRT3_BYP
Engine_Mode_RL_1__CTL EQU CYREG_PRT3_CTL
Engine_Mode_RL_1__DM0 EQU CYREG_PRT3_DM0
Engine_Mode_RL_1__DM1 EQU CYREG_PRT3_DM1
Engine_Mode_RL_1__DM2 EQU CYREG_PRT3_DM2
Engine_Mode_RL_1__DR EQU CYREG_PRT3_DR
Engine_Mode_RL_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Engine_Mode_RL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Engine_Mode_RL_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Engine_Mode_RL_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Engine_Mode_RL_1__MASK EQU 0x40
Engine_Mode_RL_1__PORT EQU 3
Engine_Mode_RL_1__PRT EQU CYREG_PRT3_PRT
Engine_Mode_RL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Engine_Mode_RL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Engine_Mode_RL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Engine_Mode_RL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Engine_Mode_RL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Engine_Mode_RL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Engine_Mode_RL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Engine_Mode_RL_1__PS EQU CYREG_PRT3_PS
Engine_Mode_RL_1__SHIFT EQU 6
Engine_Mode_RL_1__SLW EQU CYREG_PRT3_SLW
Engine_Mode_RL_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Engine_Mode_RL_2__0__MASK EQU 0x80
Engine_Mode_RL_2__0__PC EQU CYREG_PRT3_PC7
Engine_Mode_RL_2__0__PORT EQU 3
Engine_Mode_RL_2__0__SHIFT EQU 7
Engine_Mode_RL_2__AG EQU CYREG_PRT3_AG
Engine_Mode_RL_2__AMUX EQU CYREG_PRT3_AMUX
Engine_Mode_RL_2__BIE EQU CYREG_PRT3_BIE
Engine_Mode_RL_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Engine_Mode_RL_2__BYP EQU CYREG_PRT3_BYP
Engine_Mode_RL_2__CTL EQU CYREG_PRT3_CTL
Engine_Mode_RL_2__DM0 EQU CYREG_PRT3_DM0
Engine_Mode_RL_2__DM1 EQU CYREG_PRT3_DM1
Engine_Mode_RL_2__DM2 EQU CYREG_PRT3_DM2
Engine_Mode_RL_2__DR EQU CYREG_PRT3_DR
Engine_Mode_RL_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Engine_Mode_RL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Engine_Mode_RL_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Engine_Mode_RL_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Engine_Mode_RL_2__MASK EQU 0x80
Engine_Mode_RL_2__PORT EQU 3
Engine_Mode_RL_2__PRT EQU CYREG_PRT3_PRT
Engine_Mode_RL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Engine_Mode_RL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Engine_Mode_RL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Engine_Mode_RL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Engine_Mode_RL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Engine_Mode_RL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Engine_Mode_RL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Engine_Mode_RL_2__PS EQU CYREG_PRT3_PS
Engine_Mode_RL_2__SHIFT EQU 7
Engine_Mode_RL_2__SLW EQU CYREG_PRT3_SLW
Engine_Mode_RL_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Mode_RL_Sync_ctrl_reg__0__POS EQU 0
Engine_Mode_RL_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Mode_RL_Sync_ctrl_reg__1__POS EQU 1
Engine_Mode_RL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Engine_Mode_RL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Engine_Mode_RL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Engine_Mode_RL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Engine_Mode_RL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Engine_Mode_RL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Engine_Mode_RL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Engine_Mode_RL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Engine_Mode_RL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Engine_Mode_RL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Engine_Mode_RL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Engine_Mode_RL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Engine_Mode_RL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Engine_Mode_RL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Engine_Mode_RL_Sync_ctrl_reg__MASK EQU 0x03
Engine_Mode_RL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Engine_Mode_RL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Engine_Mode_RL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; Engine_Mode_RR
Engine_Mode_RR_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Engine_Mode_RR_1__0__MASK EQU 0x10
Engine_Mode_RR_1__0__PC EQU CYREG_PRT3_PC4
Engine_Mode_RR_1__0__PORT EQU 3
Engine_Mode_RR_1__0__SHIFT EQU 4
Engine_Mode_RR_1__AG EQU CYREG_PRT3_AG
Engine_Mode_RR_1__AMUX EQU CYREG_PRT3_AMUX
Engine_Mode_RR_1__BIE EQU CYREG_PRT3_BIE
Engine_Mode_RR_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Engine_Mode_RR_1__BYP EQU CYREG_PRT3_BYP
Engine_Mode_RR_1__CTL EQU CYREG_PRT3_CTL
Engine_Mode_RR_1__DM0 EQU CYREG_PRT3_DM0
Engine_Mode_RR_1__DM1 EQU CYREG_PRT3_DM1
Engine_Mode_RR_1__DM2 EQU CYREG_PRT3_DM2
Engine_Mode_RR_1__DR EQU CYREG_PRT3_DR
Engine_Mode_RR_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Engine_Mode_RR_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Engine_Mode_RR_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Engine_Mode_RR_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Engine_Mode_RR_1__MASK EQU 0x10
Engine_Mode_RR_1__PORT EQU 3
Engine_Mode_RR_1__PRT EQU CYREG_PRT3_PRT
Engine_Mode_RR_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Engine_Mode_RR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Engine_Mode_RR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Engine_Mode_RR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Engine_Mode_RR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Engine_Mode_RR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Engine_Mode_RR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Engine_Mode_RR_1__PS EQU CYREG_PRT3_PS
Engine_Mode_RR_1__SHIFT EQU 4
Engine_Mode_RR_1__SLW EQU CYREG_PRT3_SLW
Engine_Mode_RR_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Engine_Mode_RR_2__0__MASK EQU 0x20
Engine_Mode_RR_2__0__PC EQU CYREG_PRT3_PC5
Engine_Mode_RR_2__0__PORT EQU 3
Engine_Mode_RR_2__0__SHIFT EQU 5
Engine_Mode_RR_2__AG EQU CYREG_PRT3_AG
Engine_Mode_RR_2__AMUX EQU CYREG_PRT3_AMUX
Engine_Mode_RR_2__BIE EQU CYREG_PRT3_BIE
Engine_Mode_RR_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Engine_Mode_RR_2__BYP EQU CYREG_PRT3_BYP
Engine_Mode_RR_2__CTL EQU CYREG_PRT3_CTL
Engine_Mode_RR_2__DM0 EQU CYREG_PRT3_DM0
Engine_Mode_RR_2__DM1 EQU CYREG_PRT3_DM1
Engine_Mode_RR_2__DM2 EQU CYREG_PRT3_DM2
Engine_Mode_RR_2__DR EQU CYREG_PRT3_DR
Engine_Mode_RR_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Engine_Mode_RR_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Engine_Mode_RR_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Engine_Mode_RR_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Engine_Mode_RR_2__MASK EQU 0x20
Engine_Mode_RR_2__PORT EQU 3
Engine_Mode_RR_2__PRT EQU CYREG_PRT3_PRT
Engine_Mode_RR_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Engine_Mode_RR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Engine_Mode_RR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Engine_Mode_RR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Engine_Mode_RR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Engine_Mode_RR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Engine_Mode_RR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Engine_Mode_RR_2__PS EQU CYREG_PRT3_PS
Engine_Mode_RR_2__SHIFT EQU 5
Engine_Mode_RR_2__SLW EQU CYREG_PRT3_SLW
Engine_Mode_RR_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Mode_RR_Sync_ctrl_reg__0__POS EQU 0
Engine_Mode_RR_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Mode_RR_Sync_ctrl_reg__1__POS EQU 1
Engine_Mode_RR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Engine_Mode_RR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Engine_Mode_RR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Engine_Mode_RR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Engine_Mode_RR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Engine_Mode_RR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Engine_Mode_RR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Engine_Mode_RR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Engine_Mode_RR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Engine_Mode_RR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Engine_Mode_RR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Engine_Mode_RR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Engine_Mode_RR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Engine_Mode_RR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Engine_Mode_RR_Sync_ctrl_reg__MASK EQU 0x03
Engine_Mode_RR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Engine_Mode_RR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Engine_Mode_RR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Engine_PWM_Rear
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__0__POS EQU 0
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__1__POS EQU 1
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__2__POS EQU 2
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__3__POS EQU 3
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Engine_PWM_Front
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Engine_PWM_Front_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Engine_PWM_Front_PWMUDB_genblk8_stsreg__0__POS EQU 0
Engine_PWM_Front_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Engine_PWM_Front_PWMUDB_genblk8_stsreg__1__POS EQU 1
Engine_PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Engine_PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Engine_PWM_Front_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Engine_PWM_Front_PWMUDB_genblk8_stsreg__2__POS EQU 2
Engine_PWM_Front_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Engine_PWM_Front_PWMUDB_genblk8_stsreg__3__POS EQU 3
Engine_PWM_Front_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Engine_PWM_Front_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Engine_PWM_Front_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Engine_PWM_Front_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; Engine_QuadDec_FL_A
Engine_QuadDec_FL_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Engine_QuadDec_FL_A__0__MASK EQU 0x40
Engine_QuadDec_FL_A__0__PC EQU CYREG_PRT1_PC6
Engine_QuadDec_FL_A__0__PORT EQU 1
Engine_QuadDec_FL_A__0__SHIFT EQU 6
Engine_QuadDec_FL_A__AG EQU CYREG_PRT1_AG
Engine_QuadDec_FL_A__AMUX EQU CYREG_PRT1_AMUX
Engine_QuadDec_FL_A__BIE EQU CYREG_PRT1_BIE
Engine_QuadDec_FL_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Engine_QuadDec_FL_A__BYP EQU CYREG_PRT1_BYP
Engine_QuadDec_FL_A__CTL EQU CYREG_PRT1_CTL
Engine_QuadDec_FL_A__DM0 EQU CYREG_PRT1_DM0
Engine_QuadDec_FL_A__DM1 EQU CYREG_PRT1_DM1
Engine_QuadDec_FL_A__DM2 EQU CYREG_PRT1_DM2
Engine_QuadDec_FL_A__DR EQU CYREG_PRT1_DR
Engine_QuadDec_FL_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Engine_QuadDec_FL_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Engine_QuadDec_FL_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Engine_QuadDec_FL_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Engine_QuadDec_FL_A__MASK EQU 0x40
Engine_QuadDec_FL_A__PORT EQU 1
Engine_QuadDec_FL_A__PRT EQU CYREG_PRT1_PRT
Engine_QuadDec_FL_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Engine_QuadDec_FL_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Engine_QuadDec_FL_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Engine_QuadDec_FL_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Engine_QuadDec_FL_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Engine_QuadDec_FL_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Engine_QuadDec_FL_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Engine_QuadDec_FL_A__PS EQU CYREG_PRT1_PS
Engine_QuadDec_FL_A__SHIFT EQU 6
Engine_QuadDec_FL_A__SLW EQU CYREG_PRT1_SLW

; Engine_QuadDec_FL_B
Engine_QuadDec_FL_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Engine_QuadDec_FL_B__0__MASK EQU 0x80
Engine_QuadDec_FL_B__0__PC EQU CYREG_PRT1_PC7
Engine_QuadDec_FL_B__0__PORT EQU 1
Engine_QuadDec_FL_B__0__SHIFT EQU 7
Engine_QuadDec_FL_B__AG EQU CYREG_PRT1_AG
Engine_QuadDec_FL_B__AMUX EQU CYREG_PRT1_AMUX
Engine_QuadDec_FL_B__BIE EQU CYREG_PRT1_BIE
Engine_QuadDec_FL_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Engine_QuadDec_FL_B__BYP EQU CYREG_PRT1_BYP
Engine_QuadDec_FL_B__CTL EQU CYREG_PRT1_CTL
Engine_QuadDec_FL_B__DM0 EQU CYREG_PRT1_DM0
Engine_QuadDec_FL_B__DM1 EQU CYREG_PRT1_DM1
Engine_QuadDec_FL_B__DM2 EQU CYREG_PRT1_DM2
Engine_QuadDec_FL_B__DR EQU CYREG_PRT1_DR
Engine_QuadDec_FL_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Engine_QuadDec_FL_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Engine_QuadDec_FL_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Engine_QuadDec_FL_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Engine_QuadDec_FL_B__MASK EQU 0x80
Engine_QuadDec_FL_B__PORT EQU 1
Engine_QuadDec_FL_B__PRT EQU CYREG_PRT1_PRT
Engine_QuadDec_FL_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Engine_QuadDec_FL_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Engine_QuadDec_FL_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Engine_QuadDec_FL_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Engine_QuadDec_FL_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Engine_QuadDec_FL_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Engine_QuadDec_FL_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Engine_QuadDec_FL_B__PS EQU CYREG_PRT1_PS
Engine_QuadDec_FL_B__SHIFT EQU 7
Engine_QuadDec_FL_B__SLW EQU CYREG_PRT1_SLW

; Engine_QuadDec_FR_A
Engine_QuadDec_FR_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Engine_QuadDec_FR_A__0__MASK EQU 0x10
Engine_QuadDec_FR_A__0__PC EQU CYREG_PRT1_PC4
Engine_QuadDec_FR_A__0__PORT EQU 1
Engine_QuadDec_FR_A__0__SHIFT EQU 4
Engine_QuadDec_FR_A__AG EQU CYREG_PRT1_AG
Engine_QuadDec_FR_A__AMUX EQU CYREG_PRT1_AMUX
Engine_QuadDec_FR_A__BIE EQU CYREG_PRT1_BIE
Engine_QuadDec_FR_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Engine_QuadDec_FR_A__BYP EQU CYREG_PRT1_BYP
Engine_QuadDec_FR_A__CTL EQU CYREG_PRT1_CTL
Engine_QuadDec_FR_A__DM0 EQU CYREG_PRT1_DM0
Engine_QuadDec_FR_A__DM1 EQU CYREG_PRT1_DM1
Engine_QuadDec_FR_A__DM2 EQU CYREG_PRT1_DM2
Engine_QuadDec_FR_A__DR EQU CYREG_PRT1_DR
Engine_QuadDec_FR_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Engine_QuadDec_FR_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Engine_QuadDec_FR_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Engine_QuadDec_FR_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Engine_QuadDec_FR_A__MASK EQU 0x10
Engine_QuadDec_FR_A__PORT EQU 1
Engine_QuadDec_FR_A__PRT EQU CYREG_PRT1_PRT
Engine_QuadDec_FR_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Engine_QuadDec_FR_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Engine_QuadDec_FR_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Engine_QuadDec_FR_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Engine_QuadDec_FR_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Engine_QuadDec_FR_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Engine_QuadDec_FR_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Engine_QuadDec_FR_A__PS EQU CYREG_PRT1_PS
Engine_QuadDec_FR_A__SHIFT EQU 4
Engine_QuadDec_FR_A__SLW EQU CYREG_PRT1_SLW

; Engine_QuadDec_FR_B
Engine_QuadDec_FR_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Engine_QuadDec_FR_B__0__MASK EQU 0x20
Engine_QuadDec_FR_B__0__PC EQU CYREG_PRT1_PC5
Engine_QuadDec_FR_B__0__PORT EQU 1
Engine_QuadDec_FR_B__0__SHIFT EQU 5
Engine_QuadDec_FR_B__AG EQU CYREG_PRT1_AG
Engine_QuadDec_FR_B__AMUX EQU CYREG_PRT1_AMUX
Engine_QuadDec_FR_B__BIE EQU CYREG_PRT1_BIE
Engine_QuadDec_FR_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Engine_QuadDec_FR_B__BYP EQU CYREG_PRT1_BYP
Engine_QuadDec_FR_B__CTL EQU CYREG_PRT1_CTL
Engine_QuadDec_FR_B__DM0 EQU CYREG_PRT1_DM0
Engine_QuadDec_FR_B__DM1 EQU CYREG_PRT1_DM1
Engine_QuadDec_FR_B__DM2 EQU CYREG_PRT1_DM2
Engine_QuadDec_FR_B__DR EQU CYREG_PRT1_DR
Engine_QuadDec_FR_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Engine_QuadDec_FR_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Engine_QuadDec_FR_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Engine_QuadDec_FR_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Engine_QuadDec_FR_B__MASK EQU 0x20
Engine_QuadDec_FR_B__PORT EQU 1
Engine_QuadDec_FR_B__PRT EQU CYREG_PRT1_PRT
Engine_QuadDec_FR_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Engine_QuadDec_FR_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Engine_QuadDec_FR_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Engine_QuadDec_FR_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Engine_QuadDec_FR_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Engine_QuadDec_FR_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Engine_QuadDec_FR_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Engine_QuadDec_FR_B__PS EQU CYREG_PRT1_PS
Engine_QuadDec_FR_B__SHIFT EQU 5
Engine_QuadDec_FR_B__SLW EQU CYREG_PRT1_SLW

; Engine_QuadDec_RL_A
Engine_QuadDec_RL_A__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Engine_QuadDec_RL_A__0__MASK EQU 0x01
Engine_QuadDec_RL_A__0__PC EQU CYREG_IO_PC_PRT15_PC0
Engine_QuadDec_RL_A__0__PORT EQU 15
Engine_QuadDec_RL_A__0__SHIFT EQU 0
Engine_QuadDec_RL_A__AG EQU CYREG_PRT15_AG
Engine_QuadDec_RL_A__AMUX EQU CYREG_PRT15_AMUX
Engine_QuadDec_RL_A__BIE EQU CYREG_PRT15_BIE
Engine_QuadDec_RL_A__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Engine_QuadDec_RL_A__BYP EQU CYREG_PRT15_BYP
Engine_QuadDec_RL_A__CTL EQU CYREG_PRT15_CTL
Engine_QuadDec_RL_A__DM0 EQU CYREG_PRT15_DM0
Engine_QuadDec_RL_A__DM1 EQU CYREG_PRT15_DM1
Engine_QuadDec_RL_A__DM2 EQU CYREG_PRT15_DM2
Engine_QuadDec_RL_A__DR EQU CYREG_PRT15_DR
Engine_QuadDec_RL_A__INP_DIS EQU CYREG_PRT15_INP_DIS
Engine_QuadDec_RL_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Engine_QuadDec_RL_A__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Engine_QuadDec_RL_A__LCD_EN EQU CYREG_PRT15_LCD_EN
Engine_QuadDec_RL_A__MASK EQU 0x01
Engine_QuadDec_RL_A__PORT EQU 15
Engine_QuadDec_RL_A__PRT EQU CYREG_PRT15_PRT
Engine_QuadDec_RL_A__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Engine_QuadDec_RL_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Engine_QuadDec_RL_A__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Engine_QuadDec_RL_A__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Engine_QuadDec_RL_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Engine_QuadDec_RL_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Engine_QuadDec_RL_A__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Engine_QuadDec_RL_A__PS EQU CYREG_PRT15_PS
Engine_QuadDec_RL_A__SHIFT EQU 0
Engine_QuadDec_RL_A__SLW EQU CYREG_PRT15_SLW

; Engine_QuadDec_RL_B
Engine_QuadDec_RL_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Engine_QuadDec_RL_B__0__MASK EQU 0x02
Engine_QuadDec_RL_B__0__PC EQU CYREG_IO_PC_PRT15_PC1
Engine_QuadDec_RL_B__0__PORT EQU 15
Engine_QuadDec_RL_B__0__SHIFT EQU 1
Engine_QuadDec_RL_B__AG EQU CYREG_PRT15_AG
Engine_QuadDec_RL_B__AMUX EQU CYREG_PRT15_AMUX
Engine_QuadDec_RL_B__BIE EQU CYREG_PRT15_BIE
Engine_QuadDec_RL_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Engine_QuadDec_RL_B__BYP EQU CYREG_PRT15_BYP
Engine_QuadDec_RL_B__CTL EQU CYREG_PRT15_CTL
Engine_QuadDec_RL_B__DM0 EQU CYREG_PRT15_DM0
Engine_QuadDec_RL_B__DM1 EQU CYREG_PRT15_DM1
Engine_QuadDec_RL_B__DM2 EQU CYREG_PRT15_DM2
Engine_QuadDec_RL_B__DR EQU CYREG_PRT15_DR
Engine_QuadDec_RL_B__INP_DIS EQU CYREG_PRT15_INP_DIS
Engine_QuadDec_RL_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Engine_QuadDec_RL_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Engine_QuadDec_RL_B__LCD_EN EQU CYREG_PRT15_LCD_EN
Engine_QuadDec_RL_B__MASK EQU 0x02
Engine_QuadDec_RL_B__PORT EQU 15
Engine_QuadDec_RL_B__PRT EQU CYREG_PRT15_PRT
Engine_QuadDec_RL_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Engine_QuadDec_RL_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Engine_QuadDec_RL_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Engine_QuadDec_RL_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Engine_QuadDec_RL_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Engine_QuadDec_RL_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Engine_QuadDec_RL_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Engine_QuadDec_RL_B__PS EQU CYREG_PRT15_PS
Engine_QuadDec_RL_B__SHIFT EQU 1
Engine_QuadDec_RL_B__SLW EQU CYREG_PRT15_SLW

; Engine_QuadDec_RR_A
Engine_QuadDec_RR_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Engine_QuadDec_RR_A__0__MASK EQU 0x40
Engine_QuadDec_RR_A__0__PC EQU CYREG_PRT0_PC6
Engine_QuadDec_RR_A__0__PORT EQU 0
Engine_QuadDec_RR_A__0__SHIFT EQU 6
Engine_QuadDec_RR_A__AG EQU CYREG_PRT0_AG
Engine_QuadDec_RR_A__AMUX EQU CYREG_PRT0_AMUX
Engine_QuadDec_RR_A__BIE EQU CYREG_PRT0_BIE
Engine_QuadDec_RR_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Engine_QuadDec_RR_A__BYP EQU CYREG_PRT0_BYP
Engine_QuadDec_RR_A__CTL EQU CYREG_PRT0_CTL
Engine_QuadDec_RR_A__DM0 EQU CYREG_PRT0_DM0
Engine_QuadDec_RR_A__DM1 EQU CYREG_PRT0_DM1
Engine_QuadDec_RR_A__DM2 EQU CYREG_PRT0_DM2
Engine_QuadDec_RR_A__DR EQU CYREG_PRT0_DR
Engine_QuadDec_RR_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Engine_QuadDec_RR_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Engine_QuadDec_RR_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Engine_QuadDec_RR_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Engine_QuadDec_RR_A__MASK EQU 0x40
Engine_QuadDec_RR_A__PORT EQU 0
Engine_QuadDec_RR_A__PRT EQU CYREG_PRT0_PRT
Engine_QuadDec_RR_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Engine_QuadDec_RR_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Engine_QuadDec_RR_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Engine_QuadDec_RR_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Engine_QuadDec_RR_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Engine_QuadDec_RR_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Engine_QuadDec_RR_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Engine_QuadDec_RR_A__PS EQU CYREG_PRT0_PS
Engine_QuadDec_RR_A__SHIFT EQU 6
Engine_QuadDec_RR_A__SLW EQU CYREG_PRT0_SLW

; Engine_QuadDec_RR_B
Engine_QuadDec_RR_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Engine_QuadDec_RR_B__0__MASK EQU 0x80
Engine_QuadDec_RR_B__0__PC EQU CYREG_PRT0_PC7
Engine_QuadDec_RR_B__0__PORT EQU 0
Engine_QuadDec_RR_B__0__SHIFT EQU 7
Engine_QuadDec_RR_B__AG EQU CYREG_PRT0_AG
Engine_QuadDec_RR_B__AMUX EQU CYREG_PRT0_AMUX
Engine_QuadDec_RR_B__BIE EQU CYREG_PRT0_BIE
Engine_QuadDec_RR_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Engine_QuadDec_RR_B__BYP EQU CYREG_PRT0_BYP
Engine_QuadDec_RR_B__CTL EQU CYREG_PRT0_CTL
Engine_QuadDec_RR_B__DM0 EQU CYREG_PRT0_DM0
Engine_QuadDec_RR_B__DM1 EQU CYREG_PRT0_DM1
Engine_QuadDec_RR_B__DM2 EQU CYREG_PRT0_DM2
Engine_QuadDec_RR_B__DR EQU CYREG_PRT0_DR
Engine_QuadDec_RR_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Engine_QuadDec_RR_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Engine_QuadDec_RR_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Engine_QuadDec_RR_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Engine_QuadDec_RR_B__MASK EQU 0x80
Engine_QuadDec_RR_B__PORT EQU 0
Engine_QuadDec_RR_B__PRT EQU CYREG_PRT0_PRT
Engine_QuadDec_RR_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Engine_QuadDec_RR_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Engine_QuadDec_RR_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Engine_QuadDec_RR_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Engine_QuadDec_RR_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Engine_QuadDec_RR_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Engine_QuadDec_RR_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Engine_QuadDec_RR_B__PS EQU CYREG_PRT0_PS
Engine_QuadDec_RR_B__SHIFT EQU 7
Engine_QuadDec_RR_B__SLW EQU CYREG_PRT0_SLW

; XBee_TXInternalInterrupt
XBee_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
XBee_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
XBee_TXInternalInterrupt__INTC_MASK EQU 0x40
XBee_TXInternalInterrupt__INTC_NUMBER EQU 6
XBee_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
XBee_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
XBee_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
XBee_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000007F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
