
---------- Begin Simulation Statistics ----------
final_tick                                  240606500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855648                       # Number of bytes of host memory used
host_op_rate                                   158558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.18                       # Real time elapsed on the host
host_tick_rate                               75730237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500004                       # Number of instructions simulated
sim_ops                                        503758                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000241                       # Number of seconds simulated
sim_ticks                                   240606500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.171069                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   85421                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                86135                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               878                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87502                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              140                       # Number of indirect misses.
system.cpu.branchPred.lookups                   95971                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2767                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    248823                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   249102                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               682                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      87811                       # Number of branches committed
system.cpu.commit.bw_lim_events                 11141                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           24306                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500215                       # Number of instructions committed
system.cpu.commit.committedOps                 503969                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       447860                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.125282                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.196004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       319520     71.34%     71.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        33005      7.37%     78.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18648      4.16%     82.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11948      2.67%     85.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4768      1.06%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4092      0.91%     87.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        44002      9.82%     97.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          736      0.16%     97.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        11141      2.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       447860                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2417                       # Number of function calls committed.
system.cpu.commit.int_insts                    423441                       # Number of committed integer instructions.
system.cpu.commit.loads                        144014                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           283767     56.31%     56.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             449      0.09%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          144014     28.58%     84.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          75669     15.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            503969                       # Class of committed instruction
system.cpu.commit.refs                         219683                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       248                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500004                       # Number of Instructions Simulated
system.cpu.committedOps                        503758                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.962420                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.962420                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                345206                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   202                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                84091                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 536342                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    29051                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     56549                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    837                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   684                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19736                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       95971                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     15145                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        426308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   397                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         544576                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2066                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.199435                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24014                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              88188                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.131671                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             451379                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.219040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.365785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   345373     76.52%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3997      0.89%     77.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12891      2.86%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1135      0.25%     80.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    14606      3.24%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      550      0.12%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    61918     13.72%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2889      0.64%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8020      1.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               451379                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           29835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  754                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    91171                       # Number of branches executed
system.cpu.iew.exec_nop                           239                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.119614                       # Inst execution rate
system.cpu.iew.exec_refs                       242841                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      78416                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3101                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                149831                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               110                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                79097                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              528318                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                164425                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               985                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                538774                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 17480                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    837                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17497                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          5130                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              732                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5801                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3420                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            182                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    634416                       # num instructions consuming a value
system.cpu.iew.wb_count                        520722                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.534224                       # average fanout of values written-back
system.cpu.iew.wb_producers                    338920                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.082101                       # insts written-back per cycle
system.cpu.iew.wb_sent                         523285                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   685903                       # number of integer regfile reads
system.cpu.int_regfile_writes                  356183                       # number of integer regfile writes
system.cpu.ipc                               1.039047                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.039047                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                295934     54.83%     54.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  508      0.09%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     54.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     54.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     54.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               164593     30.49%     85.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               78643     14.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 539765                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8278                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015336                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     205      2.48%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      2.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.02%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7973     96.32%     98.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    97      1.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 547602                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1538410                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       520392                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            551494                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     528044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    539765                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  35                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           24272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               151                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        451379                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.195813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.107606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              313502     69.45%     69.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20160      4.47%     73.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               16533      3.66%     77.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22133      4.90%     82.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               27467      6.09%     88.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               25710      5.70%     94.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2942      0.65%     94.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               19386      4.29%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3546      0.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          451379                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.121674                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    436                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                922                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          330                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               870                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2623                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2522                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               149831                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               79097                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  435733                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     65                       # number of misc regfile writes
system.cpu.numCycles                           481214                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   21305                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                583420                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3763                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    38921                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3789                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   223                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                945041                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 531451                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              614102                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     66184                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 311109                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    837                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                319430                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    30605                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           679210                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4702                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    108546                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              632                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       963148                       # The number of ROB reads
system.cpu.rob.rob_writes                     1060133                       # The number of ROB writes
system.cpu.timesIdled                             304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      372                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      92                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        22695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                470                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8419                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           470                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       568896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  568896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11714                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15942000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45432250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8434                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           389                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2826                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2826                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        33634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1238144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1266432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009216                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11772     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11773                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22191500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14245500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            583500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   48                       # number of demand (read+write) hits
system.l2.demand_hits::total                       55                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                  48                       # number of overall hits
system.l2.overall_hits::total                      55                       # number of overall hits
system.l2.demand_misses::.cpu.inst                382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8510                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8892                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               382                       # number of overall misses
system.l2.overall_misses::.cpu.data              8510                       # number of overall misses
system.l2.overall_misses::total                  8892                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    646908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        677652500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30744500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    646908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       677652500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8558                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8947                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8558                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8947                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.982005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993853                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993853                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80482.984293                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76017.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76209.233018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80482.984293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76017.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76209.233018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8892                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8892                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26924500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    561838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    588762500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26924500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    561838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    588762500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70482.984293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66020.916569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66212.606838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70482.984293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66020.916569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66212.606838                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10791                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10791                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           53                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               53                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           53                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           53                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8422                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    639095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     639095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75883.994301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75883.994301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    554905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    554905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65887.556400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65887.556400                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80482.984293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80482.984293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26924500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26924500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70482.984293                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70482.984293                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           88                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              88                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.727273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.727273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88784.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88784.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6933000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6933000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.727273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78784.090909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78784.090909                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     54255500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     54255500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19205.486726                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19205.486726                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5975.698062                       # Cycle average of tags in use
system.l2.tags.total_refs                       19866                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.695775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2358.936531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       353.003182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3263.758349                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.071989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.099602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.182364                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         11714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7034                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.357483                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    193267                       # Number of tag accesses
system.l2.tags.data_accesses                   193267                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         544448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             568896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8889                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         101609890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2262815011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2364424901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    101609890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101609890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        101609890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2262815011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2364424901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17785                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8889                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55357750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   44445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               222026500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6227.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24977.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8187                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8889                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    811.184023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   631.662640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.054213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59      8.42%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53      7.56%     15.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36      5.14%     21.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      1.14%     22.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      2.57%     24.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.86%     25.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.71%     27.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.43%     27.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          506     72.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          701                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 568896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  568896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2364.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2364.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     240504000                       # Total gap between requests
system.mem_ctrls.avgGap                      27056.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       544448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 101609890.007127821445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2262815011.232032299042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11209250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    210817250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29343.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24781.62                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    92.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2620380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1388970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32315640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         62061030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         40131360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          156956580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.337239                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    102437000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    130369500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2391900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1271325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31151820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         58576620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         43065600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          154896465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.775064                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    109620250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    123186250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        14623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14623                       # number of overall hits
system.cpu.icache.overall_hits::total           14623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          522                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            522                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          522                       # number of overall misses
system.cpu.icache.overall_misses::total           522                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39713500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39713500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39713500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39713500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034467                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034467                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034467                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034467                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76079.501916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76079.501916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76079.501916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76079.501916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           53                       # number of writebacks
system.cpu.icache.writebacks::total                53                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31412000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31412000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025685                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80750.642674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80750.642674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80750.642674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80750.642674                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          522                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           522                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39713500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39713500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76079.501916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76079.501916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80750.642674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80750.642674                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.537087                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15012                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.591260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.537087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.612377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.612377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30679                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       154671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154675                       # number of overall hits
system.cpu.dcache.overall_hits::total          154675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69547                       # number of overall misses
system.cpu.dcache.overall_misses::total         69547                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4335260893                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4335260893                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4335260893                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4335260893                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       224215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       224215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       224222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       224222                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.310167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.310167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.310170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.310170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62338.388545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62338.388545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62335.699498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62335.699498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       297770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.347509                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10791                       # number of writebacks
system.cpu.dcache.writebacks::total             10791                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        11381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11384                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    751046023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    751046023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    751316523                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    751316523                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.050759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050759                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.050771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050771                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65991.215447                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65991.215447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65997.586349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65997.586349                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10869                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49993.670886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49993.670886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68516.949153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68516.949153                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        66405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        66405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4226709364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4226709364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        72830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        72830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.911781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.911781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63650.468549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63650.468549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        57965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    653030494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    653030494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.115886                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.115886                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77373.281280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77373.281280                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     92753529                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     92753529                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32856.368757                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32856.368757                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     89930529                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     89930529                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31856.368757                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31856.368757                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           474.235112                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              166090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.593621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   474.235112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            459893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           459893                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    240606500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    240606500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
