
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002436                       # Number of seconds simulated
sim_ticks                                  2435935185                       # Number of ticks simulated
final_tick                                 2435935185                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 639565                       # Simulator instruction rate (inst/s)
host_op_rate                                   693456                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              187429122                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674632                       # Number of bytes of host memory used
host_seconds                                    13.00                       # Real time elapsed on the host
sim_insts                                     8312137                       # Number of instructions simulated
sim_ops                                       9012543                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           59008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               94336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35328                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35328                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              552                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              922                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1474                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14502849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           24223961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               38726810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14502849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14502849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14502849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          24223961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              38726810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       922.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 3072                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1474                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   94336                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    94336                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               129                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2435845575                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1474                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      924                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      393                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      134                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          274                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     336.116788                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    198.473207                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    353.560292                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            74     27.01%     27.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          101     36.86%     63.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17      6.20%     70.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      2.92%     72.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      4.38%     77.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      3.65%     81.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      1.46%     82.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      1.46%     83.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           44     16.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           274                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        35328                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        59008                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 14502848.933560604230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 24223961.443374775350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          552                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          922                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18609180                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     30890455                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33712.28                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33503.75                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      21862135                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 49499635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     7370000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14831.84                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33581.84                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         38.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      38.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.30                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1188                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.60                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1652541.10                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.60                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    303600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4062660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6989340                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                346080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         22652370                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          7431360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         565267380                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               613813230                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             251.982579                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2419651675                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        625050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2350678185                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     19351305                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       13006650                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     49673995                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1428000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6461700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          79288560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              23921760                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2038560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        342542070                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         77892960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         342896280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               877206120                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             360.110616                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2377573785                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1712805                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       33540000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1424131835                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    202891765                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       22485630                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    751173150                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1103590                       # Number of BP lookups
system.cpu.branchPred.condPredicted            790663                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             37067                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               641220                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  463241                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.243692                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  154806                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              23932                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           10917                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10690                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              227                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5599852                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1163289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9707205                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1103590                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             628737                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4344469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   74382                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            54                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1123223                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  9534                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5545031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.915635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.311070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1535089     27.68%     27.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   414056      7.47%     35.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   579458     10.45%     45.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3016428     54.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5545031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197075                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.733475                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   797576                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1059539                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2969847                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                681196                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  36873                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               461718                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   332                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10535735                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   730                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  36873                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   975958                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  356310                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2718                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3470565                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                702607                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10477166                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                 527186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      8                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  25876                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16646368                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              49959094                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16394943                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14463535                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2182832                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 75                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    917395                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               515299                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              539560                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            106020                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           147981                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10321887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 113                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9577146                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5540                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1309456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4393670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5545031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.727158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.087373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              708904     12.78%     12.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2114303     38.13%     50.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              702629     12.67%     63.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2019195     36.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5545031                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8479432     88.54%     88.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                32082      0.33%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571833      5.97%     94.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              493778      5.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9577146                       # Type of FU issued
system.cpu.iq.rate                           1.710250                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24704831                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11631588                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9440799                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9577125                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29185                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        76698                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        97630                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       109799                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  36873                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  343599                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11732                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10322000                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               195                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                515299                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               539560                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    455                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11211                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            163                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          34127                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8887                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                43014                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9564321                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                571074                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12825                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1060711                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   947542                       # Number of branches executed
system.cpu.iew.exec_stores                     489637                       # Number of stores executed
system.cpu.iew.exec_rate                     1.707960                       # Inst execution rate
system.cpu.iew.wb_sent                        9452938                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9440815                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7598067                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20364602                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.685904                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.373102                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1309461                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             36753                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5206217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.731112                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.070153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       551984     10.60%     10.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2213350     42.51%     53.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       523456     10.05%     63.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1917427     36.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5206217                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              8312137                       # Number of instructions committed
system.cpu.commit.committedOps                9012543                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         880531                       # Number of memory references committed
system.cpu.commit.loads                        438601                       # Number of loads committed
system.cpu.commit.membars                          42                       # Number of memory barriers committed
system.cpu.commit.branches                     884028                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8441857                       # Number of committed integer instructions.
system.cpu.commit.function_calls               161914                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8100079     89.88%     89.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           31933      0.35%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          438601      4.87%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         441914      4.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9012543                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1917427                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13610534                       # The number of ROB reads
system.cpu.rob.rob_writes                    20984135                       # The number of ROB writes
system.cpu.timesIdled                             428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     8312137                       # Number of Instructions Simulated
system.cpu.committedOps                       9012543                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.673696                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.673696                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.484349                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.484349                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13687717                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8130237                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  30467663                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6806211                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  950072                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    169                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.068410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              875246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            841.582692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.068410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3530612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3530612                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       438917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          438917                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       435206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         435206                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           41                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           42                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       874123                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           874123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       874123                       # number of overall hits
system.cpu.dcache.overall_hits::total          874123                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1581                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         6605                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6605                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         8186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8186                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8186                       # number of overall misses
system.cpu.dcache.overall_misses::total          8186                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     90005850                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     90005850                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    492072869                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    492072869                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        11310                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        11310                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    582078719                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    582078719                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    582078719                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    582078719                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       440498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       440498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       441811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       441811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       882309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       882309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       882309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       882309                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003589                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014950                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009278                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56929.696395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56929.696395                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74500.055867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74500.055867                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        11310                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11310                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71106.611165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71106.611165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71106.611165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71106.611165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          451                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.100000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          281                       # number of writebacks
system.cpu.dcache.writebacks::total               281                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          998                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6148                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         7146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7146                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          457                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1040                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40950030                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40950030                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35445105                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35445105                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76395135                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76395135                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76395135                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76395135                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001179                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70240.188679                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70240.188679                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77560.404814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77560.404814                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73456.860577                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73456.860577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73456.860577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73456.860577                       # average overall mshr miss latency
system.cpu.dcache.replacements                    528                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.279829                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1123073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1949.779514                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.279829                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.551146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.551146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          543                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6739914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6739914                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1122497                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1122497                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1122497                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1122497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1122497                       # number of overall hits
system.cpu.icache.overall_hits::total         1122497                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          726                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           726                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          726                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            726                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          726                       # number of overall misses
system.cpu.icache.overall_misses::total           726                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55125375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55125375                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     55125375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55125375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55125375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55125375                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1123223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1123223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1123223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1123223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1123223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1123223                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000646                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000646                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000646                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000646                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000646                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75930.268595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75930.268595                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75930.268595                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75930.268595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75930.268595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75930.268595                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          387                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          149                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          149                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45030330                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45030330                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45030330                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45030330                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45030330                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45030330                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78042.166378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78042.166378                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78042.166378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78042.166378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78042.166378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78042.166378                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1106.058882                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               1890                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             1474                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.282225                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   415.257142                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   690.801740                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.003168                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.005270                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.008439                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1474                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1197                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.011246                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           122946                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          122946                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks          281                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          281                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data          108                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total          131                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data          112                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             135                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data          112                       # number of overall hits
system.cpu.l2cache.overall_hits::total            135                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          453                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          453                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          554                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          475                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1029                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          554                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          928                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          1482                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          554                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          928                       # number of overall misses
system.cpu.l2cache.overall_misses::total         1482                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     34579455                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     34579455                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     43721850                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     38579280                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     82301130                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     43721850                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     73158735                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    116880585                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     43721850                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     73158735                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    116880585                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks          281                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          281                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          457                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          457                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          577                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          583                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         1160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          577                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         1040                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         1617                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          577                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         1040                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         1617                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.991247                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.991247                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.960139                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.814751                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.887069                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.960139                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.892308                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.916512                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.960139                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.892308                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.916512                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 76334.337748                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76334.337748                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 78920.306859                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 81219.536842                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 79981.661808                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 78920.306859                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 78834.843750                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 78866.791498                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 78920.306859                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 78834.843750                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 78866.791498                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          453                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          453                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          553                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          469                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1022                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          553                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          922                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         1475                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          553                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          922                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         1475                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     30638355                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     30638355                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38850720                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     34082250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     72932970                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     38850720                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     64720605                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    103571325                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     38850720                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     64720605                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    103571325                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.991247                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.991247                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.958406                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.804460                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.881034                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.958406                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.886538                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.912183                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.958406                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.886538                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.912183                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67634.337748                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67634.337748                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70254.466546                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72670.042644                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71362.984344                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 70254.466546                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 70195.883948                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70217.847458                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 70254.466546                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 70195.883948                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70217.847458                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2178                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1159                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           281                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               280                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                457                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               457                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1160                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         2608                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3794                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        36864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        84544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   121408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1617                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035250                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.184469                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1560     96.47%     96.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      3.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1617                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1436370                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1253234                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2264604                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          1474                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2435935185                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1021                       # Transaction distribution
system.membus.trans_dist::ReadExReq               453                       # Transaction distribution
system.membus.trans_dist::ReadExResp              453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1021                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         2948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        94336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   94336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1474                       # Request fanout histogram
system.membus.reqLayer0.occupancy              641190                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3432420                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
