// Seed: 705943555
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wor id_1;
  assign id_1 = -1;
  wire id_3 = id_3;
  wire id_4;
  parameter id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input wand id_4,
    output wor id_5,
    output tri id_6,
    output supply0 id_7,
    output tri0 id_8
);
  assign id_1 = 1;
  wire id_10;
endmodule
module module_3 (
    input  tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    input  tri0 id_3
);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
