Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:43:37 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum14_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.988ns (29.939%)  route 2.312ns (70.061%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 6.797 - 4.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 1.366ns, distribution 1.061ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.239ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=13536, routed)       2.427     3.364    Delay1No16_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y171       FDCE                                         r  Delay1No16_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y171       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.443 r  Delay1No16_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.634     4.077    Delay1No16_instance/Q[1]
    SLICE_X130Y189       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     4.226 r  Delay1No16_instance/geqOp_carry_i_16__2/O
                         net (fo=1, routed)           0.009     4.235    Sum14_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X130Y189       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.425 r  Sum14_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.451    Sum14_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y190       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.466 r  Sum14_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.492    Sum14_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y191       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.544 r  Sum14_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.259     4.803    Delay1No16_instance/CO[0]
    SLICE_X134Y192       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.869 r  Delay1No16_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.171     5.040    Delay1No16_instance/Sum14_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X134Y192       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.163 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.099     5.262    Delay1No16_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X133Y192       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.301 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=34, routed)          0.400     5.701    Delay1No17_instance/shiftVal__5[0]
    SLICE_X127Y187       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.824 r  Delay1No17_instance/shiftedFracY_d1[34]_i_2__2/O
                         net (fo=4, routed)           0.337     6.161    Delay1No17_instance/Sum14_impl_instance/level2[11]
    SLICE_X126Y190       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.214 r  Delay1No17_instance/shiftedFracY_d1[30]_i_3__2/O
                         net (fo=2, routed)           0.279     6.493    Delay1No16_instance/Y_reg[26]_0[7]
    SLICE_X128Y190       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     6.592 r  Delay1No16_instance/shiftedFracY_d1[30]_i_1__2/O
                         net (fo=1, routed)           0.072     6.664    Sum14_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X128Y190       FDRE                                         r  Sum14_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=13536, routed)       2.150     6.797    Sum14_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y190       FDRE                                         r  Sum14_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.422     7.218    
                         clock uncertainty           -0.035     7.183    
    SLICE_X128Y190       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.208    Sum14_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.544    




