------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'CLOCK_50'
<<<<<<< HEAD
<<<<<<< Updated upstream
Slack : -6.042
TNS   : -112.243
=======
Slack : -5.615
TNS   : -133.199
>>>>>>> 9ae9345ce5f75862b7602a29c030097c795b4d1f

Type  : Slow 1200mV 85C Model Setup 'rate_divider:my_rate_div|out'
Slack : -2.347
TNS   : -56.380

Type  : Slow 1200mV 85C Model Setup 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 33.387
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'rate_divider:my_rate_div|out'
Slack : 0.385
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'CLOCK_50'
Slack : 0.402
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'VGA|mypll|altpll_component|pll|clk[0]'
<<<<<<< HEAD
Slack : 0.404
=======
Slack : -5.923
TNS   : -140.044

Type  : Slow 1200mV 85C Model Setup 'rate_divider:my_rate_div|out'
Slack : -2.478
TNS   : -57.368

Type  : Slow 1200mV 85C Model Setup 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 33.471
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'CLOCK_50'
Slack : 0.387
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'rate_divider:my_rate_div|out'
Slack : 0.388
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 0.403
>>>>>>> Stashed changes
=======
Slack : 0.402
>>>>>>> 9ae9345ce5f75862b7602a29c030097c795b4d1f
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'rate_divider:my_rate_div|out'
Slack : -1.285
TNS   : -46.260

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'CLOCK_50'
Slack : 9.622
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'VGA|mypll|altpll_component|pll|clk[0]'
<<<<<<< HEAD
<<<<<<< Updated upstream
Slack : 19.706
=======
Slack : 19.707
>>>>>>> 9ae9345ce5f75862b7602a29c030097c795b4d1f
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'CLOCK_50'
Slack : -4.962
TNS   : -117.468

Type  : Slow 1200mV 0C Model Setup 'rate_divider:my_rate_div|out'
Slack : -2.023
TNS   : -48.113

Type  : Slow 1200mV 0C Model Setup 'VGA|mypll|altpll_component|pll|clk[0]'
<<<<<<< HEAD
Slack : 34.156
=======
Slack : 19.708
=======
Slack : 34.015
>>>>>>> 9ae9345ce5f75862b7602a29c030097c795b4d1f
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'CLOCK_50'
Slack : -5.217
TNS   : -123.210

Type  : Slow 1200mV 0C Model Setup 'rate_divider:my_rate_div|out'
Slack : -2.135
TNS   : -49.010

Type  : Slow 1200mV 0C Model Setup 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 34.065
>>>>>>> Stashed changes
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.340
TNS   : 0.000

<<<<<<< Updated upstream
Type  : Slow 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.353
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'VGA|mypll|altpll_component|pll|clk[0]'
<<<<<<< HEAD
Slack : 0.356
=======
Type  : Slow 1200mV 0C Model Hold 'rate_divider:my_rate_div|out'
Slack : 0.340
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 0.355
>>>>>>> Stashed changes
=======
Slack : 0.354
>>>>>>> 9ae9345ce5f75862b7602a29c030097c795b4d1f
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'rate_divider:my_rate_div|out'
Slack : -1.285
TNS   : -46.260

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 9.646
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'VGA|mypll|altpll_component|pll|clk[0]'
<<<<<<< HEAD
<<<<<<< Updated upstream
Slack : 19.709
=======
Slack : 19.710
>>>>>>> 9ae9345ce5f75862b7602a29c030097c795b4d1f
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'CLOCK_50'
Slack : -2.187
TNS   : -50.858

Type  : Fast 1200mV 0C Model Setup 'rate_divider:my_rate_div|out'
Slack : -0.626
TNS   : -11.206

Type  : Fast 1200mV 0C Model Setup 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 36.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'rate_divider:my_rate_div|out'
Slack : 0.173
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.181
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'VGA|mypll|altpll_component|pll|clk[0]'
<<<<<<< HEAD
Slack : 0.184
=======
Slack : 19.708
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'CLOCK_50'
Slack : -2.360
TNS   : -54.866

Type  : Fast 1200mV 0C Model Setup 'rate_divider:my_rate_div|out'
Slack : -0.707
TNS   : -10.468

Type  : Fast 1200mV 0C Model Setup 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 36.728
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.175
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'rate_divider:my_rate_div|out'
Slack : 0.176
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 0.183
>>>>>>> Stashed changes
=======
Slack : 0.181
>>>>>>> 9ae9345ce5f75862b7602a29c030097c795b4d1f
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'rate_divider:my_rate_div|out'
Slack : -1.000
TNS   : -36.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 9.371
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'VGA|mypll|altpll_component|pll|clk[0]'
Slack : 19.754
TNS   : 0.000

------------------------------------------------------------
