#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 04 09:40:20 2019
# Process ID: 12652
# Log file: C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.runs/synth_1/half_full_adder.vds
# Journal file: C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source half_full_adder.tcl
