;redcode
;assert 1
	SPL 0, <922
	CMP -232, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-122, 100
	CMP -232, <-120
	SUB -232, <-120
	SLT 3, 20
	SPL -7, -101
	CMP -232, <-120
	CMP <-232, <-128
	CMP @-122, 100
	JMP @847, #201
	ADD 701, 0
	SUB @-30, 9
	SUB @3, 2
	SLT 17, @15
	MOV -4, <-20
	SUB @174, 150
	CMP @3, 2
	SUB @-121, 138
	CMP #-64, @-20
	ADD 3, 20
	SUB @124, 106
	CMP @174, 150
	CMP @-121, 138
	SUB @-122, 100
	SUB @124, 106
	JMN -201, @-920
	JMN -201, @-920
	JMN -201, @-920
	JMN -201, @-920
	SLT <703, 20
	SLT <703, 20
	CMP -7, -101
	SUB @-121, 138
	ADD 3, 20
	SUB -707, 200
	SUB -707, 500
	SLT -707, 500
	MOV -4, <-20
	SPL 0, <922
	CMP -232, <-120
	CMP -232, <-120
	SUB @3, -32
	MOV -4, <-20
	SPL 0, <922
	DJN -1, @-20
	MOV #112, @200
	SUB @-121, 138
	CMP -232, <-120
	CMP -232, <-120
