#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: datapath.lut_ff63.Q[0] (dffsre at (8,26) clocked by clock0)
Endpoint  : out:cipher_out.outpad[0] (.output at (8,0) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
datapath.lut_ff63.C[0] (dffsre at (8,26))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
datapath.lut_ff63.Q[0] (dffsre at (8,26)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.284     3.235
| (intra 'clb' routing)                                                  0.208     3.443
$abc$8195$new_new_n63__.in[1] (.names at (10,27))                        0.000     3.443
| (primitive '.names' combinational delay)                               0.280     3.723
$abc$8195$new_new_n63__.out[0] (.names at (10,27))                       0.000     3.723
| (intra 'clb' routing)                                                  0.149     3.871
| (inter-block routing)                                                  0.284     4.155
| (intra 'clb' routing)                                                  0.208     4.363
cipher_out.in[1] (.names at (10,26))                                     0.000     4.363
| (primitive '.names' combinational delay)                               0.110     4.473
cipher_out.out[0] (.names at (10,26))                                    0.000     4.473
| (intra 'clb' routing)                                                  0.149     4.622
| (inter-block routing)                                                  1.004     5.625
| (intra 'io' routing)                                                   0.118     5.743
out:cipher_out.outpad[0] (.output at (8,0))                             -0.000     5.743
data arrival time                                                                  5.743

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock uncertainty                                                        0.000     6.800
output external delay                                                   -1.000     5.800
data required time                                                                 5.800
----------------------------------------------------------------------------------------
data required time                                                                 5.800
data arrival time                                                                 -5.743
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.057


#Path 2
Startpoint: $abc$5015$lo2.Q[0] (dffsre at (10,27) clocked by clock0)
Endpoint  : $abc$5703$lo0.D[0] (dffsre at (11,27) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
$abc$5015$lo2.C[0] (dffsre at (10,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
$abc$5015$lo2.Q[0] (dffsre at (10,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.272     3.223
| (intra 'clb' routing)                                                  0.208     3.431
$abc$8195$new_new_n59__.in[3] (.names at (10,27))                        0.000     3.431
| (primitive '.names' combinational delay)                               0.280     3.711
$abc$8195$new_new_n59__.out[0] (.names at (10,27))                       0.000     3.711
| (intra 'clb' routing)                                                  0.149     3.859
| (inter-block routing)                                                  0.284     4.143
| (intra 'clb' routing)                                                  0.208     4.351
$abc$8195$new_new_n70__.in[3] (.names at (8,27))                         0.000     4.351
| (primitive '.names' combinational delay)                               0.280     4.631
$abc$8195$new_new_n70__.out[0] (.names at (8,27))                        0.000     4.631
| (intra 'clb' routing)                                                  0.149     4.780
| (inter-block routing)                                                  0.272     5.052
| (intra 'clb' routing)                                                  0.208     5.260
$abc$8195$new_new_n72__.in[3] (.names at (8,27))                         0.000     5.260
| (primitive '.names' combinational delay)                               0.160     5.420
$abc$8195$new_new_n72__.out[0] (.names at (8,27))                        0.000     5.420
| (intra 'clb' routing)                                                  0.363     5.782
$abc$5703$li0_li0.in[1] (.names at (8,27))                               0.000     5.782
| (primitive '.names' combinational delay)                               0.170     5.952
$abc$5703$li0_li0.out[0] (.names at (8,27))                              0.000     5.952
| (intra 'clb' routing)                                                  0.149     6.101
| (inter-block routing)                                                  0.284     6.385
| (intra 'clb' routing)                                                  0.378     6.763
$abc$5703$lo0.D[0] (dffsre at (11,27))                                   0.000     6.763
data arrival time                                                                  6.763

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                        0.000     6.800
| (intra 'io' routing)                                                   0.099     6.899
| (inter-block routing)                                                  0.000     6.899
| (intra 'clb' routing)                                                  2.000     8.899
$abc$5703$lo0.C[0] (dffsre at (11,27))                                   0.000     8.899
clock uncertainty                                                        0.000     8.899
cell setup time                                                         -0.063     8.836
data required time                                                                 8.836
----------------------------------------------------------------------------------------
data required time                                                                 8.836
data arrival time                                                                 -6.763
----------------------------------------------------------------------------------------
slack (MET)                                                                        2.073


#Path 3
Startpoint: datapath.lut_ff63.Q[0] (dffsre at (8,26) clocked by clock0)
Endpoint  : $abc$3151$li071_li071.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
datapath.lut_ff63.C[0] (dffsre at (8,26))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
datapath.lut_ff63.Q[0] (dffsre at (8,26)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.284     3.235
| (intra 'clb' routing)                                                  0.208     3.443
$abc$8195$new_new_n63__.in[1] (.names at (10,27))                        0.000     3.443
| (primitive '.names' combinational delay)                               0.280     3.723
$abc$8195$new_new_n63__.out[0] (.names at (10,27))                       0.000     3.723
| (intra 'clb' routing)                                                  0.149     3.871
| (inter-block routing)                                                  0.284     4.155
| (intra 'clb' routing)                                                  0.208     4.363
cipher_out.in[1] (.names at (10,26))                                     0.000     4.363
| (primitive '.names' combinational delay)                               0.110     4.473
cipher_out.out[0] (.names at (10,26))                                    0.000     4.473
| (intra 'clb' routing)                                                  0.149     4.622
| (inter-block routing)                                                  0.284     4.905
| (intra 'clb' routing)                                                  0.208     5.113
$abc$5426$li057_li057.in[4] (.names at (10,27))                          0.000     5.113
| (primitive '.names' combinational delay)                               0.110     5.223
$abc$5426$li057_li057.out[0] (.names at (10,27))                         0.000     5.223
| (intra 'clb' routing)                                                  0.149     5.372
| (inter-block routing)                                                  0.284     5.656
| (intra 'clb' routing)                                                  0.378     6.034
$abc$3151$li071_li071.D[0] (dffsre at (10,28))                           0.000     6.034
data arrival time                                                                  6.034

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                        0.000     6.800
| (intra 'io' routing)                                                   0.099     6.899
| (inter-block routing)                                                  0.000     6.899
| (intra 'clb' routing)                                                  2.000     8.899
$abc$3151$li071_li071.C[0] (dffsre at (10,28))                           0.000     8.899
clock uncertainty                                                        0.000     8.899
cell setup time                                                         -0.063     8.836
data required time                                                                 8.836
----------------------------------------------------------------------------------------
data required time                                                                 8.836
data arrival time                                                                 -6.034
----------------------------------------------------------------------------------------
slack (MET)                                                                        2.802


#Path 4
Startpoint: datapath.lut_ff63.Q[0] (dffsre at (8,26) clocked by clock0)
Endpoint  : datapath.lut_ff63.D[0] (dffsre at (8,26) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
datapath.lut_ff63.C[0] (dffsre at (8,26))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
datapath.lut_ff63.Q[0] (dffsre at (8,26)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.284     3.235
| (intra 'clb' routing)                                                  0.208     3.443
$abc$8195$new_new_n63__.in[1] (.names at (10,27))                        0.000     3.443
| (primitive '.names' combinational delay)                               0.280     3.723
$abc$8195$new_new_n63__.out[0] (.names at (10,27))                       0.000     3.723
| (intra 'clb' routing)                                                  0.149     3.871
| (inter-block routing)                                                  0.284     4.155
| (intra 'clb' routing)                                                  0.208     4.363
cipher_out.in[1] (.names at (10,26))                                     0.000     4.363
| (primitive '.names' combinational delay)                               0.110     4.473
cipher_out.out[0] (.names at (10,26))                                    0.000     4.473
| (intra 'clb' routing)                                                  0.363     4.836
datapath.lut_ff_input.in[2] (.names at (10,26))                          0.000     4.836
| (primitive '.names' combinational delay)                               0.280     5.116
datapath.lut_ff_input.out[0] (.names at (10,26))                         0.000     5.116
| (intra 'clb' routing)                                                  0.149     5.265
| (inter-block routing)                                                  0.284     5.548
| (intra 'clb' routing)                                                  0.378     5.926
datapath.lut_ff63.D[0] (dffsre at (8,26))                                0.000     5.926
data arrival time                                                                  5.926

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                        0.000     6.800
| (intra 'io' routing)                                                   0.099     6.899
| (inter-block routing)                                                  0.000     6.899
| (intra 'clb' routing)                                                  2.000     8.899
datapath.lut_ff63.C[0] (dffsre at (8,26))                                0.000     8.899
clock uncertainty                                                        0.000     8.899
cell setup time                                                         -0.063     8.836
data required time                                                                 8.836
----------------------------------------------------------------------------------------
data required time                                                                 8.836
data arrival time                                                                 -5.926
----------------------------------------------------------------------------------------
slack (MET)                                                                        2.909


#Path 5
Startpoint: $abc$5015$lo2.Q[0] (dffsre at (10,27) clocked by clock0)
Endpoint  : $abc$3599$li0_li0.D[0] (dffsre at (10,25) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
$abc$5015$lo2.C[0] (dffsre at (10,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
$abc$5015$lo2.Q[0] (dffsre at (10,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.284     3.235
| (intra 'clb' routing)                                                  0.208     3.443
$abc$8195$new_new_n86__.in[5] (.names at (10,26))                        0.000     3.443
| (primitive '.names' combinational delay)                               0.320     3.763
$abc$8195$new_new_n86__.out[0] (.names at (10,26))                       0.000     3.763
| (intra 'clb' routing)                                                  0.363     4.125
$abc$8195$new_new_n89__.in[4] (.names at (10,26))                        0.000     4.125
| (primitive '.names' combinational delay)                               0.260     4.385
$abc$8195$new_new_n89__.out[0] (.names at (10,26))                       0.000     4.385
| (intra 'clb' routing)                                                  0.149     4.534
| (inter-block routing)                                                  0.272     4.805
| (intra 'clb' routing)                                                  0.208     5.013
$abc$5118$li0_li0.in[1] (.names at (10,26))                              0.000     5.013
| (primitive '.names' combinational delay)                               0.200     5.213
$abc$5118$li0_li0.out[0] (.names at (10,26))                             0.000     5.213
| (intra 'clb' routing)                                                  0.149     5.362
| (inter-block routing)                                                  0.284     5.645
| (intra 'clb' routing)                                                  0.278     5.923
$abc$3599$li0_li0.D[0] (dffsre at (10,25))                              -0.000     5.923
data arrival time                                                                  5.923

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                        0.000     6.800
| (intra 'io' routing)                                                   0.099     6.899
| (inter-block routing)                                                  0.000     6.899
| (intra 'clb' routing)                                                  2.000     8.899
$abc$3599$li0_li0.C[0] (dffsre at (10,25))                               0.000     8.899
clock uncertainty                                                        0.000     8.899
cell setup time                                                         -0.063     8.836
data required time                                                                 8.836
----------------------------------------------------------------------------------------
data required time                                                                 8.836
data arrival time                                                                 -5.923
----------------------------------------------------------------------------------------
slack (MET)                                                                        2.912


#Path 6
Startpoint: $abc$5015$lo2.Q[0] (dffsre at (10,27) clocked by clock0)
Endpoint  : $abc$5146$li079_li079.D[0] (dffsre at (10,26) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
$abc$5015$lo2.C[0] (dffsre at (10,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
$abc$5015$lo2.Q[0] (dffsre at (10,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.284     3.235
| (intra 'clb' routing)                                                  0.208     3.443
$abc$8195$new_new_n86__.in[5] (.names at (10,26))                        0.000     3.443
| (primitive '.names' combinational delay)                               0.320     3.763
$abc$8195$new_new_n86__.out[0] (.names at (10,26))                       0.000     3.763
| (intra 'clb' routing)                                                  0.363     4.125
$abc$8195$new_new_n89__.in[4] (.names at (10,26))                        0.000     4.125
| (primitive '.names' combinational delay)                               0.260     4.385
$abc$8195$new_new_n89__.out[0] (.names at (10,26))                       0.000     4.385
| (intra 'clb' routing)                                                  0.149     4.534
| (inter-block routing)                                                  0.272     4.805
| (intra 'clb' routing)                                                  0.208     5.013
$abc$5118$li0_li0.in[1] (.names at (10,26))                              0.000     5.013
| (primitive '.names' combinational delay)                               0.200     5.213
$abc$5118$li0_li0.out[0] (.names at (10,26))                             0.000     5.213
| (intra 'clb' routing)                                                  0.363     5.576
$abc$5146$li078_li078.in[3] (.names at (10,26))                          0.000     5.576
| (primitive '.names' combinational delay)                               0.320     5.896
$abc$5146$li078_li078.out[0] (.names at (10,26))                         0.000     5.896
| (intra 'clb' routing)                                                  0.000     5.896
$abc$5146$li079_li079.D[0] (dffsre at (10,26))                           0.000     5.896
data arrival time                                                                  5.896

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                        0.000     6.800
| (intra 'io' routing)                                                   0.099     6.899
| (inter-block routing)                                                  0.000     6.899
| (intra 'clb' routing)                                                  2.000     8.899
$abc$5146$li079_li079.C[0] (dffsre at (10,26))                           0.000     8.899
clock uncertainty                                                        0.000     8.899
cell setup time                                                         -0.063     8.836
data required time                                                                 8.836
----------------------------------------------------------------------------------------
data required time                                                                 8.836
data arrival time                                                                 -5.896
----------------------------------------------------------------------------------------
slack (MET)                                                                        2.940


#Path 7
Startpoint: $abc$5015$lo2.Q[0] (dffsre at (10,27) clocked by clock0)
Endpoint  : $abc$5015$lo4.D[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
$abc$5015$lo2.C[0] (dffsre at (10,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
$abc$5015$lo2.Q[0] (dffsre at (10,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.272     3.223
| (intra 'clb' routing)                                                  0.208     3.431
$abc$8195$new_new_n59__.in[3] (.names at (10,27))                        0.000     3.431
| (primitive '.names' combinational delay)                               0.280     3.711
$abc$8195$new_new_n59__.out[0] (.names at (10,27))                       0.000     3.711
| (intra 'clb' routing)                                                  0.149     3.859
| (inter-block routing)                                                  0.284     4.143
| (intra 'clb' routing)                                                  0.208     4.351
$abc$5015$li4_li4.in[3] (.names at (8,27))                               0.000     4.351
| (primitive '.names' combinational delay)                               0.280     4.631
$abc$5015$li4_li4.out[0] (.names at (8,27))                              0.000     4.631
| (intra 'clb' routing)                                                  0.149     4.780
| (inter-block routing)                                                  0.284     5.064
| (intra 'clb' routing)                                                  0.278     5.342
$abc$5015$lo4.D[0] (dffsre at (10,27))                                   0.000     5.342
data arrival time                                                                  5.342

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                        0.000     6.800
| (intra 'io' routing)                                                   0.099     6.899
| (inter-block routing)                                                  0.000     6.899
| (intra 'clb' routing)                                                  2.000     8.899
$abc$5015$lo4.C[0] (dffsre at (10,27))                                   0.000     8.899
clock uncertainty                                                        0.000     8.899
cell setup time                                                         -0.063     8.836
data required time                                                                 8.836
----------------------------------------------------------------------------------------
data required time                                                                 8.836
data arrival time                                                                 -5.342
----------------------------------------------------------------------------------------
slack (MET)                                                                        3.494


#Path 8
Startpoint: $abc$5015$lo2.Q[0] (dffsre at (10,27) clocked by clock0)
Endpoint  : $abc$5015$lo1.D[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                        0.000     0.000
| (intra 'io' routing)                                                   0.099     0.099
| (inter-block routing)                                                  0.000     0.099
| (intra 'clb' routing)                                                  2.000     2.099
$abc$5015$lo2.C[0] (dffsre at (10,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                           0.709     2.809
$abc$5015$lo2.Q[0] (dffsre at (10,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                  0.142     2.951
| (inter-block routing)                                                  0.272     3.223
| (intra 'clb' routing)                                                  0.208     3.431
$abc$8195$new_new_n61__.in[0] (.names at (10,27))                        0.000     3.431
| (primitive '.names' combinational delay)                               0.160     3.591
$abc$8195$new_new_n61__.out[0] (.names at (10,27))                       0.000     3.591
| (intra 'clb' routing)                                                  0.149     3.739
| (inter-block routing)                                                  0.284     4.023
| (intra 'clb' routing)                                                  0.208     4.231
$abc$5015$li1_li1.in[3] (.names at (8,26))                              -0.000     4.231
| (primitive '.names' combinational delay)                               0.220     4.451
$abc$5015$li1_li1.out[0] (.names at (8,26))                              0.000     4.451
| (intra 'clb' routing)                                                  0.149     4.600
| (inter-block routing)                                                  0.284     4.883
| (intra 'clb' routing)                                                  0.328     5.211
$abc$5015$lo1.D[0] (dffsre at (10,27))                                   0.000     5.211
data arrival time                                                                  5.211

clock clock0 (rise edge)                                                 6.800     6.800
clock source latency                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                        0.000     6.800
| (intra 'io' routing)                                                   0.099     6.899
| (inter-block routing)                                                  0.000     6.899
| (intra 'clb' routing)                                                  2.000     8.899
$abc$5015$lo1.C[0] (dffsre at (10,27))                                   0.000     8.899
clock uncertainty                                                        0.000     8.899
cell setup time                                                         -0.063     8.836
data required time                                                                 8.836
----------------------------------------------------------------------------------------
data required time                                                                 8.836
data arrival time                                                                 -5.211
----------------------------------------------------------------------------------------
slack (MET)                                                                        3.624


#Path 9
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5426$li110_li110.D[0] (dffsre at (8,28) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.284     3.235
| (intra 'clb' routing)                                                 0.208     3.443
$abc$8195$new_new_n91__.in[1] (.names at (8,26))                        0.000     3.443
| (primitive '.names' combinational delay)                              0.320     3.763
$abc$8195$new_new_n91__.out[0] (.names at (8,26))                       0.000     3.763
| (intra 'clb' routing)                                                 0.363     4.125
$abc$5426$li109_li109.in[0] (.names at (8,26))                          0.000     4.125
| (primitive '.names' combinational delay)                              0.220     4.345
$abc$5426$li109_li109.out[0] (.names at (8,26))                         0.000     4.345
| (intra 'clb' routing)                                                 0.149     4.494
| (inter-block routing)                                                 0.284     4.778
| (intra 'clb' routing)                                                 0.378     5.156
$abc$5426$li110_li110.D[0] (dffsre at (8,28))                           0.000     5.156
data arrival time                                                                 5.156

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5426$li110_li110.C[0] (dffsre at (8,28))                           0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -5.156
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.680


#Path 10
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5146$li122_li122.D[0] (dffsre at (8,24) clocked by clock0)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.099     0.099
| (inter-block routing)                                                0.000     0.099
| (intra 'clb' routing)                                                2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                         0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                0.142     2.951
| (inter-block routing)                                                0.284     3.235
| (intra 'clb' routing)                                                0.208     3.443
key_exp.lut_ff_enable.in[5] (.names at (10,26))                        0.000     3.443
| (primitive '.names' combinational delay)                             0.260     3.703
key_exp.lut_ff_enable.out[0] (.names at (10,26))                       0.000     3.703
| (intra 'clb' routing)                                                0.363     4.065
$abc$5146$li123_li123.in[1] (.names at (10,26))                        0.000     4.065
| (primitive '.names' combinational delay)                             0.260     4.325
$abc$5146$li123_li123.out[0] (.names at (10,26))                       0.000     4.325
| (intra 'clb' routing)                                                0.149     4.474
| (inter-block routing)                                                0.284     4.757
| (intra 'clb' routing)                                                0.378     5.135
$abc$5146$li122_li122.D[0] (dffsre at (8,24))                         -0.000     5.135
data arrival time                                                                5.135

clock clock0 (rise edge)                                               6.800     6.800
clock source latency                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                      0.000     6.800
| (intra 'io' routing)                                                 0.099     6.899
| (inter-block routing)                                                0.000     6.899
| (intra 'clb' routing)                                                2.000     8.899
$abc$5146$li122_li122.C[0] (dffsre at (8,24))                          0.000     8.899
clock uncertainty                                                      0.000     8.899
cell setup time                                                       -0.063     8.836
data required time                                                               8.836
--------------------------------------------------------------------------------------
data required time                                                               8.836
data arrival time                                                               -5.135
--------------------------------------------------------------------------------------
slack (MET)                                                                      3.700


#Path 11
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo0.D[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.272     3.223
| (intra 'clb' routing)                                                 0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                        0.000     3.431
| (primitive '.names' combinational delay)                              0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                       0.000     3.591
| (intra 'clb' routing)                                                 0.149     3.739
| (inter-block routing)                                                 0.284     4.023
| (intra 'clb' routing)                                                 0.208     4.231
$abc$5015$li0_li0.in[2] (.names at (10,27))                            -0.000     4.231
| (primitive '.names' combinational delay)                              0.320     4.551
$abc$5015$li0_li0.out[0] (.names at (10,27))                            0.000     4.551
| (intra 'clb' routing)                                                 0.533     5.083
$abc$5015$lo0.D[0] (dffsre at (10,27))                                  0.000     5.083
data arrival time                                                                 5.083

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5015$lo0.C[0] (dffsre at (10,27))                                  0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -5.083
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.752


#Path 12
Startpoint: $abc$5015$lo3.Q[0] (dffsre at (10,27) clocked by clock0)
Endpoint  : $abc$5015$lo5.D[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5015$lo3.C[0] (dffsre at (10,27))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5015$lo3.Q[0] (dffsre at (10,27)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.284     3.235
| (intra 'clb' routing)                                                 0.208     3.443
$abc$8195$new_new_n68__.in[1] (.names at (8,27))                        0.000     3.443
| (primitive '.names' combinational delay)                              0.280     3.723
$abc$8195$new_new_n68__.out[0] (.names at (8,27))                       0.000     3.723
| (intra 'clb' routing)                                                 0.363     4.085
$abc$5015$li5_li5.in[3] (.names at (8,27))                              0.000     4.085
| (primitive '.names' combinational delay)                              0.280     4.365
$abc$5015$li5_li5.out[0] (.names at (8,27))                             0.000     4.365
| (intra 'clb' routing)                                                 0.149     4.514
| (inter-block routing)                                                 0.284     4.798
| (intra 'clb' routing)                                                 0.278     5.076
$abc$5015$lo5.D[0] (dffsre at (10,27))                                  0.000     5.076
data arrival time                                                                 5.076

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5015$lo5.C[0] (dffsre at (10,27))                                  0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -5.076
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.760


#Path 13
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo0.E[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                                                                                                                                                                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                                0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                                                                                                                                                                                       0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                                       0.272     3.223
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                                                                                                                                                                                              0.000     3.431
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                                                                                                                                                                                             0.000     3.591
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     3.739
| (inter-block routing)                                                                                                                                                                                                                       0.284     4.023
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     4.231
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.in[2] (.names at (10,27))                       -0.000     4.231
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.170     4.401
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.out[0] (.names at (10,27))                       0.000     4.401
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     4.550
| (inter-block routing)                                                                                                                                                                                                                       0.272     4.821
| (intra 'clb' routing)                                                                                                                                                                                                                       0.154     4.975
$abc$5015$lo0.E[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     4.975
data arrival time                                                                                                                                                                                                                                       4.975

clock clock0 (rise edge)                                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     8.899
$abc$5015$lo0.C[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     8.899
clock uncertainty                                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                                              -0.081     8.818
data required time                                                                                                                                                                                                                                      8.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                      8.818
data arrival time                                                                                                                                                                                                                                      -4.975
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                             3.842


#Path 14
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo2.E[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                                                                                                                                                                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                                0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                                                                                                                                                                                       0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                                       0.272     3.223
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                                                                                                                                                                                              0.000     3.431
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                                                                                                                                                                                             0.000     3.591
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     3.739
| (inter-block routing)                                                                                                                                                                                                                       0.284     4.023
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     4.231
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.in[2] (.names at (10,27))                       -0.000     4.231
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.170     4.401
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.out[0] (.names at (10,27))                       0.000     4.401
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     4.550
| (inter-block routing)                                                                                                                                                                                                                       0.272     4.821
| (intra 'clb' routing)                                                                                                                                                                                                                       0.154     4.975
$abc$5015$lo2.E[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     4.975
data arrival time                                                                                                                                                                                                                                       4.975

clock clock0 (rise edge)                                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     8.899
$abc$5015$lo2.C[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     8.899
clock uncertainty                                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                                              -0.081     8.818
data required time                                                                                                                                                                                                                                      8.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                      8.818
data arrival time                                                                                                                                                                                                                                      -4.975
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                             3.842


#Path 15
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo1.E[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                                                                                                                                                                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                                0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                                                                                                                                                                                       0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                                       0.272     3.223
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                                                                                                                                                                                              0.000     3.431
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                                                                                                                                                                                             0.000     3.591
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     3.739
| (inter-block routing)                                                                                                                                                                                                                       0.284     4.023
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     4.231
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.in[2] (.names at (10,27))                       -0.000     4.231
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.170     4.401
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.out[0] (.names at (10,27))                       0.000     4.401
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     4.550
| (inter-block routing)                                                                                                                                                                                                                       0.272     4.821
| (intra 'clb' routing)                                                                                                                                                                                                                       0.154     4.975
$abc$5015$lo1.E[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     4.975
data arrival time                                                                                                                                                                                                                                       4.975

clock clock0 (rise edge)                                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     8.899
$abc$5015$lo1.C[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     8.899
clock uncertainty                                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                                              -0.081     8.818
data required time                                                                                                                                                                                                                                      8.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                      8.818
data arrival time                                                                                                                                                                                                                                      -4.975
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                             3.842


#Path 16
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo3.E[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                                                                                                                                                                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                                0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                                                                                                                                                                                       0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                                       0.272     3.223
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                                                                                                                                                                                              0.000     3.431
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                                                                                                                                                                                             0.000     3.591
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     3.739
| (inter-block routing)                                                                                                                                                                                                                       0.284     4.023
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     4.231
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.in[2] (.names at (10,27))                       -0.000     4.231
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.170     4.401
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.out[0] (.names at (10,27))                       0.000     4.401
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     4.550
| (inter-block routing)                                                                                                                                                                                                                       0.272     4.821
| (intra 'clb' routing)                                                                                                                                                                                                                       0.154     4.975
$abc$5015$lo3.E[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     4.975
data arrival time                                                                                                                                                                                                                                       4.975

clock clock0 (rise edge)                                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     8.899
$abc$5015$lo3.C[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     8.899
clock uncertainty                                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                                              -0.081     8.818
data required time                                                                                                                                                                                                                                      8.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                      8.818
data arrival time                                                                                                                                                                                                                                      -4.975
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                             3.842


#Path 17
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo4.E[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                                                                                                                                                                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                                0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                                                                                                                                                                                       0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                                       0.272     3.223
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                                                                                                                                                                                              0.000     3.431
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                                                                                                                                                                                             0.000     3.591
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     3.739
| (inter-block routing)                                                                                                                                                                                                                       0.284     4.023
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     4.231
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.in[2] (.names at (10,27))                       -0.000     4.231
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.170     4.401
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.out[0] (.names at (10,27))                       0.000     4.401
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     4.550
| (inter-block routing)                                                                                                                                                                                                                       0.272     4.821
| (intra 'clb' routing)                                                                                                                                                                                                                       0.154     4.975
$abc$5015$lo4.E[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     4.975
data arrival time                                                                                                                                                                                                                                       4.975

clock clock0 (rise edge)                                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     8.899
$abc$5015$lo4.C[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     8.899
clock uncertainty                                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                                              -0.081     8.818
data required time                                                                                                                                                                                                                                      8.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                      8.818
data arrival time                                                                                                                                                                                                                                      -4.975
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                             3.842


#Path 18
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo6.E[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                                                                                                                                                                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                                0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                                                                                                                                                                                       0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                                       0.272     3.223
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                                                                                                                                                                                              0.000     3.431
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                                                                                                                                                                                             0.000     3.591
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     3.739
| (inter-block routing)                                                                                                                                                                                                                       0.284     4.023
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     4.231
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.in[2] (.names at (10,27))                       -0.000     4.231
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.170     4.401
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.out[0] (.names at (10,27))                       0.000     4.401
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     4.550
| (inter-block routing)                                                                                                                                                                                                                       0.272     4.821
| (intra 'clb' routing)                                                                                                                                                                                                                       0.154     4.975
$abc$5015$lo6.E[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     4.975
data arrival time                                                                                                                                                                                                                                       4.975

clock clock0 (rise edge)                                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     8.899
$abc$5015$lo6.C[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     8.899
clock uncertainty                                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                                              -0.081     8.818
data required time                                                                                                                                                                                                                                      8.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                      8.818
data arrival time                                                                                                                                                                                                                                      -4.975
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                             3.842


#Path 19
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo5.E[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                                                                                                                                                                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                                0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                                                                                                                                                                                       0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                                       0.272     3.223
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                                                                                                                                                                                              0.000     3.431
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                                                                                                                                                                                             0.000     3.591
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     3.739
| (inter-block routing)                                                                                                                                                                                                                       0.284     4.023
| (intra 'clb' routing)                                                                                                                                                                                                                       0.208     4.231
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.in[2] (.names at (10,27))                       -0.000     4.231
| (primitive '.names' combinational delay)                                                                                                                                                                                                    0.170     4.401
$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y.out[0] (.names at (10,27))                       0.000     4.401
| (intra 'clb' routing)                                                                                                                                                                                                                       0.149     4.550
| (inter-block routing)                                                                                                                                                                                                                       0.272     4.821
| (intra 'clb' routing)                                                                                                                                                                                                                       0.154     4.975
$abc$5015$lo5.E[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     4.975
data arrival time                                                                                                                                                                                                                                       4.975

clock clock0 (rise edge)                                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                       2.000     8.899
$abc$5015$lo5.C[0] (dffsre at (10,27))                                                                                                                                                                                                        0.000     8.899
clock uncertainty                                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                                              -0.081     8.818
data required time                                                                                                                                                                                                                                      8.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                      8.818
data arrival time                                                                                                                                                                                                                                      -4.975
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                             3.842


#Path 20
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo6.D[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.272     3.223
| (intra 'clb' routing)                                                 0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                        0.000     3.431
| (primitive '.names' combinational delay)                              0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                       0.000     3.591
| (intra 'clb' routing)                                                 0.149     3.739
| (inter-block routing)                                                 0.284     4.023
| (intra 'clb' routing)                                                 0.208     4.231
$abc$5015$li6_li6.in[2] (.names at (10,27))                            -0.000     4.231
| (primitive '.names' combinational delay)                              0.110     4.341
$abc$5015$li6_li6.out[0] (.names at (10,27))                            0.000     4.341
| (intra 'clb' routing)                                                 0.643     4.983
$abc$5015$lo6.D[0] (dffsre at (10,27))                                  0.000     4.983
data arrival time                                                                 4.983

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5015$lo6.C[0] (dffsre at (10,27))                                  0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -4.983
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.852


#Path 21
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo3.D[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.272     3.223
| (intra 'clb' routing)                                                 0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                        0.000     3.431
| (primitive '.names' combinational delay)                              0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                       0.000     3.591
| (intra 'clb' routing)                                                 0.149     3.739
| (inter-block routing)                                                 0.284     4.023
| (intra 'clb' routing)                                                 0.208     4.231
$abc$5015$li3_li3.in[0] (.names at (10,27))                            -0.000     4.231
| (primitive '.names' combinational delay)                              0.070     4.301
$abc$5015$li3_li3.out[0] (.names at (10,27))                            0.000     4.301
| (intra 'clb' routing)                                                 0.583     4.884
$abc$5015$lo3.D[0] (dffsre at (10,27))                                  0.000     4.884
data arrival time                                                                 4.884

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5015$lo3.C[0] (dffsre at (10,27))                                  0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -4.884
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.952


#Path 22
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5078$lo2.D[0] (dffsre at (8,27) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.284     3.235
| (intra 'clb' routing)                                                 0.208     3.443
$abc$8195$new_new_n75__.in[1] (.names at (8,26))                        0.000     3.443
| (primitive '.names' combinational delay)                              0.280     3.723
$abc$8195$new_new_n75__.out[0] (.names at (8,26))                       0.000     3.723
| (intra 'clb' routing)                                                 0.149     3.871
| (inter-block routing)                                                 0.284     4.155
| (intra 'clb' routing)                                                 0.208     4.363
$abc$5078$li2_li2.in[2] (.names at (8,27))                              0.000     4.363
| (primitive '.names' combinational delay)                              0.280     4.643
$abc$5078$li2_li2.out[0] (.names at (8,27))                             0.000     4.643
| (intra 'clb' routing)                                                 0.000     4.643
$abc$5078$lo2.D[0] (dffsre at (8,27))                                   0.000     4.643
data arrival time                                                                 4.643

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5078$lo2.C[0] (dffsre at (8,27))                                   0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -4.643
---------------------------------------------------------------------------------------
slack (MET)                                                                       4.192


#Path 23
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5078$lo3.D[0] (dffsre at (8,27) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.284     3.235
| (intra 'clb' routing)                                                 0.208     3.443
$abc$8195$new_new_n75__.in[1] (.names at (8,26))                        0.000     3.443
| (primitive '.names' combinational delay)                              0.280     3.723
$abc$8195$new_new_n75__.out[0] (.names at (8,26))                       0.000     3.723
| (intra 'clb' routing)                                                 0.149     3.871
| (inter-block routing)                                                 0.284     4.155
| (intra 'clb' routing)                                                 0.208     4.363
$abc$5078$li3_li3.in[3] (.names at (8,27))                              0.000     4.363
| (primitive '.names' combinational delay)                              0.280     4.643
$abc$5078$li3_li3.out[0] (.names at (8,27))                             0.000     4.643
| (intra 'clb' routing)                                                 0.000     4.643
$abc$5078$lo3.D[0] (dffsre at (8,27))                                   0.000     4.643
data arrival time                                                                 4.643

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5078$lo3.C[0] (dffsre at (8,27))                                   0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -4.643
---------------------------------------------------------------------------------------
slack (MET)                                                                       4.192


#Path 24
Startpoint: $abc$5078$lo1.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5078$lo4.D[0] (dffsre at (8,27) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
$abc$5078$lo1.C[0] (dffsre at (8,27))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
$abc$5078$lo1.Q[0] (dffsre at (8,27)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'clb' routing)                                           0.208     3.443
$abc$5078$li4_li4.in[5] (.names at (8,26))                        0.000     3.443
| (primitive '.names' combinational delay)                        0.320     3.763
$abc$5078$li4_li4.out[0] (.names at (8,26))                       0.000     3.763
| (intra 'clb' routing)                                           0.149     3.911
| (inter-block routing)                                           0.284     4.195
| (intra 'clb' routing)                                           0.378     4.573
$abc$5078$lo4.D[0] (dffsre at (8,27))                             0.000     4.573
data arrival time                                                           4.573

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$5078$lo4.C[0] (dffsre at (8,27))                             0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.063     8.836
data required time                                                          8.836
---------------------------------------------------------------------------------
data required time                                                          8.836
data arrival time                                                          -4.573
---------------------------------------------------------------------------------
slack (MET)                                                                 4.263


#Path 25
Startpoint: $abc$5078$lo5.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5078$lo5.D[0] (dffsre at (8,27) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
$abc$5078$lo5.C[0] (dffsre at (8,27))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
$abc$5078$lo5.Q[0] (dffsre at (8,27)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'clb' routing)                                           0.208     3.443
$abc$5078$li5_li5.in[2] (.names at (8,26))                        0.000     3.443
| (primitive '.names' combinational delay)                        0.220     3.663
$abc$5078$li5_li5.out[0] (.names at (8,26))                       0.000     3.663
| (intra 'clb' routing)                                           0.149     3.811
| (inter-block routing)                                           0.284     4.095
| (intra 'clb' routing)                                           0.328     4.423
$abc$5078$lo5.D[0] (dffsre at (8,27))                             0.000     4.423
data arrival time                                                           4.423

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$5078$lo5.C[0] (dffsre at (8,27))                             0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.063     8.836
data required time                                                          8.836
---------------------------------------------------------------------------------
data required time                                                          8.836
data arrival time                                                          -4.423
---------------------------------------------------------------------------------
slack (MET)                                                                 4.412


#Path 26
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$4358$lo3.E[0] (dffsre at (10,25) clocked by clock0)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.099     0.099
| (inter-block routing)                                                0.000     0.099
| (intra 'clb' routing)                                                2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                         0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                0.142     2.951
| (inter-block routing)                                                0.284     3.235
| (intra 'clb' routing)                                                0.208     3.443
key_exp.lut_ff_enable.in[5] (.names at (10,26))                        0.000     3.443
| (primitive '.names' combinational delay)                             0.260     3.703
key_exp.lut_ff_enable.out[0] (.names at (10,26))                       0.000     3.703
| (intra 'clb' routing)                                                0.149     3.851
| (inter-block routing)                                                0.284     4.135
| (intra 'clb' routing)                                                0.154     4.289
$abc$4358$lo3.E[0] (dffsre at (10,25))                                 0.000     4.289
data arrival time                                                                4.289

clock clock0 (rise edge)                                               6.800     6.800
clock source latency                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                      0.000     6.800
| (intra 'io' routing)                                                 0.099     6.899
| (inter-block routing)                                                0.000     6.899
| (intra 'clb' routing)                                                2.000     8.899
$abc$4358$lo3.C[0] (dffsre at (10,25))                                 0.000     8.899
clock uncertainty                                                      0.000     8.899
cell setup time                                                       -0.081     8.818
data required time                                                               8.818
--------------------------------------------------------------------------------------
data required time                                                               8.818
data arrival time                                                               -4.289
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.529


#Path 27
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5118$li3_li3.E[0] (dffsre at (10,25) clocked by clock0)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.099     0.099
| (inter-block routing)                                                0.000     0.099
| (intra 'clb' routing)                                                2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                         0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                0.142     2.951
| (inter-block routing)                                                0.284     3.235
| (intra 'clb' routing)                                                0.208     3.443
key_exp.lut_ff_enable.in[5] (.names at (10,26))                        0.000     3.443
| (primitive '.names' combinational delay)                             0.260     3.703
key_exp.lut_ff_enable.out[0] (.names at (10,26))                       0.000     3.703
| (intra 'clb' routing)                                                0.149     3.851
| (inter-block routing)                                                0.284     4.135
| (intra 'clb' routing)                                                0.154     4.289
$abc$5118$li3_li3.E[0] (dffsre at (10,25))                             0.000     4.289
data arrival time                                                                4.289

clock clock0 (rise edge)                                               6.800     6.800
clock source latency                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                      0.000     6.800
| (intra 'io' routing)                                                 0.099     6.899
| (inter-block routing)                                                0.000     6.899
| (intra 'clb' routing)                                                2.000     8.899
$abc$5118$li3_li3.C[0] (dffsre at (10,25))                             0.000     8.899
clock uncertainty                                                      0.000     8.899
cell setup time                                                       -0.081     8.818
data required time                                                               8.818
--------------------------------------------------------------------------------------
data required time                                                               8.818
data arrival time                                                               -4.289
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.529


#Path 28
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5118$li2_li2.E[0] (dffsre at (10,25) clocked by clock0)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.099     0.099
| (inter-block routing)                                                0.000     0.099
| (intra 'clb' routing)                                                2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                         0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                0.142     2.951
| (inter-block routing)                                                0.284     3.235
| (intra 'clb' routing)                                                0.208     3.443
key_exp.lut_ff_enable.in[5] (.names at (10,26))                        0.000     3.443
| (primitive '.names' combinational delay)                             0.260     3.703
key_exp.lut_ff_enable.out[0] (.names at (10,26))                       0.000     3.703
| (intra 'clb' routing)                                                0.149     3.851
| (inter-block routing)                                                0.284     4.135
| (intra 'clb' routing)                                                0.154     4.289
$abc$5118$li2_li2.E[0] (dffsre at (10,25))                             0.000     4.289
data arrival time                                                                4.289

clock clock0 (rise edge)                                               6.800     6.800
clock source latency                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                      0.000     6.800
| (intra 'io' routing)                                                 0.099     6.899
| (inter-block routing)                                                0.000     6.899
| (intra 'clb' routing)                                                2.000     8.899
$abc$5118$li2_li2.C[0] (dffsre at (10,25))                             0.000     8.899
clock uncertainty                                                      0.000     8.899
cell setup time                                                       -0.081     8.818
data required time                                                               8.818
--------------------------------------------------------------------------------------
data required time                                                               8.818
data arrival time                                                               -4.289
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.529


#Path 29
Startpoint: $abc$5078$lo4.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$3599$li0_li0.E[0] (dffsre at (10,25) clocked by clock0)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.099     0.099
| (inter-block routing)                                                0.000     0.099
| (intra 'clb' routing)                                                2.000     2.099
$abc$5078$lo4.C[0] (dffsre at (8,27))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                         0.709     2.809
$abc$5078$lo4.Q[0] (dffsre at (8,27)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                0.142     2.951
| (inter-block routing)                                                0.284     3.235
| (intra 'clb' routing)                                                0.208     3.443
key_exp.lut_ff_enable.in[5] (.names at (10,26))                        0.000     3.443
| (primitive '.names' combinational delay)                             0.260     3.703
key_exp.lut_ff_enable.out[0] (.names at (10,26))                       0.000     3.703
| (intra 'clb' routing)                                                0.149     3.851
| (inter-block routing)                                                0.284     4.135
| (intra 'clb' routing)                                                0.154     4.289
$abc$3599$li0_li0.E[0] (dffsre at (10,25))                             0.000     4.289
data arrival time                                                                4.289

clock clock0 (rise edge)                                               6.800     6.800
clock source latency                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                      0.000     6.800
| (intra 'io' routing)                                                 0.099     6.899
| (inter-block routing)                                                0.000     6.899
| (intra 'clb' routing)                                                2.000     8.899
$abc$3599$li0_li0.C[0] (dffsre at (10,25))                             0.000     8.899
clock uncertainty                                                      0.000     8.899
cell setup time                                                       -0.081     8.818
data required time                                                               8.818
--------------------------------------------------------------------------------------
data required time                                                               8.818
data arrival time                                                               -4.289
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.529


#Path 30
Startpoint: $abc$5078$lo2.Q[0] (dffsre at (8,27) clocked by clock0)
Endpoint  : $abc$5015$lo2.D[0] (dffsre at (10,27) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$5078$lo2.C[0] (dffsre at (8,27))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$5078$lo2.Q[0] (dffsre at (8,27)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.272     3.223
| (intra 'clb' routing)                                                 0.208     3.431
$abc$8195$new_new_n57__.in[2] (.names at (8,27))                        0.000     3.431
| (primitive '.names' combinational delay)                              0.160     3.591
$abc$8195$new_new_n57__.out[0] (.names at (8,27))                       0.000     3.591
| (intra 'clb' routing)                                                 0.149     3.739
| (inter-block routing)                                                 0.284     4.023
| (intra 'clb' routing)                                                 0.208     4.231
$abc$5015$li2_li2.in[2] (.names at (10,27))                            -0.000     4.231
| (primitive '.names' combinational delay)                              0.070     4.301
$abc$5015$li2_li2.out[0] (.names at (10,27))                            0.000     4.301
| (intra 'clb' routing)                                                 0.000     4.301
$abc$5015$lo2.D[0] (dffsre at (10,27))                                  0.000     4.301
data arrival time                                                                 4.301

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$5015$lo2.C[0] (dffsre at (10,27))                                  0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -4.301
---------------------------------------------------------------------------------------
slack (MET)                                                                       4.535


#Path 31
Startpoint: $abc$5146$li112_li112.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$li113_li113.D[0] (dffsre at (11,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li112_li112.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li112_li112.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.524     3.475
| (intra 'clb' routing)                                              0.488     3.963
$abc$5146$li113_li113.D[0] (dffsre at (11,29))                       0.000     3.963
data arrival time                                                              3.963

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li113_li113.C[0] (dffsre at (11,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.963
------------------------------------------------------------------------------------
slack (MET)                                                                    4.873


#Path 32
Startpoint: $abc$5426$li015_li015.Q[0] (dffsre at (10,29) clocked by clock0)
Endpoint  : $abc$5426$li009_li009.D[0] (dffsre at (10,22) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li015_li015.C[0] (dffsre at (10,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li015_li015.Q[0] (dffsre at (10,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.524     3.475
| (intra 'clb' routing)                                              0.488     3.963
$abc$5426$li009_li009.D[0] (dffsre at (10,22))                       0.000     3.963
data arrival time                                                              3.963

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li009_li009.C[0] (dffsre at (10,22))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.963
------------------------------------------------------------------------------------
slack (MET)                                                                    4.873


#Path 33
Startpoint: $abc$5426$li079_li079.Q[0] (dffsre at (8,28) clocked by clock0)
Endpoint  : $abc$5426$li080_li080.D[0] (dffsre at (8,29) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
$abc$5426$li079_li079.C[0] (dffsre at (8,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
$abc$5426$li079_li079.Q[0] (dffsre at (8,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.284     3.235
| (intra 'clb' routing)                                             0.488     3.723
$abc$5426$li080_li080.D[0] (dffsre at (8,29))                       0.000     3.723
data arrival time                                                             3.723

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                   0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
$abc$5426$li080_li080.C[0] (dffsre at (8,29))                       0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -3.723
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.113


#Path 34
Startpoint: $abc$5426$li041_li041.Q[0] (dffsre at (10,28) clocked by clock0)
Endpoint  : $abc$5426$li047_li047.D[0] (dffsre at (10,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li041_li041.C[0] (dffsre at (10,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li041_li041.Q[0] (dffsre at (10,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.488     3.723
$abc$5426$li047_li047.D[0] (dffsre at (10,29))                       0.000     3.723
data arrival time                                                              3.723

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li047_li047.C[0] (dffsre at (10,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.723
------------------------------------------------------------------------------------
slack (MET)                                                                    5.113


#Path 35
Startpoint: $abc$5426$li010_li010.Q[0] (dffsre at (10,22) clocked by clock0)
Endpoint  : $abc$5426$li011_li011.D[0] (dffsre at (11,22) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li010_li010.C[0] (dffsre at (10,22))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li010_li010.Q[0] (dffsre at (10,22)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.488     3.723
$abc$5426$li011_li011.D[0] (dffsre at (11,22))                       0.000     3.723
data arrival time                                                              3.723

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li011_li011.C[0] (dffsre at (11,22))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.723
------------------------------------------------------------------------------------
slack (MET)                                                                    5.113


#Path 36
Startpoint: $abc$5426$li055_li055.Q[0] (dffsre at (10,29) clocked by clock0)
Endpoint  : $abc$5426$li056_li056.D[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li055_li055.C[0] (dffsre at (10,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li055_li055.Q[0] (dffsre at (10,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.488     3.723
$abc$5426$li056_li056.D[0] (dffsre at (10,30))                       0.000     3.723
data arrival time                                                              3.723

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li056_li056.C[0] (dffsre at (10,30))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.723
------------------------------------------------------------------------------------
slack (MET)                                                                    5.113


#Path 37
Startpoint: $abc$5426$li076_li076.Q[0] (dffsre at (8,29) clocked by clock0)
Endpoint  : $abc$5426$li125_li125.D[0] (dffsre at (10,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li076_li076.C[0] (dffsre at (8,29))                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li076_li076.Q[0] (dffsre at (8,29)) [clock-to-output]      0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.428     3.663
$abc$5426$li125_li125.D[0] (dffsre at (10,29))                       0.000     3.663
data arrival time                                                              3.663

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li125_li125.C[0] (dffsre at (10,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.663
------------------------------------------------------------------------------------
slack (MET)                                                                    5.173


#Path 38
Startpoint: $abc$5146$li076_li076.Q[0] (dffsre at (11,24) clocked by clock0)
Endpoint  : $abc$5146$li075_li075.D[0] (dffsre at (11,25) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li076_li076.C[0] (dffsre at (11,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li076_li076.Q[0] (dffsre at (11,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.428     3.663
$abc$5146$li075_li075.D[0] (dffsre at (11,25))                       0.000     3.663
data arrival time                                                              3.663

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li075_li075.C[0] (dffsre at (11,25))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.663
------------------------------------------------------------------------------------
slack (MET)                                                                    5.173


#Path 39
Startpoint: $abc$5146$li094_li094.Q[0] (dffsre at (11,26) clocked by clock0)
Endpoint  : $abc$5146$li040_li040.D[0] (dffsre at (10,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li094_li094.C[0] (dffsre at (11,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li094_li094.Q[0] (dffsre at (11,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.428     3.663
$abc$5146$li040_li040.D[0] (dffsre at (10,26))                       0.000     3.663
data arrival time                                                              3.663

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li040_li040.C[0] (dffsre at (10,26))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.663
------------------------------------------------------------------------------------
slack (MET)                                                                    5.173


#Path 40
Startpoint: $abc$5146$li025_li025.Q[0] (dffsre at (10,26) clocked by clock0)
Endpoint  : $abc$5146$li026_li026.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li025_li025.C[0] (dffsre at (10,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li025_li025.Q[0] (dffsre at (10,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.428     3.663
$abc$5146$li026_li026.D[0] (dffsre at (10,24))                       0.000     3.663
data arrival time                                                              3.663

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li026_li026.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.663
------------------------------------------------------------------------------------
slack (MET)                                                                    5.173


#Path 41
Startpoint: $abc$5146$li013_li013.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li014_li014.D[0] (dffsre at (11,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li013_li013.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li013_li013.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.378     3.613
$abc$5146$li014_li014.D[0] (dffsre at (11,26))                       0.000     3.613
data arrival time                                                              3.613

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li014_li014.C[0] (dffsre at (11,26))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.613
------------------------------------------------------------------------------------
slack (MET)                                                                    5.223


#Path 42
Startpoint: $abc$5146$li027_li027.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$li028_li028.D[0] (dffsre at (11,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li027_li027.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li027_li027.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.378     3.613
$abc$5146$li028_li028.D[0] (dffsre at (11,24))                       0.000     3.613
data arrival time                                                              3.613

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li028_li028.C[0] (dffsre at (11,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.613
------------------------------------------------------------------------------------
slack (MET)                                                                    5.223


#Path 43
Startpoint: $abc$5146$li119_li119.Q[0] (dffsre at (11,26) clocked by clock0)
Endpoint  : $abc$5146$lo119.D[0] (dffsre at (10,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li119_li119.C[0] (dffsre at (11,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li119_li119.Q[0] (dffsre at (11,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.378     3.613
$abc$5146$lo119.D[0] (dffsre at (10,26))                             0.000     3.613
data arrival time                                                              3.613

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$lo119.C[0] (dffsre at (10,26))                             0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.613
------------------------------------------------------------------------------------
slack (MET)                                                                    5.223


#Path 44
Startpoint: $abc$5146$li001_li001.Q[0] (dffsre at (11,29) clocked by clock0)
Endpoint  : $abc$5146$li053_li053.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li001_li001.C[0] (dffsre at (11,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li001_li001.Q[0] (dffsre at (11,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.378     3.613
$abc$5146$li053_li053.D[0] (dffsre at (11,28))                       0.000     3.613
data arrival time                                                              3.613

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li053_li053.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.613
------------------------------------------------------------------------------------
slack (MET)                                                                    5.223


#Path 45
Startpoint: $abc$5146$li036_li036.Q[0] (dffsre at (8,24) clocked by clock0)
Endpoint  : $abc$5146$li035_li035.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li036_li036.C[0] (dffsre at (8,24))                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li036_li036.Q[0] (dffsre at (8,24)) [clock-to-output]      0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.328     3.563
$abc$5146$li035_li035.D[0] (dffsre at (10,24))                       0.000     3.563
data arrival time                                                              3.563

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li035_li035.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.563
------------------------------------------------------------------------------------
slack (MET)                                                                    5.273


#Path 46
Startpoint: $abc$5146$li079_li079.Q[0] (dffsre at (10,26) clocked by clock0)
Endpoint  : $abc$5146$li023_li023.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li079_li079.C[0] (dffsre at (10,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li079_li079.Q[0] (dffsre at (10,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.278     3.513
$abc$5146$li023_li023.D[0] (dffsre at (10,24))                       0.000     3.513
data arrival time                                                              3.513

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li023_li023.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.513
------------------------------------------------------------------------------------
slack (MET)                                                                    5.323


#Path 47
Startpoint: $abc$5426$li048_li048.Q[0] (dffsre at (10,29) clocked by clock0)
Endpoint  : $abc$5426$li049_li049.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li048_li048.C[0] (dffsre at (10,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li048_li048.Q[0] (dffsre at (10,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.278     3.513
$abc$5426$li049_li049.D[0] (dffsre at (10,28))                       0.000     3.513
data arrival time                                                              3.513

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li049_li049.C[0] (dffsre at (10,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.513
------------------------------------------------------------------------------------
slack (MET)                                                                    5.323


#Path 48
Startpoint: $abc$5426$li014_li014.Q[0] (dffsre at (10,30) clocked by clock0)
Endpoint  : $abc$5426$li015_li015.D[0] (dffsre at (10,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li014_li014.C[0] (dffsre at (10,30))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li014_li014.Q[0] (dffsre at (10,30)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.278     3.513
$abc$5426$li015_li015.D[0] (dffsre at (10,29))                       0.000     3.513
data arrival time                                                              3.513

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li015_li015.C[0] (dffsre at (10,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.513
------------------------------------------------------------------------------------
slack (MET)                                                                    5.323


#Path 49
Startpoint: $abc$5426$li001_li001.Q[0] (dffsre at (11,22) clocked by clock0)
Endpoint  : $abc$5426$li002_li002.D[0] (dffsre at (10,22) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li001_li001.C[0] (dffsre at (11,22))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li001_li001.Q[0] (dffsre at (11,22)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.278     3.513
$abc$5426$li002_li002.D[0] (dffsre at (10,22))                       0.000     3.513
data arrival time                                                              3.513

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li002_li002.C[0] (dffsre at (10,22))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.513
------------------------------------------------------------------------------------
slack (MET)                                                                    5.323


#Path 50
Startpoint: $abc$5146$li072_li072.Q[0] (dffsre at (11,25) clocked by clock0)
Endpoint  : $abc$5146$li071_li071.D[0] (dffsre at (11,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li072_li072.C[0] (dffsre at (11,25))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li072_li072.Q[0] (dffsre at (11,25)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.278     3.513
$abc$5146$li071_li071.D[0] (dffsre at (11,26))                       0.000     3.513
data arrival time                                                              3.513

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li071_li071.C[0] (dffsre at (11,26))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.513
------------------------------------------------------------------------------------
slack (MET)                                                                    5.323


#Path 51
Startpoint: $abc$5426$li030_li030.Q[0] (dffsre at (10,28) clocked by clock0)
Endpoint  : $abc$5426$li031_li031.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li030_li030.C[0] (dffsre at (10,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li030_li030.Q[0] (dffsre at (10,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li031_li031.D[0] (dffsre at (10,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li031_li031.C[0] (dffsre at (10,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 52
Startpoint: $abc$5146$li116_li116.Q[0] (dffsre at (11,24) clocked by clock0)
Endpoint  : $abc$5146$li109_li109.D[0] (dffsre at (11,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li116_li116.C[0] (dffsre at (11,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li116_li116.Q[0] (dffsre at (11,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li109_li109.D[0] (dffsre at (11,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li109_li109.C[0] (dffsre at (11,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 53
Startpoint: $abc$5146$li038_li038.Q[0] (dffsre at (11,26) clocked by clock0)
Endpoint  : $abc$5146$li039_li039.D[0] (dffsre at (11,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li038_li038.C[0] (dffsre at (11,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li038_li038.Q[0] (dffsre at (11,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li039_li039.D[0] (dffsre at (11,26))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li039_li039.C[0] (dffsre at (11,26))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 54
Startpoint: $abc$5146$li104_li104.Q[0] (dffsre at (8,24) clocked by clock0)
Endpoint  : $abc$5146$li103_li103.D[0] (dffsre at (8,24) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
$abc$5146$li104_li104.C[0] (dffsre at (8,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
$abc$5146$li104_li104.Q[0] (dffsre at (8,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                             0.636     3.445
$abc$5146$li103_li103.D[0] (dffsre at (8,24))                       0.000     3.445
data arrival time                                                             3.445

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                   0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
$abc$5146$li103_li103.C[0] (dffsre at (8,24))                       0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -3.445
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.391


#Path 55
Startpoint: $abc$5146$li022_li022.Q[0] (dffsre at (11,29) clocked by clock0)
Endpoint  : $abc$5146$li017_li017.D[0] (dffsre at (11,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li022_li022.C[0] (dffsre at (11,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li022_li022.Q[0] (dffsre at (11,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li017_li017.D[0] (dffsre at (11,29))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li017_li017.C[0] (dffsre at (11,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 56
Startpoint: $abc$5146$li044_li044.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li045_li045.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li044_li044.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li044_li044.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li045_li045.D[0] (dffsre at (11,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li045_li045.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 57
Startpoint: $abc$5426$li006_li006.Q[0] (dffsre at (11,22) clocked by clock0)
Endpoint  : $abc$5426$li007_li007.D[0] (dffsre at (11,22) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li006_li006.C[0] (dffsre at (11,22))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li006_li006.Q[0] (dffsre at (11,22)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li007_li007.D[0] (dffsre at (11,22))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li007_li007.C[0] (dffsre at (11,22))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 58
Startpoint: $abc$5426$li007_li007.Q[0] (dffsre at (11,22) clocked by clock0)
Endpoint  : $abc$5426$li008_li008.D[0] (dffsre at (11,22) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li007_li007.C[0] (dffsre at (11,22))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li007_li007.Q[0] (dffsre at (11,22)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li008_li008.D[0] (dffsre at (11,22))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li008_li008.C[0] (dffsre at (11,22))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 59
Startpoint: $abc$5146$li055_li055.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$lo055.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li055_li055.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li055_li055.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$lo055.D[0] (dffsre at (10,24))                             0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$lo055.C[0] (dffsre at (10,24))                             0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 60
Startpoint: $abc$5426$li016_li016.Q[0] (dffsre at (11,22) clocked by clock0)
Endpoint  : $abc$5426$li017_li017.D[0] (dffsre at (11,22) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li016_li016.C[0] (dffsre at (11,22))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li016_li016.Q[0] (dffsre at (11,22)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li017_li017.D[0] (dffsre at (11,22))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li017_li017.C[0] (dffsre at (11,22))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 61
Startpoint: $abc$5146$li010_li010.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li011_li011.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li010_li010.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li010_li010.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li011_li011.D[0] (dffsre at (11,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li011_li011.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 62
Startpoint: $abc$5146$li011_li011.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li012_li012.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li011_li011.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li011_li011.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li012_li012.D[0] (dffsre at (11,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li012_li012.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 63
Startpoint: $abc$5426$li017_li017.Q[0] (dffsre at (11,22) clocked by clock0)
Endpoint  : $abc$5426$li018_li018.D[0] (dffsre at (11,22) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li017_li017.C[0] (dffsre at (11,22))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li017_li017.Q[0] (dffsre at (11,22)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li018_li018.D[0] (dffsre at (11,22))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li018_li018.C[0] (dffsre at (11,22))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 64
Startpoint: $abc$5426$li021_li021.Q[0] (dffsre at (10,30) clocked by clock0)
Endpoint  : $abc$5426$li022_li022.D[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li021_li021.C[0] (dffsre at (10,30))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li021_li021.Q[0] (dffsre at (10,30)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li022_li022.D[0] (dffsre at (10,30))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li022_li022.C[0] (dffsre at (10,30))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 65
Startpoint: $abc$5426$li023_li023.Q[0] (dffsre at (10,28) clocked by clock0)
Endpoint  : $abc$5426$li024_li024.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li023_li023.C[0] (dffsre at (10,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li023_li023.Q[0] (dffsre at (10,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li024_li024.D[0] (dffsre at (10,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li024_li024.C[0] (dffsre at (10,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 66
Startpoint: $abc$5146$li109_li109.Q[0] (dffsre at (11,24) clocked by clock0)
Endpoint  : $abc$5146$li108_li108.D[0] (dffsre at (11,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li109_li109.C[0] (dffsre at (11,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li109_li109.Q[0] (dffsre at (11,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li108_li108.D[0] (dffsre at (11,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li108_li108.C[0] (dffsre at (11,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 67
Startpoint: $abc$5426$li029_li029.Q[0] (dffsre at (10,28) clocked by clock0)
Endpoint  : $abc$5426$li023_li023.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li029_li029.C[0] (dffsre at (10,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li029_li029.Q[0] (dffsre at (10,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li023_li023.D[0] (dffsre at (10,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li023_li023.C[0] (dffsre at (10,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 68
Startpoint: $abc$5426$li037_li037.Q[0] (dffsre at (10,30) clocked by clock0)
Endpoint  : $abc$5426$li038_li038.D[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li037_li037.C[0] (dffsre at (10,30))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li037_li037.Q[0] (dffsre at (10,30)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li038_li038.D[0] (dffsre at (10,30))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li038_li038.C[0] (dffsre at (10,30))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 69
Startpoint: $abc$5146$li121_li121.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$li065_li065.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li121_li121.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li121_li121.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li065_li065.D[0] (dffsre at (10,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li065_li065.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 70
Startpoint: $abc$5426$li038_li038.Q[0] (dffsre at (10,30) clocked by clock0)
Endpoint  : $abc$5426$li043_li043.D[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li038_li038.C[0] (dffsre at (10,30))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li038_li038.Q[0] (dffsre at (10,30)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li043_li043.D[0] (dffsre at (10,30))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li043_li043.C[0] (dffsre at (10,30))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 71
Startpoint: $abc$5146$li031_li031.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$li029_li029.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li031_li031.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li031_li031.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li029_li029.D[0] (dffsre at (10,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li029_li029.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 72
Startpoint: $abc$5426$li047_li047.Q[0] (dffsre at (10,29) clocked by clock0)
Endpoint  : $abc$5426$li055_li055.D[0] (dffsre at (10,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li047_li047.C[0] (dffsre at (10,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li047_li047.Q[0] (dffsre at (10,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li055_li055.D[0] (dffsre at (10,29))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li055_li055.C[0] (dffsre at (10,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 73
Startpoint: $abc$5426$li045_li045.Q[0] (dffsre at (10,28) clocked by clock0)
Endpoint  : $abc$5426$li039_li039.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li045_li045.C[0] (dffsre at (10,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li045_li045.Q[0] (dffsre at (10,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li039_li039.D[0] (dffsre at (10,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li039_li039.C[0] (dffsre at (10,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 74
Startpoint: $abc$5426$li039_li039.Q[0] (dffsre at (10,28) clocked by clock0)
Endpoint  : $abc$5426$li040_li040.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li039_li039.C[0] (dffsre at (10,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li039_li039.Q[0] (dffsre at (10,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li040_li040.D[0] (dffsre at (10,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li040_li040.C[0] (dffsre at (10,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 75
Startpoint: $abc$5426$li033_li033.Q[0] (dffsre at (10,28) clocked by clock0)
Endpoint  : $abc$5426$li030_li030.D[0] (dffsre at (10,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li033_li033.C[0] (dffsre at (10,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li033_li033.Q[0] (dffsre at (10,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li030_li030.D[0] (dffsre at (10,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li030_li030.C[0] (dffsre at (10,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 76
Startpoint: $abc$5146$li032_li032.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$li031_li031.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li032_li032.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li032_li032.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li031_li031.D[0] (dffsre at (10,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li031_li031.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 77
Startpoint: $abc$5426$li068_li068.Q[0] (dffsre at (10,29) clocked by clock0)
Endpoint  : $abc$5426$li042_li042.D[0] (dffsre at (10,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li068_li068.C[0] (dffsre at (10,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li068_li068.Q[0] (dffsre at (10,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li042_li042.D[0] (dffsre at (10,29))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li042_li042.C[0] (dffsre at (10,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 78
Startpoint: $abc$5426$li020_li020.Q[0] (dffsre at (10,30) clocked by clock0)
Endpoint  : $abc$5426$li021_li021.D[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li020_li020.C[0] (dffsre at (10,30))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li020_li020.Q[0] (dffsre at (10,30)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li021_li021.D[0] (dffsre at (10,30))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li021_li021.C[0] (dffsre at (10,30))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 79
Startpoint: $abc$5426$li059_li059.Q[0] (dffsre at (10,30) clocked by clock0)
Endpoint  : $abc$5426$li013_li013.D[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5426$li059_li059.C[0] (dffsre at (10,30))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5426$li059_li059.Q[0] (dffsre at (10,30)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5426$li013_li013.D[0] (dffsre at (10,30))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5426$li013_li013.C[0] (dffsre at (10,30))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 80
Startpoint: $abc$5146$li039_li039.Q[0] (dffsre at (11,26) clocked by clock0)
Endpoint  : $abc$5146$li118_li118.D[0] (dffsre at (11,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li039_li039.C[0] (dffsre at (11,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li039_li039.Q[0] (dffsre at (11,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li118_li118.D[0] (dffsre at (11,26))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li118_li118.C[0] (dffsre at (11,26))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 81
Startpoint: $abc$5146$li030_li030.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$li121_li121.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li030_li030.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li030_li030.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li121_li121.D[0] (dffsre at (10,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li121_li121.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 82
Startpoint: $abc$5146$li048_li048.Q[0] (dffsre at (11,29) clocked by clock0)
Endpoint  : $abc$5146$li049_li049.D[0] (dffsre at (11,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li048_li048.C[0] (dffsre at (11,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li048_li048.Q[0] (dffsre at (11,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li049_li049.D[0] (dffsre at (11,29))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li049_li049.C[0] (dffsre at (11,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 83
Startpoint: $abc$5146$li049_li049.Q[0] (dffsre at (11,29) clocked by clock0)
Endpoint  : $abc$5146$li000_li000.D[0] (dffsre at (11,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li049_li049.C[0] (dffsre at (11,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li049_li049.Q[0] (dffsre at (11,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li000_li000.D[0] (dffsre at (11,29))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li000_li000.C[0] (dffsre at (11,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 84
Startpoint: $abc$5146$li020_li020.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li002_li002.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li020_li020.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li020_li020.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li002_li002.D[0] (dffsre at (11,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li002_li002.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 85
Startpoint: $abc$5146$li034_li034.Q[0] (dffsre at (10,24) clocked by clock0)
Endpoint  : $abc$5146$li033_li033.D[0] (dffsre at (10,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li034_li034.C[0] (dffsre at (10,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li034_li034.Q[0] (dffsre at (10,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li033_li033.D[0] (dffsre at (10,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li033_li033.C[0] (dffsre at (10,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 86
Startpoint: $abc$5146$li061_li061.Q[0] (dffsre at (11,26) clocked by clock0)
Endpoint  : $abc$5146$li058_li058.D[0] (dffsre at (11,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li061_li061.C[0] (dffsre at (11,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li061_li061.Q[0] (dffsre at (11,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li058_li058.D[0] (dffsre at (11,26))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li058_li058.C[0] (dffsre at (11,26))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 87
Startpoint: $abc$5146$li002_li002.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li003_li003.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li002_li002.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li002_li002.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li003_li003.D[0] (dffsre at (11,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li003_li003.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 88
Startpoint: $abc$5146$li043_li043.Q[0] (dffsre at (11,29) clocked by clock0)
Endpoint  : $abc$5146$li015_li015.D[0] (dffsre at (11,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li043_li043.C[0] (dffsre at (11,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li043_li043.Q[0] (dffsre at (11,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li015_li015.D[0] (dffsre at (11,29))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li015_li015.C[0] (dffsre at (11,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 89
Startpoint: $abc$5146$li067_li067.Q[0] (dffsre at (8,24) clocked by clock0)
Endpoint  : $abc$5146$li064_li064.D[0] (dffsre at (8,24) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
$abc$5146$li067_li067.C[0] (dffsre at (8,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
$abc$5146$li067_li067.Q[0] (dffsre at (8,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                             0.636     3.445
$abc$5146$li064_li064.D[0] (dffsre at (8,24))                       0.000     3.445
data arrival time                                                             3.445

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                   0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
$abc$5146$li064_li064.C[0] (dffsre at (8,24))                       0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -3.445
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.391


#Path 90
Startpoint: $abc$5146$li060_li060.Q[0] (dffsre at (11,26) clocked by clock0)
Endpoint  : $abc$5146$li061_li061.D[0] (dffsre at (11,26) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li060_li060.C[0] (dffsre at (11,26))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li060_li060.Q[0] (dffsre at (11,26)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li061_li061.D[0] (dffsre at (11,26))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li061_li061.C[0] (dffsre at (11,26))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 91
Startpoint: $abc$5146$li068_li068.Q[0] (dffsre at (8,24) clocked by clock0)
Endpoint  : $abc$5146$li067_li067.D[0] (dffsre at (8,24) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
$abc$5146$li068_li068.C[0] (dffsre at (8,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
$abc$5146$li068_li068.Q[0] (dffsre at (8,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                             0.636     3.445
$abc$5146$li067_li067.D[0] (dffsre at (8,24))                       0.000     3.445
data arrival time                                                             3.445

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                   0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
$abc$5146$li067_li067.C[0] (dffsre at (8,24))                       0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -3.445
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.391


#Path 92
Startpoint: $abc$5118$li3_li3.Q[0] (dffsre at (10,25) clocked by clock0)
Endpoint  : $abc$4358$lo3.D[0] (dffsre at (10,25) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$5118$li3_li3.C[0] (dffsre at (10,25))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$5118$li3_li3.Q[0] (dffsre at (10,25)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                          0.636     3.445
$abc$4358$lo3.D[0] (dffsre at (10,25))                           0.000     3.445
data arrival time                                                          3.445

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$4358$lo3.C[0] (dffsre at (10,25))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.445
--------------------------------------------------------------------------------
slack (MET)                                                                5.391


#Path 93
Startpoint: $abc$5146$li074_li074.Q[0] (dffsre at (11,25) clocked by clock0)
Endpoint  : $abc$5146$li073_li073.D[0] (dffsre at (11,25) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li074_li074.C[0] (dffsre at (11,25))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li074_li074.Q[0] (dffsre at (11,25)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li073_li073.D[0] (dffsre at (11,25))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li073_li073.C[0] (dffsre at (11,25))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 94
Startpoint: $abc$5146$li008_li008.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li009_li009.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li008_li008.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li008_li008.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li009_li009.D[0] (dffsre at (11,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li009_li009.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 95
Startpoint: $abc$5146$li042_li042.Q[0] (dffsre at (11,29) clocked by clock0)
Endpoint  : $abc$5146$li043_li043.D[0] (dffsre at (11,29) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li042_li042.C[0] (dffsre at (11,29))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li042_li042.Q[0] (dffsre at (11,29)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li043_li043.D[0] (dffsre at (11,29))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li043_li043.C[0] (dffsre at (11,29))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 96
Startpoint: $abc$5146$li045_li045.Q[0] (dffsre at (11,28) clocked by clock0)
Endpoint  : $abc$5146$li046_li046.D[0] (dffsre at (11,28) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li045_li045.C[0] (dffsre at (11,28))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li045_li045.Q[0] (dffsre at (11,28)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li046_li046.D[0] (dffsre at (11,28))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li046_li046.C[0] (dffsre at (11,28))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 97
Startpoint: $abc$5146$li080_li080.Q[0] (dffsre at (11,24) clocked by clock0)
Endpoint  : $abc$5146$li077_li077.D[0] (dffsre at (11,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li080_li080.C[0] (dffsre at (11,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li080_li080.Q[0] (dffsre at (11,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li077_li077.D[0] (dffsre at (11,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li077_li077.C[0] (dffsre at (11,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 98
Startpoint: $abc$5146$li083_li083.Q[0] (dffsre at (8,24) clocked by clock0)
Endpoint  : $abc$5146$li070_li070.D[0] (dffsre at (8,24) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
$abc$5146$li083_li083.C[0] (dffsre at (8,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
$abc$5146$li083_li083.Q[0] (dffsre at (8,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                             0.636     3.445
$abc$5146$li070_li070.D[0] (dffsre at (8,24))                       0.000     3.445
data arrival time                                                             3.445

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                   0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
$abc$5146$li070_li070.C[0] (dffsre at (8,24))                       0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -3.445
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.391


#Path 99
Startpoint: $abc$5146$li082_li082.Q[0] (dffsre at (11,24) clocked by clock0)
Endpoint  : $abc$5146$li080_li080.D[0] (dffsre at (11,24) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$5146$li082_li082.C[0] (dffsre at (11,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$5146$li082_li082.Q[0] (dffsre at (11,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.636     3.445
$abc$5146$li080_li080.D[0] (dffsre at (11,24))                       0.000     3.445
data arrival time                                                              3.445

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$5146$li080_li080.C[0] (dffsre at (11,24))                       0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.445
------------------------------------------------------------------------------------
slack (MET)                                                                    5.391


#Path 100
Startpoint: $abc$5146$li087_li087.Q[0] (dffsre at (8,24) clocked by clock0)
Endpoint  : $abc$5146$li085_li085.D[0] (dffsre at (8,24) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
$abc$5146$li087_li087.C[0] (dffsre at (8,24))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
$abc$5146$li087_li087.Q[0] (dffsre at (8,24)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                             0.636     3.445
$abc$5146$li085_li085.D[0] (dffsre at (8,24))                       0.000     3.445
data arrival time                                                             3.445

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                   0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
$abc$5146$li085_li085.C[0] (dffsre at (8,24))                       0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -3.445
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.391


#End of timing report
