INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Chua Zong Wei' on host 'mooncell' (Windows NT_amd64 version 6.2) on Tue Feb 16 00:10:32 +0800 2021
INFO: [HLS 200-10] In directory 'F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung'
Sourcing Tcl script 'F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project CG4002 
INFO: [HLS 200-10] Opening project 'F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002'.
INFO: [HLS 200-1510] Running: set_top mlp 
INFO: [HLS 200-1510] Running: add_files main.cpp 
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp mlp 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 00:10:41 2021...
INFO: [HLS 200-802] Generated output file mlp.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.197 seconds; current allocated memory: 101.632 MB.
