// Seed: 2738524755
module module_0 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri id_7,
    output tri0 id_8,
    output wand id_9
    , id_19,
    input tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input wor id_13,
    output supply1 id_14,
    input tri id_15,
    input supply1 id_16,
    output tri0 id_17
);
  tri id_20, id_21;
  assign id_8 = id_20;
  wire id_22;
  wire id_23 = 1;
  wire id_24;
  assign id_11 = id_1 & 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output wire id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    output wand id_9,
    output supply0 id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output wire id_14
);
  assign id_10 = 1;
  module_0(
      id_0,
      id_11,
      id_11,
      id_13,
      id_1,
      id_11,
      id_7,
      id_4,
      id_4,
      id_9,
      id_1,
      id_10,
      id_7,
      id_12,
      id_4,
      id_1,
      id_1,
      id_3
  );
endmodule
