/*=============================================================*/
/* Created by Microsemi SmartDesign Fri Jun 03 17:00:34 2016   */
/*                                                             */
/* Warning: Do not modify this file, it may lead to unexpected */
/*          functional failures in your design.                */
/*                                                             */
/*=============================================================*/

#ifndef SYS_CONFIG_MSS_CLOCKS
#define SYS_CONFIG_MSS_CLOCKS

#define MSS_SYS_M3_CLK_FREQ             80000000u
#define MSS_SYS_MDDR_CLK_FREQ           160000000u
#define MSS_SYS_APB_0_CLK_FREQ          20000000u
#define MSS_SYS_APB_1_CLK_FREQ          20000000u
#define MSS_SYS_APB_2_CLK_FREQ          20000000u
#define MSS_SYS_FIC_0_CLK_FREQ          20000000u
#define MSS_SYS_FIC_1_CLK_FREQ          80000000u
#define MSS_SYS_FIC64_CLK_FREQ          160000000u

#endif /* SYS_CONFIG_MSS_CLOCKS */
