
module Ram(input logic [7:0] data,
			  input logic [7:0] addr,
			  input logic en, clk,	
			  output logic [7:0] out);
			 
			
		
			  reg [7:0] DATAMEM [0:255]; //Variable memoria de dato (0 a 255) 
			  reg [7:0] ADDR_DATA;  //Direccion de registro
			  
			  always @(posedge Clk)
			  begin
					if(en)
						DATAMEM[addr] <= data;
					else
						ADDR_DATA <= addr;
			  end
			  
			  assign out <= DATAMEM[ADDR_DATA];
			  
endmodule 