// Seed: 4182249434
module module_0;
  assign id_6 = 1 ? 1'b0 : id_8;
endmodule : id_24
module module_1 (
    input supply0 id_0,
    input logic id_1,
    output logic id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5
);
  assign id_2 = id_1;
  final begin
    if (id_5) begin
      $display(!id_3, 1'h0, 1, 1);
    end else id_2 <= 1;
  end
  module_0();
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    input tri id_5,
    output uwire id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    output uwire id_12,
    input wire id_13,
    input tri1 id_14,
    output uwire id_15
);
  wire id_17;
  always @(posedge id_9 && 1 && !id_5) begin
    assume (1);
  end
  wire id_18;
  tri0 id_19;
  module_0();
  wire id_20;
  wire id_21;
  assign id_19 = 1;
  assign id_8  = 1 ^ "" - 1'd0;
endmodule
