
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194799                       # Simulator instruction rate (inst/s)
host_op_rate                                   253553                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36733                       # Simulator tick rate (ticks/s)
host_mem_usage                               67380816                       # Number of bytes of host memory used
host_seconds                                 33930.87                       # Real time elapsed on the host
sim_insts                                  6609713527                       # Number of instructions simulated
sim_ops                                    8603281585                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        42112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        76544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::total               242560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        96640                       # Number of bytes written to this memory
system.physmem.bytes_written::total             96640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1895                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             755                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  755                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33787255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     61412700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               194610479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21155546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77536101                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77536101                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77536101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33787255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     61412700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              272146581                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398274     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257321                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262477                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273530                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14502                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29064                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106741     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676947                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287165                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766147                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692783                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211165     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001023                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          267444                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       222765                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        26046                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       104788                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           95515                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           28395                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2322021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1469085                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             267444                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       123910                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               305211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          73339                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        110381                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           145737                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24786                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2784665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.648928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.024607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2479454     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           18473      0.66%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           23387      0.84%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           37284      1.34%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           15296      0.55%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           19994      0.72%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           23263      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10897      0.39%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          156617      5.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2784665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089478                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491507                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2308143                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       125880                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           303623                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          175                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         46838                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        40445                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1794727                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         46838                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2311066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           7570                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       111365                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           300842                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6979                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1782389                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           968                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4783                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2490547                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      8285225                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      8285225                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      2049966                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          440571                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            25713                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       168591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        86262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          981                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        19524                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1738000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1655305                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2157                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       232076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       491777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2784665                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594436                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.317064                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2084054     74.84%     74.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       318774     11.45%     86.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       130675      4.69%     90.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        74064      2.66%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        98405      3.53%     97.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        31295      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        30191      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        15908      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2784665                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          11535     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1604     10.97%     89.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1486     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1394718     84.26%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        22413      1.35%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       152185      9.19%     94.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        85786      5.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1655305                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553810                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              14625                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008835                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      6112057                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1970526                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1610375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1669930                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1296                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        35457                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         46838                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5785                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          716                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1738431                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       168591                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        86262                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        14813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        29770                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1625543                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       149361                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        29762                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              235110                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          229230                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             85749                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543853                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1610414                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1610375                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           965025                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2594346                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538778                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371972                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1192332                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1468930                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       269512                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        26059                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2737827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.536531                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355546                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2115547     77.27%     77.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       315737     11.53%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       114490      4.18%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        56816      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        52143      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21907      0.80%     97.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        21748      0.79%     98.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10342      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        29097      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2737827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1192332                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1468930                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                217665                       # Number of memory references committed
system.switch_cpus1.commit.loads               133131                       # Number of loads committed
system.switch_cpus1.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            212863                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1322505                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        30291                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        29097                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4447159                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3523738                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 204274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1192332                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1468930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1192332                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.506801                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.506801                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398915                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398915                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         7311361                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2252907                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1657894                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          267631                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       222926                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        26060                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       104846                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           95575                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           28424                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2323779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1470054                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             267631                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123999                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               305415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          73375                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        108302                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           145848                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2784570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.649370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.025203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2479155     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           18481      0.66%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           23399      0.84%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37320      1.34%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           15319      0.55%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19999      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           23283      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10904      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          156710      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2784570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089540                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491831                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2309858                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       123833                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           303836                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         46860                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        40471                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1795981                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         46860                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2312777                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           7686                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       109186                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           301067                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6989                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1783691                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2492401                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8291290                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8291290                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      2051747                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          440654                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25696                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       168717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        86330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        19551                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1739399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1656688                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2157                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       232181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       491868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2784570                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.594953                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.317543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2083402     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       319006     11.46%     86.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       130796      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        74099      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        98502      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        31326      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        30217      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        15923      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2784570                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11544     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1602     10.95%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1486     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1395877     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22449      1.36%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       152305      9.19%     94.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        85854      5.18%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1656688                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.554273                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14632                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      6114735                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1972030                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1611733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1671320                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1303                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        35474                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         46860                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           5884                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1739830                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       168717                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        86330                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14967                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        29786                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1626905                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       149482                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        29783                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              235299                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          229407                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             85817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.544309                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1611772                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1611733                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           965872                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2596526                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.539232                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371986                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1193366                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1470204                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       269647                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        26073                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2737710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2114934     77.25%     77.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       315972     11.54%     88.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       114575      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        56868      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        52180      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21932      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21770      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10354      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29125      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2737710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1193366                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1470204                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                217845                       # Number of memory references committed
system.switch_cpus2.commit.loads               133243                       # Number of loads committed
system.switch_cpus2.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            213032                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1323664                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        30318                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29125                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4448423                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3526568                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 204369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1193366                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1470204                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1193366                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.504629                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.504629                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399261                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399261                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7317561                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2254821                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1659021                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          222593                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       197139                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        19178                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       142542                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          138227                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           13704                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          648                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2306280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1261792                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             222593                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       151931                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               279408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          62798                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         54043                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           140925                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        18643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2683230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.530289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.784465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2403822     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           41386      1.54%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           21756      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           40623      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13510      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           37465      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6034      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10521      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          108113      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2683230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074472                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.422154                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2261639                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        99517                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           278680                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          311                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         43077                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        22067                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          422                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1417896                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1768                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         43077                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2266833                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          64408                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        20106                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           274230                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14570                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1415162                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1239                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        12386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1862439                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6422059                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6422059                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1482792                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          379647                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            29185                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       249065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        42857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          334                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         9497                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1405645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1305554                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1392                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       269867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       572688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2683230                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486561                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.104518                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2111372     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       185846      6.93%     85.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       184060      6.86%     92.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       109568      4.08%     96.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        58595      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15396      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17596      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          428      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          369      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2683230                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2376     57.71%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           967     23.49%     81.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          774     18.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1027198     78.68%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        10558      0.81%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       225502     17.27%     96.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        42201      3.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1305554                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.436795                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               4117                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003153                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5299847                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1675735                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1270389                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1309671                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1118                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        53469                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1776                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         43077                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          43649                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1693                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1405852                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       249065                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        42857                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        20305                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1286918                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       221827                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18636                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              264001                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          195035                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             42174                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.430560                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1270959                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1270389                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           767786                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1697605                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.425030                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.452276                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1002718                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1133044                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       272886                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        18862                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2640153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.429158                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.295607                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2215922     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       168071      6.37%     90.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       106932      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        33323      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        55315      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        11251      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7299      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         6489      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        35551      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2640153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1002718                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1133044                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                236677                       # Number of memory references committed
system.switch_cpus3.commit.loads               195596                       # Number of loads committed
system.switch_cpus3.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            173788                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           991153                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        14596                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        35551                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4010519                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2854969                       # The number of ROB writes
system.switch_cpus3.timesIdled                  52142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 305709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1002718                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1133044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1002718                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.980837                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.980837                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335476                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335476                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5970065                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1662135                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1493587                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223007                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       200860                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13565                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        87091                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77609                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12141                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          606                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2347929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1399796                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223007                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        89750                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43263                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        148471                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           136530                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2801606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.586847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.909852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2525779     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9540      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20119      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8316      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           44965      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40447      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7775      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16676      0.60%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127989      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2801606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074611                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.468325                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2332139                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       164731                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274604                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          968                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         29155                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19677                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1640638                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         29155                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2335424                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         139856                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15764                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272441                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8957                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1638515                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3515                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1933118                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7711127                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7711127                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1672889                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          260222                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          193                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24345                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       382645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       192276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1915                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9461                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1633112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1557021                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1252                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       150179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       366784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2801606                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.555760                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.349399                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2244595     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       168914      6.03%     86.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137118      4.89%     91.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59834      2.14%     93.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74337      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        71084      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        40428      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3335      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2801606                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3883     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         29967     86.28%     97.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          881      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       981176     63.02%     63.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13586      0.87%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       370646     23.80%     87.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       191521     12.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1557021                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520928                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              34731                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022306                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5951631                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1783551                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1541761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1591752                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2819                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18813                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1984                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         29155                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         134634                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2368                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1633312                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       382645                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       192276                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          101                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15588                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1544712                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       369226                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12309                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              560705                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          202168                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            191479                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516809                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1541881                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1541761                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           834135                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1651434                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515822                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505097                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1241373                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1459030                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       174456                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13613                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2772451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526260                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346551                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2241158     80.84%     80.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       195291      7.04%     87.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91308      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        89720      3.24%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24345      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       103007      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7874      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5680      0.20%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        14068      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2772451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1241373                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1459030                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                554121                       # Number of memory references committed
system.switch_cpus4.commit.loads               363829                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            192765                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1297449                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14186                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        14068                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4391856                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3296146                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 187333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1241373                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1459030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1241373                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.407769                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.407769                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.415322                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.415322                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7627010                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1796655                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1943561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          240896                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       197018                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        25135                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        98007                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           92331                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           24431                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1152                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2310147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1349333                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             240896                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       116762                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               280207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          69800                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         63097                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           142870                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2697822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.614385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2417615     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12966      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20276      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           27407      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           28732      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           24439      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           12969      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20519      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          132899      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2697822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.080596                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.451442                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2286136                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        87621                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           279514                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          408                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44137                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        39544                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1653910                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44137                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2292845                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          17323                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        55375                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           273226                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14911                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1652259                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          2094                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6475                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2306767                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7682180                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7682180                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1966687                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          340066                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            46297                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       155480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          930                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        21805                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1648858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1555168                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       201444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       489082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2697822                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576453                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268600                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2038876     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       272138     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       137405      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       102760      3.81%     94.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        80432      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        32895      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        20982      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        10827      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1507      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2697822                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1308299     84.13%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        23152      1.49%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       140989      9.07%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        82535      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1555168                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.520308                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5811243                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1850719                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1529878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1557921                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3211                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27687                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44137                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          13745                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1536                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1649267                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       155480                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82939                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        13688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        28377                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1532226                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       132537                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        22942                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              215051                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          217121                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             82514                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.512632                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1529958                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1529878                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           879202                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2368204                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.511847                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371253                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1146332                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1410496                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       238759                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        25229                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2653685                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.531524                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.375958                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2072930     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       288946     10.89%     89.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       108068      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        51511      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        44764      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        25146      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        21315      0.80%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9835      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31170      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2653685                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1146332                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1410496                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                209121                       # Number of memory references committed
system.switch_cpus5.commit.loads               127790                       # Number of loads committed
system.switch_cpus5.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            203351                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1270856                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        29035                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31170                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4271757                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3342672                       # The number of ROB writes
system.switch_cpus5.timesIdled                  36821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 291117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1146332                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1410496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1146332                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.607394                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.607394                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.383525                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.383525                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6894868                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2133066                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1532612                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204770                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       166979                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21554                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        83511                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           78119                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20334                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          945                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1980429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1209034                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204770                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98453                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               248035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          67712                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        143731                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123463                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2417551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.965235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2169516     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           13152      0.54%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20896      0.86%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31000      1.28%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13202      0.55%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15539      0.64%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           16061      0.66%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           11186      0.46%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          126999      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2417551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.068509                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.404503                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1954358                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       170577                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246064                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1564                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         44985                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33163                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1464549                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         44985                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1959472                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          73885                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        80816                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242664                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        15726                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1461052                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          768                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3420                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          844                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1998345                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6810197                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6810197                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1646270                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          352075                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            45474                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       148197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        81720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4288                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17073                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1456168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1357489                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2250                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       523866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2417551                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.561514                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.245182                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1836458     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       236953      9.80%     85.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       130786      5.41%     91.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85467      3.54%     94.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77361      3.20%     97.91% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        23684      0.98%     98.89% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17050      0.71%     99.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5937      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3855      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2417551                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            353     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1443     43.57%     54.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1516     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1117633     82.33%     82.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        24932      1.84%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       134710      9.92%     94.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        80064      5.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1357489                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.454171                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3312                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5138091                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1680824                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1332704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1360801                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6358                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31383                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5293                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1031                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         44985                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          58625                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2112                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1456544                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       148197                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        81720                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24988                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1337950                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       127653                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19539                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              207588                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          181949                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             79935                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.447634                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1332854                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1332704                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           788560                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2000226                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.445879                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394235                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       986972                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1203445                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       254082                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21927                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2372566                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.507234                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355209                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1884370     79.42%     79.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       232793      9.81%     89.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96645      4.07%     93.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49332      2.08%     95.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        36701      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        20962      0.88%     97.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12839      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10674      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28250      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2372566                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       986972                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1203445                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                193241                       # Number of memory references committed
system.switch_cpus6.commit.loads               116814                       # Number of loads committed
system.switch_cpus6.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            167352                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1087743                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23449                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28250                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3801830                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2960053                       # The number of ROB writes
system.switch_cpus6.timesIdled                  35447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 571388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             986972                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1203445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       986972                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.028393                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.028393                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.330208                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.330208                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6072154                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1820576                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1388614                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          241134                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       197238                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25267                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        98250                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           92576                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24484                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1171                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2315658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1350880                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             241134                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       117060                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               280552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          70139                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         61073                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           143252                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        25126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2701861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2421309     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           13035      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20325      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27374      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           28761      1.06%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           24335      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13075      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20682      0.77%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          132965      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2701861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.080675                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.451960                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2291701                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        85551                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           279853                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          406                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44344                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        39565                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1655812                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44344                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2298414                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          16717                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        53931                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           273569                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14881                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1654147                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          2089                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6457                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2309188                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7691295                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7691295                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1968245                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          340943                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            46271                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       155705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          923                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        21852                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1650732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1556769                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          335                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       202303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       491136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2701861                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576184                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268197                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2042014     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       272735     10.09%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       137482      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       102879      3.81%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        80468      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        32970      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        21002      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        10789      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1522      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2701861                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           995     36.16%     48.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1427     51.85%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1309577     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23175      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       141218      9.07%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82606      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1556769                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520843                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2752                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001768                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5818486                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1853452                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1531265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1559521                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3063                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27801                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1622                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44344                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          13131                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1548                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1651141                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       155705                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83022                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14679                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28527                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1533603                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       132600                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        23166                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              215186                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          217257                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82586                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.513093                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1531345                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1531265                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           879938                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2370470                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.512311                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371208                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1147226                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1411624                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239523                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25361                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2657517                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.531182                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.375510                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2076266     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       289187     10.88%     89.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       108273      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51366      1.93%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44857      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        25228      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        21302      0.80%     98.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9891      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        31147      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2657517                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1147226                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1411624                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                209304                       # Number of memory references committed
system.switch_cpus7.commit.loads               127904                       # Number of loads committed
system.switch_cpus7.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            203498                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1271888                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        29061                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        31147                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4277504                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3346649                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 287078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1147226                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1411624                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1147226                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.605362                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.605362                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.383824                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.383824                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6901129                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2134920                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1534283                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           392                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152432                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925281                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950525                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13309454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89775764                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103085218                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13309454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89775764                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103085218                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13309454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89775764                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103085218                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453412.949495                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466448.950226                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453412.949495                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466448.950226                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453412.949495                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466448.950226                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75553155                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87210239                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75553155                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87210239                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75553155                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87210239                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381581.590909                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394616.466063                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381581.590909                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394616.466063                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381581.590909                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394616.466063                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            99                       # number of replacements
system.l21.tagsinuse                      4095.129259                       # Cycle average of tags in use
system.l21.total_refs                          208175                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l21.avg_refs                         49.636385                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          132.129259                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.826460                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    40.007304                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3904.166236                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004596                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009767                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.953166                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          381                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    383                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l21.Writeback_hits::total                  116                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          384                       # number of demand (read+write) hits
system.l21.demand_hits::total                     386                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          384                       # number of overall hits
system.l21.overall_hits::total                    386                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           72                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           72                       # number of demand (read+write) misses
system.l21.demand_misses::total                    99                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           72                       # number of overall misses
system.l21.overall_misses::total                   99                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     41589299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     40416280                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       82005579                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     41589299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     40416280                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        82005579                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     41589299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     40416280                       # number of overall miss cycles
system.l21.overall_miss_latency::total       82005579                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          453                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                482                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          456                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 485                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          456                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                485                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.158940                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.205394                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.157895                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.204124                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.157895                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.204124                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1540344.407407                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 561337.222222                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 828339.181818                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1540344.407407                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 561337.222222                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 828339.181818                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1540344.407407                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 561337.222222                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 828339.181818                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  63                       # number of writebacks
system.l21.writebacks::total                       63                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           72                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           72                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           72                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     39640979                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     35217712                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     74858691                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     39640979                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     35217712                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     74858691                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     39640979                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     35217712                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     74858691                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.158940                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.205394                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.157895                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.204124                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.157895                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.204124                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1468184.407407                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 489134.888889                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 756148.393939                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1468184.407407                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 489134.888889                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 756148.393939                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1468184.407407                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 489134.888889                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 756148.393939                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            99                       # number of replacements
system.l22.tagsinuse                      4095.128786                       # Cycle average of tags in use
system.l22.total_refs                          208177                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          132.128786                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.832355                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    40.035709                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3904.131936                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004598                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009774                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.953157                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          383                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l22.Writeback_hits::total                  116                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          386                       # number of demand (read+write) hits
system.l22.demand_hits::total                     388                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          386                       # number of overall hits
system.l22.overall_hits::total                    388                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           72                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           72                       # number of demand (read+write) misses
system.l22.demand_misses::total                    99                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           72                       # number of overall misses
system.l22.overall_misses::total                   99                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     44283043                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     40167743                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       84450786                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     44283043                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     40167743                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        84450786                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     44283043                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     40167743                       # number of overall miss cycles
system.l22.overall_miss_latency::total       84450786                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          455                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          458                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          458                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158242                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.157205                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.157205                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 557885.319444                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 853038.242424                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 557885.319444                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 853038.242424                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 557885.319444                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 853038.242424                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  63                       # number of writebacks
system.l22.writebacks::total                       63                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           72                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           72                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           72                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     34998143                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     77342586                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     34998143                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     77342586                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     34998143                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     77342586                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.157205                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.157205                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 781238.242424                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 781238.242424                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 781238.242424                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           220                       # number of replacements
system.l23.tagsinuse                      4095.355587                       # Cycle average of tags in use
system.l23.total_refs                          115460                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           62.325137                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.145536                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   103.957781                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3914.927133                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.015216                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003453                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.025380                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.955793                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          441                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l23.Writeback_hits::total                   89                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          444                       # number of demand (read+write) hits
system.l23.demand_hits::total                     445                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          444                       # number of overall hits
system.l23.overall_hits::total                    445                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           23                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          198                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           23                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          198                       # number of demand (read+write) misses
system.l23.demand_misses::total                   221                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           23                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          198                       # number of overall misses
system.l23.overall_misses::total                  221                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     19111978                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     89434440                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      108546418                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     19111978                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     89434440                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       108546418                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     19111978                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     89434440                       # number of overall miss cycles
system.l23.overall_miss_latency::total      108546418                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           24                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          639                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           24                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          642                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           24                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          642                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.958333                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.309859                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.958333                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.308411                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.958333                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.308411                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 830955.565217                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 451689.090909                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 491160.262443                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 830955.565217                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 451689.090909                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 491160.262443                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 830955.565217                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 451689.090909                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 491160.262443                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  32                       # number of writebacks
system.l23.writebacks::total                       32                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           23                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          198                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           23                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          198                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           23                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          198                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     17458024                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     75206197                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     92664221                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     17458024                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     75206197                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     92664221                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     17458024                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     75206197                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     92664221                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.958333                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.308411                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.958333                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.308411                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 759044.521739                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 379829.277778                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 419295.117647                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 759044.521739                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 379829.277778                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 419295.117647                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 759044.521739                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 379829.277778                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 419295.117647                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           356                       # number of replacements
system.l24.tagsinuse                      4095.642814                       # Cycle average of tags in use
system.l24.total_refs                          260508                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4452                       # Sample count of references to valid blocks.
system.l24.avg_refs                         58.514825                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.642814                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.838714                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   169.300732                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3889.860554                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006308                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.041333                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.949673                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          600                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    601                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l24.Writeback_hits::total                  244                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          603                       # number of demand (read+write) hits
system.l24.demand_hits::total                     604                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          603                       # number of overall hits
system.l24.overall_hits::total                    604                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          329                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  356                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          329                       # number of demand (read+write) misses
system.l24.demand_misses::total                   356                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          329                       # number of overall misses
system.l24.overall_misses::total                  356                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     22810085                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    172898408                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      195708493                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     22810085                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    172898408                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       195708493                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     22810085                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    172898408                       # number of overall miss cycles
system.l24.overall_miss_latency::total      195708493                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          929                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                957                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          932                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 960                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          932                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                960                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354144                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.371996                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353004                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.370833                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353004                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.370833                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 525527.075988                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 549742.957865                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 525527.075988                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 549742.957865                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 525527.075988                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 549742.957865                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  69                       # number of writebacks
system.l24.writebacks::total                       69                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          329                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             356                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          329                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              356                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          329                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             356                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    149268513                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    170138789                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    149268513                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    170138789                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    149268513                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    170138789                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354144                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.371996                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.370833                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.370833                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453703.686930                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 477917.946629                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453703.686930                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 477917.946629                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453703.686930                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 477917.946629                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           137                       # number of replacements
system.l25.tagsinuse                      4095.438630                       # Cycle average of tags in use
system.l25.total_refs                          219600                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l25.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           82.438630                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    15.946287                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    56.734253                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3940.319460                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.020127                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003893                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.013851                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.961992                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          389                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l25.Writeback_hits::total                  129                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          392                       # number of demand (read+write) hits
system.l25.demand_hits::total                     393                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          392                       # number of overall hits
system.l25.overall_hits::total                    393                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          111                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          111                       # number of demand (read+write) misses
system.l25.demand_misses::total                   137                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          111                       # number of overall misses
system.l25.overall_misses::total                  137                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26728627                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     56539503                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       83268130                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26728627                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     56539503                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        83268130                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26728627                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     56539503                       # number of overall miss cycles
system.l25.overall_miss_latency::total       83268130                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          500                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          503                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          503                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.222000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.220676                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.220676                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1028024.115385                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509364.891892                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 607796.569343                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1028024.115385                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509364.891892                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 607796.569343                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1028024.115385                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509364.891892                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 607796.569343                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  85                       # number of writebacks
system.l25.writebacks::total                       85                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          111                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          111                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          111                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24861146                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     48568351                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     73429497                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24861146                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     48568351                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     73429497                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24861146                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     48568351                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     73429497                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.220676                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.220676                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 956197.923077                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437552.711712                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 535981.729927                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 956197.923077                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437552.711712                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 535981.729927                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 956197.923077                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437552.711712                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 535981.729927                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           627                       # number of replacements
system.l26.tagsinuse                      4089.402001                       # Cycle average of tags in use
system.l26.total_refs                          351866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4721                       # Sample count of references to valid blocks.
system.l26.avg_refs                         74.532091                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          300.196800                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.699023                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   263.587905                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3499.918273                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.073290                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006274                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.064353                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.854472                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998389                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          595                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    596                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             597                       # number of Writeback hits
system.l26.Writeback_hits::total                  597                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          597                       # number of demand (read+write) hits
system.l26.demand_hits::total                     598                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          597                       # number of overall hits
system.l26.overall_hits::total                    598                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          523                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  550                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           75                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          598                       # number of demand (read+write) misses
system.l26.demand_misses::total                   625                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          598                       # number of overall misses
system.l26.overall_misses::total                  625                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33775736                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    294759336                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      328535072                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     33576128                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     33576128                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33775736                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    328335464                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       362111200                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33775736                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    328335464                       # number of overall miss cycles
system.l26.overall_miss_latency::total      362111200                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         1118                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               1146                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          597                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              597                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           77                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         1195                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                1223                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         1195                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               1223                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.467800                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.479930                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.974026                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.500418                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.511038                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.500418                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.511038                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1250953.185185                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 563593.376673                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 597336.494545                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 447681.706667                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 447681.706667                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1250953.185185                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 549055.959866                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 579377.920000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1250953.185185                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 549055.959866                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 579377.920000                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 326                       # number of writebacks
system.l26.writebacks::total                      326                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          523                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             550                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           75                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          598                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              625                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          598                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             625                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31837136                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    257191714                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    289028850                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     28186240                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     28186240                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31837136                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    285377954                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    317215090                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31837136                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    285377954                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    317215090                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.467800                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.479930                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.511038                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.511038                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1179153.185185                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 491762.359465                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total       525507                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 375816.533333                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 375816.533333                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1179153.185185                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 477220.658863                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 507544.144000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1179153.185185                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 477220.658863                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 507544.144000                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           137                       # number of replacements
system.l27.tagsinuse                      4095.435746                       # Cycle average of tags in use
system.l27.total_refs                          219601                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l27.avg_refs                         51.915130                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           82.435746                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.962054                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    56.832858                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3940.205088                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003897                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.013875                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.961964                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999862                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          390                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    391                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l27.Writeback_hits::total                  129                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          393                       # number of demand (read+write) hits
system.l27.demand_hits::total                     394                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          393                       # number of overall hits
system.l27.overall_hits::total                    394                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           26                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          111                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           26                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          111                       # number of demand (read+write) misses
system.l27.demand_misses::total                   137                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           26                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          111                       # number of overall misses
system.l27.overall_misses::total                  137                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25895974                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     53220646                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       79116620                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25895974                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     53220646                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        79116620                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25895974                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     53220646                       # number of overall miss cycles
system.l27.overall_miss_latency::total       79116620                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           27                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          501                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                528                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           27                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          504                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 531                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           27                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          504                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                531                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.221557                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.259470                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.220238                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.258004                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.220238                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.258004                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       995999                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 479465.279279                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 577493.576642                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       995999                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 479465.279279                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 577493.576642                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       995999                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 479465.279279                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 577493.576642                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  85                       # number of writebacks
system.l27.writebacks::total                       85                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          111                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          111                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          111                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     24028225                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     45247941                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     69276166                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     24028225                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     45247941                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     69276166                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     24028225                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     45247941                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     69276166                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.221557                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.259470                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.220238                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.258004                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.220238                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.258004                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 924162.500000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 407639.108108                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 505665.445255                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 924162.500000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 407639.108108                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 505665.445255                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 924162.500000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 407639.108108                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 505665.445255                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151656                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16797924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16797924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531234094                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531234094                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532174209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532174209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532174209                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532174209                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242020.088383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242020.088383                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241239.441976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241239.441976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241239.441976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241239.441976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120357604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120357604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120549904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120549904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120549904                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120549904                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188353.057903                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188353.057903                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187772.436137                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187772.436137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187772.436137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187772.436137                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               474.834716                       # Cycle average of tags in use
system.cpu1.icache.total_refs               847786269                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1751624.522727                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    19.834716                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.031786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.760953                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       145694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         145694                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       145694                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          145694                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       145694                       # number of overall hits
system.cpu1.icache.overall_hits::total         145694                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     71580980                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     71580980                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     71580980                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     71580980                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     71580980                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     71580980                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       145737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       145737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       145737                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       145737                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       145737                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       145737                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1664673.953488                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1664673.953488                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1664673.953488                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1664673.953488                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1664673.953488                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1664673.953488                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     41959583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     41959583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     41959583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     41959583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     41959583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     41959583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1446882.172414                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1446882.172414                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1446882.172414                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1446882.172414                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1446882.172414                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1446882.172414                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   456                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               123775114                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   712                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              173841.452247                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   151.811061                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   104.188939                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.593012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.406988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       114480                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         114480                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        84108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         84108                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          210                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       198588                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          198588                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       198588                       # number of overall hits
system.cpu1.dcache.overall_hits::total         198588                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1162                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1162                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            8                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1170                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1170                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1170                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1170                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    164965510                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    164965510                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       751253                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       751253                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    165716763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    165716763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    165716763                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    165716763                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       115642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       115642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        84116                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        84116                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       199758                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       199758                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       199758                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       199758                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010048                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005857                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005857                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005857                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 141966.876076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 141966.876076                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 93906.625000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93906.625000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 141638.258974                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 141638.258974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 141638.258974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 141638.258974                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu1.dcache.writebacks::total              116                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          709                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          709                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          714                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          714                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          453                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          456                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65884123                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65884123                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       208427                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       208427                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     66092550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     66092550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     66092550                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     66092550                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003917                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003917                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002283                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002283                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002283                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002283                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145439.565121                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145439.565121                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69475.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69475.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 144939.802632                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 144939.802632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 144939.802632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 144939.802632                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               474.841579                       # Cycle average of tags in use
system.cpu2.icache.total_refs               847786378                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1751624.747934                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    19.841579                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.031797                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.760964                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       145803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         145803                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       145803                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          145803                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       145803                       # number of overall hits
system.cpu2.icache.overall_hits::total         145803                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     76864895                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     76864895                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     76864895                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     76864895                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     76864895                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     76864895                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       145848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       145848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       145848                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       145848                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       145848                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       145848                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000309                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000309                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000309                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1708108.777778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1708108.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1708108.777778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44653117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44653117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44653117                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1539762.655172                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   458                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               123775261                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              173354.707283                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   151.857005                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   104.142995                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.593191                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.406809                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       114559                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         114559                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        84176                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         84176                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198735                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198735                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198735                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1170                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1178                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1178                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    163925807                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    163925807                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       751077                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       751077                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    164676884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    164676884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    164676884                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    164676884                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       115729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       115729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        84184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        84184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199913                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199913                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199913                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199913                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010110                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010110                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140107.527350                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140107.527350                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93884.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93884.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 139793.619694                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139793.619694                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 139793.619694                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139793.619694                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu2.dcache.writebacks::total              116                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          715                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          720                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          720                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          458                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     65778340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     65778340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     65986745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     65986745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     65986745                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     65986745                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002291                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002291                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002291                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002291                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144567.780220                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 144567.780220                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69468.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69468.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               541.144755                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750173086                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1361475.655172                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    14.410336                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.734420                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.023093                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.844126                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.867219                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       140889                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         140889                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       140889                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          140889                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       140889                       # number of overall hits
system.cpu3.icache.overall_hits::total         140889                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     24033801                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     24033801                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     24033801                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     24033801                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     24033801                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     24033801                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       140925                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       140925                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       140925                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       140925                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       140925                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       140925                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000255                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000255                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 667605.583333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 667605.583333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 667605.583333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 667605.583333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 667605.583333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 667605.583333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           24                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           24                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           24                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     19384003                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     19384003                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     19384003                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     19384003                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     19384003                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     19384003                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 807666.791667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 807666.791667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 807666.791667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 807666.791667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 807666.791667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 807666.791667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   642                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171131540                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              190569.643653                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   155.037992                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   100.962008                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.605617                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.394383                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       201671                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         201671                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        40868                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         40868                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           99                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           98                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       242539                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          242539                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       242539                       # number of overall hits
system.cpu3.dcache.overall_hits::total         242539                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2196                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2196                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           11                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2207                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2207                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2207                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2207                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    527945976                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    527945976                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       943933                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       943933                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    528889909                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    528889909                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    528889909                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    528889909                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       203867                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       203867                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        40879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        40879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       244746                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       244746                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       244746                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       244746                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010772                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010772                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000269                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000269                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009018                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009018                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009018                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009018                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 240412.557377                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 240412.557377                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85812.090909                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85812.090909                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239642.006797                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239642.006797                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239642.006797                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239642.006797                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu3.dcache.writebacks::total               89                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1557                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1557                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            8                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1565                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1565                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1565                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1565                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          639                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          642                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          642                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    120019982                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    120019982                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    120212282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    120212282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    120212282                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    120212282                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003134                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003134                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002623                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002623                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 187824.697966                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 187824.697966                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 187246.545171                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 187246.545171                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 187246.545171                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 187246.545171                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.836600                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868084443                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1520287.991243                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.790877                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.045723                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.042934                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868663                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911597                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       136485                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         136485                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       136485                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          136485                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       136485                       # number of overall hits
system.cpu4.icache.overall_hits::total         136485                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33657848                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33657848                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       136530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       136530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       136530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       136530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   932                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332274391                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1188                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              279692.248316                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.351891                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.648109                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.415437                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.584563                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       348265                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         348265                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       190086                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        190086                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           94                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       538351                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          538351                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       538351                       # number of overall hits
system.cpu4.dcache.overall_hits::total         538351                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3334                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3334                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3344                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3344                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3344                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3344                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    821744320                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    821744320                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    822463285                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    822463285                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    822463285                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    822463285                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 246474.001200                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 246474.001200                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 245951.939294                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 245951.939294                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 245951.939294                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 245951.939294                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu4.dcache.writebacks::total              244                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2412                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2412                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          932                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    216549001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    216549001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    216751491                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    216751491                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    216751491                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    216751491                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 233099.032293                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 233099.032293                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232565.977468                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232565.977468                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232565.977468                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232565.977468                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               491.131822                       # Cycle average of tags in use
system.cpu5.icache.total_refs               844473606                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1682218.338645                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    16.131822                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.025852                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.787070                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       142834                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         142834                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       142834                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          142834                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       142834                       # number of overall hits
system.cpu5.icache.overall_hits::total         142834                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     31397650                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     31397650                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     31397650                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     31397650                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     31397650                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     31397650                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       142870                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       142870                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       142870                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       142870                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       142870                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       142870                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000252                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000252                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 872156.944444                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 872156.944444                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 872156.944444                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 872156.944444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 872156.944444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 872156.944444                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     27009081                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     27009081                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     27009081                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     27009081                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     27009081                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     27009081                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1000336.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1000336.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   503                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               127664104                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              168200.400527                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   155.302017                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   100.697983                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.606649                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.393351                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        97062                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          97062                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        80934                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         80934                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          197                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          196                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       177996                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          177996                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       177996                       # number of overall hits
system.cpu5.dcache.overall_hits::total         177996                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1592                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           14                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1606                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1606                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    343923972                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    343923972                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1163305                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1163305                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    345087277                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    345087277                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    345087277                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    345087277                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        98654                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        98654                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        80948                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        80948                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       179602                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       179602                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       179602                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       179602                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.016137                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.016137                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000173                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008942                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008942                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008942                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008942                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 216032.645729                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 216032.645729                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83093.214286                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83093.214286                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 214873.771482                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 214873.771482                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 214873.771482                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 214873.771482                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu5.dcache.writebacks::total              129                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1092                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1103                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1103                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          500                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          503                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          503                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     82824129                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     82824129                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     83016429                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     83016429                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     83016429                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     83016429                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.005068                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.005068                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002801                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002801                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002801                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002801                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 165648.258000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 165648.258000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 165042.602386                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 165042.602386                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 165042.602386                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 165042.602386                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.668957                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849083870                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1639158.050193                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.668957                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042739                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.827995                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123422                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123422                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123422                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123422                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123422                       # number of overall hits
system.cpu6.icache.overall_hits::total         123422                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43755552                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43755552                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43755552                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43755552                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43755552                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43755552                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123463                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123463                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123463                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123463                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1067208.585366                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1067208.585366                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1067208.585366                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1067208.585366                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1067208.585366                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1067208.585366                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34066668                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34066668                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34066668                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34066668                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34066668                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34066668                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1216666.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1216666.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1216666.714286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1216666.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1216666.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1216666.714286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1195                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141308962                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1451                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              97387.292901                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   199.139741                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    56.860259                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.777890                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.222110                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        93637                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          93637                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        75405                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         75405                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          196                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          153                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       169042                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          169042                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       169042                       # number of overall hits
system.cpu6.dcache.overall_hits::total         169042                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2763                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2763                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          614                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3377                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3377                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3377                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3377                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    896269180                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    896269180                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    285069041                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    285069041                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1181338221                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1181338221                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1181338221                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1181338221                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 324382.620340                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 324382.620340                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 464281.825733                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 464281.825733                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 349818.839503                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 349818.839503                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 349818.839503                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 349818.839503                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          597                       # number of writebacks
system.cpu6.dcache.writebacks::total              597                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2182                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2182                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1195                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1195                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    339085854                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    339085854                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     34326828                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     34326828                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    373412682                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    373412682                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    373412682                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    373412682                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 303296.828265                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 303296.828265                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 445802.961039                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 445802.961039                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 312479.231799                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 312479.231799                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 312479.231799                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 312479.231799                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               491.148542                       # Cycle average of tags in use
system.cpu7.icache.total_refs               844473989                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1682219.101594                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    16.148542                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.025879                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.787097                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       143217                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         143217                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       143217                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          143217                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       143217                       # number of overall hits
system.cpu7.icache.overall_hits::total         143217                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.cpu7.icache.overall_misses::total           35                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     29885627                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     29885627                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     29885627                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     29885627                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     29885627                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     29885627                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       143252                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       143252                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       143252                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       143252                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       143252                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       143252                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000244                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000244                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000244                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000244                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000244                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000244                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 853875.057143                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 853875.057143                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 853875.057143                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 853875.057143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 853875.057143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 853875.057143                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26204274                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26204274                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26204274                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26204274                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26204274                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26204274                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 970528.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 970528.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 970528.666667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 970528.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 970528.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 970528.666667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   504                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               127664365                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   760                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              167979.427632                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   155.494883                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   100.505117                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.607402                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.392598                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        97254                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          97254                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        81003                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         81003                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          197                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          196                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       178257                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          178257                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       178257                       # number of overall hits
system.cpu7.dcache.overall_hits::total         178257                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1590                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1590                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1604                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1604                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1604                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1604                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    326780565                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    326780565                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1158902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1158902                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    327939467                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    327939467                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    327939467                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    327939467                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        98844                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        98844                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        81017                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        81017                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       179861                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       179861                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       179861                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       179861                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016086                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016086                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000173                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008918                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008918                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008918                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008918                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 205522.367925                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 205522.367925                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82778.714286                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82778.714286                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 204451.039277                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 204451.039277                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 204451.039277                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 204451.039277                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu7.dcache.writebacks::total              129                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1089                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1089                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1100                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1100                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1100                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1100                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          501                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          504                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          504                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     79589713                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     79589713                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     79782013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     79782013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     79782013                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     79782013                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005069                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005069                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002802                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002802                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002802                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002802                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 158861.702595                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 158861.702595                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 158297.644841                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 158297.644841                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 158297.644841                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 158297.644841                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
