{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637687074524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637687074529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 22:34:34 2021 " "Processing started: Tue Nov 23 22:34:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637687074529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687074529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687074530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637687074807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637687074807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637687082081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687082081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637687082105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state uart.v(36) " "Verilog HDL or VHDL warning at uart.v(36): object \"state\" assigned a value but never read" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart.v(55) " "Verilog HDL assignment warning at uart.v(55): truncated value with size 32 to match size of target (9)" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpb_count uart.v(63) " "Verilog HDL Always Construct warning at uart.v(63): variable \"cpb_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "frame uart.v(65) " "Verilog HDL Always Construct warning at uart.v(65): variable \"frame\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(65) " "Verilog HDL assignment warning at uart.v(65): truncated value with size 32 to match size of target (3)" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpb_count uart.v(69) " "Verilog HDL Always Construct warning at uart.v(69): variable \"cpb_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(69) " "Verilog HDL assignment warning at uart.v(69): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame uart.v(60) " "Verilog HDL Always Construct warning at uart.v(60): inferring latch(es) for variable \"frame\", which holds its previous value in one or more paths through the always construct" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "frame uart.v(74) " "Verilog HDL Always Construct warning at uart.v(74): variable \"frame\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpb_count uart.v(75) " "Verilog HDL Always Construct warning at uart.v(75): variable \"cpb_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_bit uart.v(76) " "Verilog HDL Always Construct warning at uart.v(76): variable \"start_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(77) " "Verilog HDL Always Construct warning at uart.v(77): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(78) " "Verilog HDL Always Construct warning at uart.v(78): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(79) " "Verilog HDL Always Construct warning at uart.v(79): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(80) " "Verilog HDL Always Construct warning at uart.v(80): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(81) " "Verilog HDL Always Construct warning at uart.v(81): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(82) " "Verilog HDL Always Construct warning at uart.v(82): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(83) " "Verilog HDL Always Construct warning at uart.v(83): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit uart.v(84) " "Verilog HDL Always Construct warning at uart.v(84): variable \"data_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(85) " "Verilog HDL Always Construct warning at uart.v(85): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(86) " "Verilog HDL Always Construct warning at uart.v(86): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart.v(75) " "Verilog HDL Case Statement warning at uart.v(75): incomplete case statement has no default case item" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpb_count uart.v(88) " "Verilog HDL Always Construct warning at uart.v(88): variable \"cpb_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_bit uart.v(89) " "Verilog HDL Always Construct warning at uart.v(89): variable \"start_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(90) " "Verilog HDL Always Construct warning at uart.v(90): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(91) " "Verilog HDL Always Construct warning at uart.v(91): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(92) " "Verilog HDL Always Construct warning at uart.v(92): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082110 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(93) " "Verilog HDL Always Construct warning at uart.v(93): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(94) " "Verilog HDL Always Construct warning at uart.v(94): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(95) " "Verilog HDL Always Construct warning at uart.v(95): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(96) " "Verilog HDL Always Construct warning at uart.v(96): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit1 uart.v(97) " "Verilog HDL Always Construct warning at uart.v(97): variable \"data_bit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(98) " "Verilog HDL Always Construct warning at uart.v(98): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(99) " "Verilog HDL Always Construct warning at uart.v(99): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart.v(88) " "Verilog HDL Case Statement warning at uart.v(88): incomplete case statement has no default case item" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 88 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpb_count uart.v(101) " "Verilog HDL Always Construct warning at uart.v(101): variable \"cpb_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_bit uart.v(102) " "Verilog HDL Always Construct warning at uart.v(102): variable \"start_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(103) " "Verilog HDL Always Construct warning at uart.v(103): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(104) " "Verilog HDL Always Construct warning at uart.v(104): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(105) " "Verilog HDL Always Construct warning at uart.v(105): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(106) " "Verilog HDL Always Construct warning at uart.v(106): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(107) " "Verilog HDL Always Construct warning at uart.v(107): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(108) " "Verilog HDL Always Construct warning at uart.v(108): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(109) " "Verilog HDL Always Construct warning at uart.v(109): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit2 uart.v(110) " "Verilog HDL Always Construct warning at uart.v(110): variable \"data_bit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(111) " "Verilog HDL Always Construct warning at uart.v(111): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(112) " "Verilog HDL Always Construct warning at uart.v(112): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart.v(101) " "Verilog HDL Case Statement warning at uart.v(101): incomplete case statement has no default case item" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpb_count uart.v(114) " "Verilog HDL Always Construct warning at uart.v(114): variable \"cpb_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_bit uart.v(115) " "Verilog HDL Always Construct warning at uart.v(115): variable \"start_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(116) " "Verilog HDL Always Construct warning at uart.v(116): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(117) " "Verilog HDL Always Construct warning at uart.v(117): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(118) " "Verilog HDL Always Construct warning at uart.v(118): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(119) " "Verilog HDL Always Construct warning at uart.v(119): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(120) " "Verilog HDL Always Construct warning at uart.v(120): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(121) " "Verilog HDL Always Construct warning at uart.v(121): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(122) " "Verilog HDL Always Construct warning at uart.v(122): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bit3 uart.v(123) " "Verilog HDL Always Construct warning at uart.v(123): variable \"data_bit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082111 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(124) " "Verilog HDL Always Construct warning at uart.v(124): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_bit uart.v(125) " "Verilog HDL Always Construct warning at uart.v(125): variable \"stop_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart.v(114) " "Verilog HDL Case Statement warning at uart.v(114): incomplete case statement has no default case item" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out uart.v(72) " "Verilog HDL Always Construct warning at uart.v(72): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out uart.v(72) " "Inferred latch for \"tx_out\" at uart.v(72)" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame\[0\] uart.v(69) " "Inferred latch for \"frame\[0\]\" at uart.v(69)" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame\[1\] uart.v(69) " "Inferred latch for \"frame\[1\]\" at uart.v(69)" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame\[2\] uart.v(69) " "Inferred latch for \"frame\[2\]\" at uart.v(69)" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687082112 "|uart"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_out " "Latch tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA frame\[2\] " "Ports D and ENA on the latch are fed by the same signal frame\[2\]" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637687082420 ""}  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637687082420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637687082487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637687082875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637687082875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "No output dependent on input pin \"clk_50M\"" {  } { { "uart.v" "" { Text "E:/uart/SM#2300_Task2B/uart/uart.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637687082896 "|uart|clk_50M"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637687082896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637687082897 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637687082897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637687082897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637687082897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637687082910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 22:34:42 2021 " "Processing ended: Tue Nov 23 22:34:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637687082910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637687082910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637687082910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637687082910 ""}
