Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  2 05:49:00 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-435903938.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   182 |
| Unused register locations in slices containing registers |   365 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             229 |          117 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             519 |          217 |
| Yes          | No                    | No                     |             550 |          155 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1741 |          520 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
| Clock Signal |                            Enable Signal                           |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk200_clk  |                                                                    |                                                   |                1 |              1 |
|  sys_clk     | sdram_tfawcon_ready_reg0                                           | sdram_tfawcon_ready_i_1_n_0                       |                1 |              1 |
|  sys_clk     |                                                                    | sdram_trrdcon_ready_i_1_n_0                       |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                  | sys_rst                                           |                1 |              1 |
|  sys_clk     |                                                                    | sdram_tccdcon_ready_i_1_n_0                       |                1 |              1 |
|  sys_clk     | i_i_1_n_0                                                          | sys_rst                                           |                1 |              1 |
|  clk200_clk  |                                                                    | xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     |                                                                    | xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     | picorv32/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                           |                3 |              4 |
|  sys_clk     | basesoc_uart_phy_rx_bitcount                                       | basesoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | basesoc_uart_phy_sink_ready1249_out                                | basesoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | picorv32/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                           |                2 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                     | sys_rst                                           |                1 |              4 |
|  sys_clk     | picorv32/sel                                                       | picorv32/pcpi_mul/SS[0]                           |                1 |              4 |
|  sys_clk     | picorv32/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                           |                1 |              4 |
|  sys_clk     | bankmachine1_next_state                                            | sys_rst                                           |                1 |              4 |
|  sys_clk     | bankmachine2_next_state                                            | sys_rst                                           |                2 |              4 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                      | picorv32/mem_wstrb[3]_i_1_n_0                     |                1 |              4 |
|  sys_clk     | picorv32/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                           |                2 |              4 |
|  sys_clk     | bankmachine3_next_state                                            | sys_rst                                           |                2 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                     | sys_rst                                           |                1 |              4 |
|  sys_clk     | eventmanager_storage_full[3]_i_1_n_0                               | sys_rst                                           |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                             | sys_rst                                           |                1 |              4 |
|  sys_clk     | leds_storage_full[3]_i_1_n_0                                       | sys_rst                                           |                2 |              4 |
|  sys_clk     | picorv32/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                           |                1 |              4 |
|  sys_clk     | picorv32/E[0]                                                      | sys_rst                                           |                1 |              4 |
|  sys_clk     | bankmachine0_next_state                                            | sys_rst                                           |                3 |              4 |
|  sys_clk     | bankmachine7_next_state                                            | sys_rst                                           |                1 |              4 |
|  sys_clk     | sdram_time1[3]_i_1_n_0                                             | sys_rst                                           |                2 |              4 |
|  sys_clk     | bankmachine5_next_state                                            | sys_rst                                           |                2 |              4 |
|  sys_clk     | bankmachine4_next_state                                            | sys_rst                                           |                3 |              4 |
|  sys_clk     | a7ddrphy_half_sys8x_taps_storage_full[3]_i_1_n_0                   | sys_rst                                           |                1 |              4 |
|  sys_clk     | picorv32/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                           |                2 |              4 |
|  sys_clk     | basesoc_csrbank5_bitbang0_re                                       | sys_rst                                           |                1 |              4 |
|  sys_clk     | bankmachine6_next_state                                            | sys_rst                                           |                3 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_do_read                                       | sys_rst                                           |                1 |              4 |
|  sys_clk     | picorv32/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                           |                2 |              4 |
|  sys_clk     |                                                                    | picorv32/pcpi_div/instr_rem_i_1_n_0               |                1 |              4 |
|  sys_clk     |                                                                    | basesoc_interface2_bank_bus_dat_r[3]_i_1_n_0      |                3 |              4 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                           | clk200_rst                                        |                1 |              4 |
|  sys_clk     |                                                                    | basesoc_interface5_bank_bus_dat_r[3]_i_1_n_0      |                2 |              4 |
|  sys_clk     |                                                                    | picorv32/pcpi_mul/instr_mulhu_i_1_n_0             |                1 |              4 |
|  sys_clk     |                                                                    | basesoc_interface0_bank_bus_dat_r[3]_i_1_n_0      |                2 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_do_read                                       | sys_rst                                           |                1 |              4 |
|  sys_clk     | picorv32/instr_lui0                                                | picorv32/decoded_rs1[0]_i_1_n_0                   |                1 |              5 |
|  sys_clk     | basesoc_uart_rx_fifo_level[4]_i_1_n_0                              | sys_rst                                           |                2 |              5 |
|  sys_clk     | sdram_counter[4]_i_1_n_0                                           | sys_rst                                           |                1 |              5 |
|  sys_clk     | basesoc_uart_tx_fifo_level[4]_i_1_n_0                              | sys_rst                                           |                2 |              5 |
|  sys_clk     | sdram_time0[4]_i_1_n_0                                             | sys_rst                                           |                2 |              5 |
|  sys_clk     | basesoc_csrbank4_dfii_pi2_command0_re                              | sys_rst                                           |                3 |              6 |
|  sys_clk     | sdram_phaseinjector0_command_storage_full[5]_i_1_n_0               | sys_rst                                           |                2 |              6 |
|  sys_clk     | basesoc_csrbank4_dfii_control0_re                                  | sys_rst                                           |                2 |              6 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[13]_i_1_n_0              | sys_rst                                           |                1 |              6 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[13]_i_1_n_0              | sys_rst                                           |                2 |              6 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[13]_i_1_n_0              | sys_rst                                           |                1 |              6 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[13]_i_1_n_0              | sys_rst                                           |                2 |              6 |
|  sys_clk     | sdram_phaseinjector1_command_storage_full[5]_i_1_n_0               | sys_rst                                           |                1 |              6 |
|  sys_clk     | basesoc_csrbank4_dfii_pi3_command0_re                              | sys_rst                                           |                2 |              6 |
|  sys_clk     | picorv32/latched_rd[5]_i_1_n_0                                     |                                                   |                4 |              6 |
|  sys_clk     | picorv32/pcpi_div/E[0]                                             |                                                   |                2 |              7 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                 | sys_rst                                           |                2 |              7 |
|  sys_clk     | basesoc_timer0_reload_storage_full[7]_i_1_n_0                      | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[31]_i_1_n_0                              | sys_rst                                           |                3 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[7]_i_1_n_0                               | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                           |                3 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[23]_i_1_n_0                     | sys_rst                                           |                3 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[31]_i_1_n_0                       | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[23]_i_1_n_0                              | sys_rst                                           |                4 |              8 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[7]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | i                                                                  | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                           |                2 |              8 |
|  sys_clk     |                                                                    | basesoc_interface4_bank_bus_dat_r[7]_i_1_n_0      |                8 |              8 |
|  sys_clk     | p_3_out[15]                                                        | sys_rst                                           |                1 |              8 |
|  sys_clk     | p_3_out[7]                                                         | sys_rst                                           |                1 |              8 |
|  sys_clk     | p_3_out[31]                                                        | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_uart_phy_source_payload_data[7]_i_1_n_0                    | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[15]_i_1_n_0                              | sys_rst                                           |                5 |              8 |
|  sys_clk     | p_3_out[23]                                                        | sys_rst                                           |                1 |              8 |
|  sys_clk     |                                                                    | basesoc_interface7_bank_bus_dat_r[7]_i_1_n_0      |                4 |              8 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                       | picorv32/decoded_imm[19]_i_1_n_0                  |                5 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[15]_i_1_n_0                     | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_uart_phy_tx_reg[7]_i_1_n_0                                 | sys_rst                                           |                1 |              8 |
|  sys_clk     |                                                                    | basesoc_interface3_bank_bus_dat_r[7]_i_1_n_0      |                7 |              8 |
|  sys_clk     |                                                                    | basesoc_interface8_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  sys_clk     |                                                                    | basesoc_interface1_bank_bus_dat_r[7]_i_1_n_0      |                4 |              8 |
|  sys_clk     |                                                                    | basesoc_interface6_bank_bus_dat_r[7]_i_1_n_0      |                7 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[15]_i_1_n_0                       | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[31]_i_1_n_0                     | sys_rst                                           |                3 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[7]_i_1_n_0                        | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[23]_i_1_n_0                       | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_uart_phy_rx_reg                                            | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                           |                2 |              8 |
|  sys_clk     | picorv32/counter_reg[0][0]                                         | sys_rst                                           |                4 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[7]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[7]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[7]_i_1_n_0               | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_count[9]_i_2_n_0                                             | sdram_count[9]_i_1_n_0                            |                3 |             10 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                       | picorv32/decoded_imm[31]_i_1_n_0                  |                3 |             12 |
|  sys_clk     | temperature_status                                                 | sys_rst                                           |                5 |             12 |
|  sys_clk     | vccaux_status                                                      | sys_rst                                           |                2 |             12 |
|  sys_clk     | vccbram_status                                                     | sys_rst                                           |                3 |             12 |
|  sys_clk     | vccint_status                                                      | sys_rst                                           |                3 |             12 |
|  sys_clk     | sdram_bankmachine7_openrow                                         |                                                   |                3 |             14 |
|  sys_clk     | sdram_bankmachine2_openrow                                         |                                                   |                2 |             14 |
|  sys_clk     | sdram_bankmachine4_openrow                                         |                                                   |                3 |             14 |
|  sys_clk     | sdram_bankmachine6_openrow                                         |                                                   |                4 |             14 |
|  sys_clk     | sdram_bankmachine0_openrow                                         |                                                   |                4 |             14 |
|  sys_clk     | sdram_bankmachine1_openrow                                         |                                                   |                3 |             14 |
|  sys_clk     | sdram_bankmachine5_openrow                                         |                                                   |                2 |             14 |
|  sys_clk     | sdram_bankmachine3_openrow                                         |                                                   |                4 |             14 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                     |                                                   |                2 |             16 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                     |                                                   |                2 |             16 |
|  sys_clk     | picorv32/mem_rdata_q_reg[7]_0                                      | picorv32/basesoc_count_reg_16_sn_1                |                5 |             17 |
|  sys_clk     | picorv32/mem_rdata_q[24]_i_1_n_0                                   |                                                   |                5 |             18 |
|  sys_clk     | eventsourceprocess2_trigger                                        | waittimer2_count[0]_i_1_n_0                       |                5 |             20 |
|  sys_clk     | eventsourceprocess1_trigger                                        | waittimer1_count[0]_i_1_n_0                       |                5 |             20 |
|  sys_clk     | eventsourceprocess3_trigger                                        | waittimer3_count[0]_i_1_n_0                       |                5 |             20 |
|  sys_clk     | eventsourceprocess0_trigger                                        | waittimer0_count[0]_i_1_n_0                       |                5 |             20 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                       | picorv32/pcpi_mul/mem_state2                      |                6 |             22 |
|  sys_clk     | sr[31]_i_1_n_0                                                     | sys_rst                                           |               12 |             22 |
|  sys_clk     | sdram_bankmachine4_cmd_buffer_pipe_ce                              | sys_rst                                           |                7 |             23 |
|  sys_clk     | sdram_bankmachine3_cmd_buffer_pipe_ce                              | sys_rst                                           |                8 |             23 |
|  sys_clk     | sdram_bankmachine6_cmd_buffer_pipe_ce                              | sys_rst                                           |                6 |             23 |
|  sys_clk     | sdram_bankmachine5_cmd_buffer_pipe_ce                              | sys_rst                                           |                5 |             23 |
|  sys_clk     | sdram_bankmachine7_cmd_buffer_pipe_ce                              | sys_rst                                           |                6 |             23 |
|  sys_clk     | sdram_bankmachine2_cmd_buffer_pipe_ce                              | sys_rst                                           |                5 |             23 |
|  sys_clk     | sdram_bankmachine1_cmd_buffer_pipe_ce                              | sys_rst                                           |                8 |             23 |
|  sys_clk     | sdram_bankmachine0_cmd_buffer_pipe_ce                              | sys_rst                                           |                7 |             23 |
|  sys_clk     | sdram_bandwidth_nwrites[0]_i_1_n_0                                 | sdram_bandwidth_nwrites                           |                6 |             24 |
|  sys_clk     | sdram_bandwidth_nreads                                             | sdram_bandwidth_nwrites                           |                6 |             24 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                      |                                                   |               18 |             31 |
|  sys_clk     |                                                                    | basesoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             31 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                    | picorv32/pcpi_mul/rs1[62]_i_1_n_0                 |                4 |             31 |
|  sys_clk     | picorv32/pcpi_div/divisor                                          | picorv32/pcpi_div/divisor[30]_i_1_n_0             |               12 |             31 |
|  sys_clk     | picorv32/reg_op1[31]_i_1_n_0                                       |                                                   |               10 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient_msk[31]_i_2_n_0                         | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0        |                8 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient                                         | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0        |               11 |             32 |
|  sys_clk     | picorv32/reg_op2[31]_i_1_n_0                                       |                                                   |               13 |             32 |
|  sys_clk     | picorv32/irq_mask                                                  | picorv32/pcpi_mul/mem_state2                      |               10 |             32 |
|  sys_clk     | basesoc_ctrl_bus_errors                                            | sys_rst                                           |                8 |             32 |
|  sys_clk     | picorv32/timer                                                     | picorv32/pcpi_mul/mem_state2                      |               14 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we         |                                                   |                4 |             32 |
|  sys_clk     | picorv32/pcpi_div/divisor                                          |                                                   |               10 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0      |                                                   |                4 |             32 |
|  sys_clk     | picorv32/pcpi_div/dividend                                         |                                                   |                9 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0      |                                                   |                4 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0      |                                                   |                4 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0      |                                                   |                4 |             32 |
|  sys_clk     | basesoc_timer0_value_status[31]_i_1_n_0                            | sys_rst                                           |                7 |             32 |
|  sys_clk     | picorv32/pcpi_mul/pcpi_wr0                                         |                                                   |               10 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0      |                                                   |                4 |             32 |
|  sys_clk     | picorv32/mem_wdata[31]_i_1_n_0                                     |                                                   |                7 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]      |                                                   |                4 |             32 |
|  sys_clk     | picorv32/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0      |                                                   |                4 |             32 |
|  sys_clk     |                                                                    | basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             32 |
|  sys_clk     | picorv32/instr_lui0                                                |                                                   |                8 |             35 |
|  sys_clk     | sdram_bandwidth_period                                             | sys_rst                                           |               11 |             48 |
|  sys_clk     | sdram_bandwidth_update_re                                          | sys_rst                                           |                9 |             48 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                       |                                                   |               17 |             52 |
|  sys_clk     | dna_status                                                         | sys_rst                                           |               10 |             57 |
|  sys_clk     | picorv32/cpu_state_reg_n_0_[6]                                     | picorv32/pcpi_mul/mem_state2                      |               31 |             64 |
|  sys_clk     | picorv32/irq_delay                                                 | picorv32/pcpi_mul/mem_state2                      |               17 |             65 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                    | picorv32/pcpi_mul/mul_counter[6]                  |               30 |             85 |
|  sys_clk     |                                                                    | picorv32/pcpi_mul/mem_state2                      |               32 |             85 |
|  sys_clk     | picorv32/p_0_in__0                                                 |                                                   |               22 |             88 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                    |                                                   |               17 |             97 |
|  sys_clk     | sdram_inti_p0_rddata_valid                                         | sys_rst                                           |               40 |            128 |
|  sys_clk     |                                                                    |                                                   |              118 |            230 |
|  sys_clk     |                                                                    | sys_rst                                           |              125 |            301 |
+--------------+--------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     2 |
| 4      |                    36 |
| 5      |                     5 |
| 6      |                    10 |
| 7      |                     2 |
| 8      |                    48 |
| 10     |                     1 |
| 12     |                     5 |
| 14     |                     8 |
| 16+    |                    59 |
+--------+-----------------------+


