0x0001: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0012: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0018: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x00
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0039: mov_imm:
	regs[5] = 0xf96d235, opcode= 0x01
0x003f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0054: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0063: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0066: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0069: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x006c: mov_imm:
	regs[5] = 0x7c805a7b, opcode= 0x01
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x007b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0090: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0093: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x00
0x009c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x009f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00a2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00ae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00b7: mov_imm:
	regs[5] = 0x3428015d, opcode= 0x01
0x00bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x00c0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00c9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00cc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00d5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x00e4: mov_imm:
	regs[5] = 0xe8b78558, opcode= 0x01
0x00ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x00ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x00f0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00fc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0102: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0105: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0114: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x011a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0123: mov_imm:
	regs[5] = 0x31f18e8d, opcode= 0x01
0x0129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x012c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0135: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0138: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x00
0x014a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x014d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0153: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0156: mov_imm:
	regs[5] = 0x76601c36, opcode= 0x01
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0162: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0165: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0168: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0174: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0180: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0183: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x00
0x018c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x018f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0192: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0198: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x019b: mov_imm:
	regs[5] = 0x1e14222b, opcode= 0x01
0x01a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x01a7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x01aa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x01b9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01c2: mov_imm:
	regs[5] = 0x31de9e1e, opcode= 0x01
0x01c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01d1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x01d4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x01da: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01e6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01e9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01f8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0204: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0207: mov_imm:
	regs[5] = 0x9f9d5e9d, opcode= 0x01
0x020d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0210: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0213: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0216: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x021f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0222: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0225: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0234: mov_imm:
	regs[5] = 0xa1b58e07, opcode= 0x01
0x023a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0243: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x00
0x024c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0252: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x00
0x025e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0261: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x026a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x026d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0276: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x027f: mov_imm:
	regs[5] = 0x74207422, opcode= 0x01
0x0285: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0288: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0291: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0294: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0297: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x029a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x029d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x02a9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x02ac: mov_imm:
	regs[5] = 0x91e75a5c, opcode= 0x01
0x02b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02b5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x02b8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x02be: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x02c4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x02c7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x02ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02ce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02d6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x02dc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x02df: mov_imm:
	regs[5] = 0x2513ceef, opcode= 0x01
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02ee: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02f7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0300: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x00
0x030c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0310: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0315: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x031b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0324: mov_imm:
	regs[5] = 0xaa9aa00c, opcode= 0x01
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0333: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0336: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x033c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0348: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x034b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x034e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0357: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x035a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x035d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0360: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0363: mov_imm:
	regs[5] = 0xefe606e, opcode= 0x01
0x0369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0372: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0375: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0378: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x037b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x037e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0381: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x00
0x038a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x038d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0390: mov_imm:
	regs[5] = 0x6e4a0d9e, opcode= 0x01
0x0396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0399: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x039c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x03a2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03ae: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03b1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03ba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x03cf: mov_imm:
	regs[5] = 0xf43baeb0, opcode= 0x01
0x03d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x03d8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x03db: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03ee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03f9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0402: mov_imm:
	regs[5] = 0x70dcc90b, opcode= 0x01
0x0408: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x040b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x040e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x00
0x041a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0420: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0423: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x00
0x042c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0438: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x043b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x043e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0442: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0447: mov_imm:
	regs[5] = 0x43fcea85, opcode= 0x01
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0456: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0459: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x045c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x045f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0465: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0471: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0474: mov_imm:
	regs[5] = 0x4b7b94d0, opcode= 0x01
0x047a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x047d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0480: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0486: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x048c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x048f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0498: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x049c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x04a4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x04a7: mov_imm:
	regs[5] = 0x76927280, opcode= 0x01
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x04b6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x04ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04bf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04c8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04d1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x04d7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04e0: mov_imm:
	regs[5] = 0x3d76225d, opcode= 0x01
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04f5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x04f8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x04fe: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x00
0x050a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x050d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x051c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x051f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0528: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x052b: mov_imm:
	regs[5] = 0x56d8472a, opcode= 0x01
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x053a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x053d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0540: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x00
0x054c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0555: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x00
0x055e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0567: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x056a: mov_imm:
	regs[5] = 0x966228e3, opcode= 0x01
0x0570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0573: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0576: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0582: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0588: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x058b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x058e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0592: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x059a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x059d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05a0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x05a3: mov_imm:
	regs[5] = 0x7ceaf07a, opcode= 0x01
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x05b2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x05b5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05c7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05cd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x05d0: mov_imm:
	regs[5] = 0xdd8d725d, opcode= 0x01
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05e5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05ee: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x05f4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x05fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0603: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x060a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x060f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0613: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0618: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x061b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x061e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0621: mov_imm:
	regs[5] = 0xdc985585, opcode= 0x01
0x0627: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x062a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x062d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0630: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0633: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0636: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x063f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x064b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x064e: mov_imm:
	regs[5] = 0x109196a0, opcode= 0x01
0x0654: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0658: jmp_imm:
	pc += 0x1, opcode= 0x00
0x065d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0666: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x066c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0678: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x067b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x067e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0682: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0687: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x068a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0693: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0696: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x069f: mov_imm:
	regs[5] = 0x451bf777, opcode= 0x01
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x06c9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x06cc: mov_imm:
	regs[5] = 0x1d215a0b, opcode= 0x01
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06db: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06e4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x06ea: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x06f0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06f9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0708: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x070b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x070e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0711: mov_imm:
	regs[5] = 0x55f589dd, opcode= 0x01
0x0717: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x071a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x071d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0720: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0729: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x072c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x072f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0732: mov_imm:
	regs[5] = 0xfded15cb, opcode= 0x01
0x0738: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x073b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x073e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x00
0x074a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0756: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x075c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x075f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0762: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0765: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0768: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x076b: mov_imm:
	regs[5] = 0x1a7c08c6, opcode= 0x01
0x0771: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x00
0x077a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x077d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x078f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0798: mov_imm:
	regs[5] = 0xac5c9b41, opcode= 0x01
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07b0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x07b6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07b9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x07d1: mov_imm:
	regs[5] = 0xcadd7221, opcode= 0x01
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x07e0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x07e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07fb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x07fe: mov_imm:
	regs[5] = 0x76d8aee9, opcode= 0x01
0x0804: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0807: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x080a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0810: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0816: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0825: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0828: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0831: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x00
0x083a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0843: mov_imm:
	regs[5] = 0xbdd78dba, opcode= 0x01
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0852: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0855: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x00
0x085e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0862: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0867: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x086a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x086d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0870: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x087c: mov_imm:
	regs[5] = 0x88862304, opcode= 0x01
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0888: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0891: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0894: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08a0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x08a6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08af: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08be: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x08c4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x08c7: mov_imm:
	regs[5] = 0xc047f76b, opcode= 0x01
0x08cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x08d3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08d6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x08e5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x08e8: mov_imm:
	regs[5] = 0x15778888, opcode= 0x01
0x08ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08f1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x08f4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x08fa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0906: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0909: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0918: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x091c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0921: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x00
0x092a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x092d: mov_imm:
	regs[5] = 0x22e67baf, opcode= 0x01
0x0933: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0939: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x093c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x093f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0942: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0946: jmp_imm:
	pc += 0x1, opcode= 0x00
0x094b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x094e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0951: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0954: mov_imm:
	regs[5] = 0x99098e7f, opcode= 0x01
0x095a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x095d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0960: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0966: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x096c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x096f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0972: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0975: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x097b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0984: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0987: mov_imm:
	regs[5] = 0x796224fa, opcode= 0x01
0x098d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0990: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0999: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x099c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x099f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09a5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x09ab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x09ae: mov_imm:
	regs[5] = 0xc5b7c58d, opcode= 0x01
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x09cc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09e4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x09e7: mov_imm:
	regs[5] = 0xd63584c, opcode= 0x01
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a08: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a17: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a23: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a26: mov_imm:
	regs[5] = 0xdb792b47, opcode= 0x01
0x0a2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a2f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a32: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0a3e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a41: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a59: mov_imm:
	regs[5] = 0xba805b3f, opcode= 0x01
0x0a5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a62: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0a65: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a68: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a77: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a83: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a86: mov_imm:
	regs[5] = 0x4fcb5064, opcode= 0x01
0x0a8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a8f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a92: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a98: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0a9e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0aa1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0aa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0aa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0aaa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0aad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ab0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0ab3: mov_imm:
	regs[5] = 0x716837c8, opcode= 0x01
0x0ab9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ac2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ac5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ac8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0acb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ace: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ad1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ad4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ad7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0ada: mov_imm:
	regs[5] = 0xff75d25c, opcode= 0x01
0x0ae0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ae9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0aec: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0af2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0afe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b07: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b16: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b1c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b1f: mov_imm:
	regs[5] = 0xc3b4eb7b, opcode= 0x01
0x0b25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b28: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b2b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b2e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b3d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b43: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b4c: mov_imm:
	regs[5] = 0xbbdc80c7, opcode= 0x01
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b61: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b64: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0b6a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b76: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b79: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b82: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b8e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b91: mov_imm:
	regs[5] = 0xd7bc3028, opcode= 0x01
0x0b97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ba0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ba3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bc7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bd3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0bd6: mov_imm:
	regs[5] = 0x8722a679, opcode= 0x01
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0be2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bfa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0c00: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c03: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c12: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c18: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c1b: mov_imm:
	regs[5] = 0xe73ea143, opcode= 0x01
0x0c21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c24: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c28: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c2d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c30: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c3f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c45: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c49: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c4e: mov_imm:
	regs[5] = 0xfcdef6fe, opcode= 0x01
0x0c54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c57: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c60: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0c66: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0c6c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c6f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c78: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c8a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c8d: mov_imm:
	regs[5] = 0x81d23496, opcode= 0x01
0x0c93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c96: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c99: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ca2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ca5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ca8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0cb2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cb7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0cba: mov_imm:
	regs[5] = 0x64909efb, opcode= 0x01
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0cca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ccf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0cd2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0cd8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0cde: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ce1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ce4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ce7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0cf6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0cf9: mov_imm:
	regs[5] = 0x3ad39e1c, opcode= 0x01
0x0cff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d02: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d0b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d0e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d23: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d29: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d2c: mov_imm:
	regs[5] = 0x6e8b3a2, opcode= 0x01
0x0d32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d35: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d38: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d3e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d44: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d47: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d56: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d5c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d5f: mov_imm:
	regs[5] = 0xf54922bc, opcode= 0x01
0x0d65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d68: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d6b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d6e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d77: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d7d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d80: mov_imm:
	regs[5] = 0x1724e3df, opcode= 0x01
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d8f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d92: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d98: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d9e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0da1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0da4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0da7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0daa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0db3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dbc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0dbf: mov_imm:
	regs[5] = 0x1a25656, opcode= 0x01
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0dce: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0dd1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0dd4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0dd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0dda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0de3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0de6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0def: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0df2: mov_imm:
	regs[5] = 0x20679b1d, opcode= 0x01
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e01: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e04: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e10: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0e16: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e1f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e2e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e3d: mov_imm:
	regs[5] = 0x831e17b1, opcode= 0x01
0x0e43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e46: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e49: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e64: mov_imm:
	regs[5] = 0xf769b2e6, opcode= 0x01
0x0e6b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e74: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e79: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e7c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0e82: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0e88: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e8b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e94: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e9a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ea3: mov_imm:
	regs[5] = 0xd276ed1f, opcode= 0x01
0x0ea9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0eac: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0eaf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0eb3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0eb8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ebb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ebe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ec7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0eca: mov_imm:
	regs[5] = 0xc4cd91c7, opcode= 0x01
0x0ed0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ed3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ed6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0edc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ee2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ee6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0eeb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0eee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ef1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ef4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ef7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0efa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0efd: mov_imm:
	regs[5] = 0xea291fa1, opcode= 0x01
0x0f03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f06: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f09: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f12: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f21: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f2b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f30: mov_imm:
	regs[5] = 0xb77f8f05, opcode= 0x01
0x0f36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f3f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f48: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f4e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f54: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f57: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f60: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f66: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f69: mov_imm:
	regs[5] = 0xeafda21a, opcode= 0x01
0x0f6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f72: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f75: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f7e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f8d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f9f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fa8: mov_imm:
	regs[5] = 0x509b6366, opcode= 0x01
0x0fae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fb7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0fba: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0fc0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fcc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fcf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fd8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0fde: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0fe1: mov_imm:
	regs[5] = 0x9b3cd485, opcode= 0x01
0x0fe8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ff6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ff9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ffc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1002: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x00
0x100b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x100e: mov_imm:
	regs[5] = 0xdd7e03f0, opcode= 0x01
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x00
0x101a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x101d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1020: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1026: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x102c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1035: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x00
0x103e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1041: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1044: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1047: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1050: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1053: mov_imm:
	regs[5] = 0x9c1a807a, opcode= 0x01
0x1059: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x105c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x105f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1062: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1065: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1068: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x106b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x106e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1072: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1077: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1080: mov_imm:
	regs[5] = 0xefb04fb0, opcode= 0x01
0x1086: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1089: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1092: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x00
0x109e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x10a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x10ce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x10d1: mov_imm:
	regs[5] = 0xe63d2d8b, opcode= 0x01
0x10d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10e0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1101: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1104: mov_imm:
	regs[5] = 0x6c8d499f, opcode= 0x01
0x110a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x110d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1116: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1122: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1128: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x112b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1134: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x00
0x113d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1140: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1143: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1146: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1149: mov_imm:
	regs[5] = 0x385faaa6, opcode= 0x01
0x114f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1152: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1155: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1158: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x115b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1164: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x00
0x116d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1170: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1173: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1176: mov_imm:
	regs[5] = 0xf0c0128c, opcode= 0x01
0x117c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1185: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1188: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x118e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1194: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1197: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x119a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x119d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11a0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x11a6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x11a9: mov_imm:
	regs[5] = 0x15dedc4b, opcode= 0x01
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x11b8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x11bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x11d4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11d9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x11dc: mov_imm:
	regs[5] = 0x33851040, opcode= 0x01
0x11e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x11eb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11f4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1200: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1206: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x120f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1218: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x121b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x121e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1222: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1227: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x122a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x122e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1233: mov_imm:
	regs[5] = 0x5e9898a3, opcode= 0x01
0x1239: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x123c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x123f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1242: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1245: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x124b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x124e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1252: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1257: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x125a: mov_imm:
	regs[5] = 0xa642fec4, opcode= 0x01
0x1260: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1263: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1266: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x126c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1278: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x127b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x127e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1281: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1284: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x00
0x128d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1290: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1293: mov_imm:
	regs[5] = 0x76d6e856, opcode= 0x01
0x1299: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12a2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x12a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x12c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x12c6: mov_imm:
	regs[5] = 0x85766bb3, opcode= 0x01
0x12cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x12cf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12d8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x12de: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x12e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1302: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1306: jmp_imm:
	pc += 0x1, opcode= 0x00
0x130b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x130e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1311: mov_imm:
	regs[5] = 0xe8e77b27, opcode= 0x01
0x1318: jmp_imm:
	pc += 0x1, opcode= 0x00
0x131d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1326: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x132f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1332: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1335: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1338: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x133b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x133e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1341: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1344: mov_imm:
	regs[5] = 0x413c9bdc, opcode= 0x01
0x134a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x134d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1350: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x00
0x135c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1368: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x136b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x136e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1371: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x00
0x137a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x137d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1380: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1383: mov_imm:
	regs[5] = 0xb4261a9a, opcode= 0x01
0x1389: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x138c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x138f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1392: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1396: jmp_imm:
	pc += 0x1, opcode= 0x00
0x139b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x139f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13a8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13ad: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13bc: mov_imm:
	regs[5] = 0xe215822, opcode= 0x01
0x13c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13cb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x13ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x13d4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x13da: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x13f5: mov_imm:
	regs[5] = 0xa4cf476f, opcode= 0x01
0x13fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x13fe: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x140a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x140d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1411: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1419: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x141c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x141f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1428: mov_imm:
	regs[5] = 0xc00286b4, opcode= 0x01
0x142e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1431: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1434: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x143a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1440: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1449: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x144c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x144f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1458: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x145b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x145e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1461: mov_imm:
	regs[5] = 0x141418e4, opcode= 0x01
0x1467: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x146a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x146d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1470: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1473: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1476: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x147f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1482: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x00
0x148b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x148e: mov_imm:
	regs[5] = 0xb2772e7, opcode= 0x01
0x1494: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1497: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x149a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14a6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x14ac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14af: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14be: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14c4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x14c7: mov_imm:
	regs[5] = 0x271a95d2, opcode= 0x01
0x14cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x14d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x14d3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14d6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14e5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x14ee: mov_imm:
	regs[5] = 0xfe2b3332, opcode= 0x01
0x14f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x14f7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x14fa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1500: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x00
0x150c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x150f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1512: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1515: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1518: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x151b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x151e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1521: mov_imm:
	regs[5] = 0xbeb96594, opcode= 0x01
0x1527: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1530: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1533: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1536: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1539: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x153c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x153f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1542: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1545: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1548: mov_imm:
	regs[5] = 0x6186bb3c, opcode= 0x01
0x154e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1551: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1554: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x155a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1566: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x156f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1578: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x00
0x158a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1593: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1596: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1599: mov_imm:
	regs[5] = 0xa462e3fc, opcode= 0x01
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x15a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x15ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15b4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x15c9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x15cc: mov_imm:
	regs[5] = 0x22fa8d7f, opcode= 0x01
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x15ff: mov_imm:
	regs[5] = 0x1e062059, opcode= 0x01
0x1606: jmp_imm:
	pc += 0x1, opcode= 0x00
0x160b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1614: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1617: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1620: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1624: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1629: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1632: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1635: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x00
0x163e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1647: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1650: mov_imm:
	regs[5] = 0xd085ad3e, opcode= 0x01
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x00
0x165c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x165f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1668: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x166e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x00
0x167a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x167d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1680: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1689: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1692: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1696: jmp_imm:
	pc += 0x1, opcode= 0x00
0x169b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x169e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16a7: mov_imm:
	regs[5] = 0x2cc9ff29, opcode= 0x01
0x16ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16b6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x16b9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16bc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16c5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x16d1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x16d4: mov_imm:
	regs[5] = 0x9ff1d69d, opcode= 0x01
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16e9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x16ec: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x16f2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x16f8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16fb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x16fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1701: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1704: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1707: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x170a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x170d: mov_imm:
	regs[5] = 0xa5fb2a01, opcode= 0x01
0x1713: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x00
0x171c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1725: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1728: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x172b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x172e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1737: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x173a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x173d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1740: mov_imm:
	regs[5] = 0x3ca54e64, opcode= 0x01
0x1746: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1749: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x174c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1752: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1758: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x175b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x175e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1767: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1770: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1773: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x00
0x177c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1780: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1785: mov_imm:
	regs[5] = 0x8fb524f8, opcode= 0x01
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1791: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x00
0x179a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x179d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x17bc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17c1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x17c4: mov_imm:
	regs[5] = 0xcb6d67e6, opcode= 0x01
0x17ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x17cd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1800: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1809: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x180c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x180f: mov_imm:
	regs[5] = 0xec6f4a36, opcode= 0x01
0x1815: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1818: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x181b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x181e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1821: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1827: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x182a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x182d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1830: mov_imm:
	regs[5] = 0x3a8e5e4b, opcode= 0x01
0x1836: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1839: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1842: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x00
0x184e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1854: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x00
0x185d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1860: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1863: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1866: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x186f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1878: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1881: mov_imm:
	regs[5] = 0x4e672467, opcode= 0x01
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1893: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x189f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18a5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x18ab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x18af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18b4: mov_imm:
	regs[5] = 0x128cd49b, opcode= 0x01
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x18c3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1902: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1905: mov_imm:
	regs[5] = 0xe4616763, opcode= 0x01
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1911: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x00
0x191a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1923: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1926: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1929: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x192c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1935: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1938: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x193b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x193e: mov_imm:
	regs[5] = 0xf30da6dd, opcode= 0x01
0x1944: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1947: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x194a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1956: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x195c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1965: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1968: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x196b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x196e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1977: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1980: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1989: mov_imm:
	regs[5] = 0x8c76e48f, opcode= 0x01
0x198f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1992: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1995: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1998: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x199c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x19ad: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19b6: mov_imm:
	regs[5] = 0x7f3fb7c8, opcode= 0x01
0x19bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x19c2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x19c8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x19ce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x19ec: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x19f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19f5: mov_imm:
	regs[5] = 0xaadf8e5f, opcode= 0x01
0x19fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a04: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a10: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a19: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a25: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a2e: mov_imm:
	regs[5] = 0xaf9fc96c, opcode= 0x01
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a3d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a40: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1a46: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1a4c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a4f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a6a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a6d: mov_imm:
	regs[5] = 0xb3b6eada, opcode= 0x01
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a7c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a7f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a82: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a91: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a9d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1aa0: mov_imm:
	regs[5] = 0xf7d9d591, opcode= 0x01
0x1aa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1aaf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ab2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1ab8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1abe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ac1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ac4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ac7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1aca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1acd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ad0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ad3: mov_imm:
	regs[5] = 0x11cfda1e, opcode= 0x01
0x1ad9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1adc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1adf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ae8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1af1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1af4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1af7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1afa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1afd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b00: mov_imm:
	regs[5] = 0x2424bee, opcode= 0x01
0x1b06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b21: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b2a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b39: mov_imm:
	regs[5] = 0x249ea39b, opcode= 0x01
0x1b3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b42: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b45: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b48: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b51: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b63: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b6c: mov_imm:
	regs[5] = 0x50a43677, opcode= 0x01
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b7b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b7e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b84: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b8a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b8d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ba2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ba6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1bb7: mov_imm:
	regs[5] = 0xa667cf96, opcode= 0x01
0x1bbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1bc0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bd5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1bdb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1be4: mov_imm:
	regs[5] = 0xca307570, opcode= 0x01
0x1bea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1bed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bf6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c02: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c0e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c17: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c26: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c2c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c35: mov_imm:
	regs[5] = 0x3326c3f3, opcode= 0x01
0x1c3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c3e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c41: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c4a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c53: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c5f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c62: mov_imm:
	regs[5] = 0xbf5b44c0, opcode= 0x01
0x1c68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c71: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c7a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1c80: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c86: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c89: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c92: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c98: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c9b: mov_imm:
	regs[5] = 0xe855df4e, opcode= 0x01
0x1ca1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ca4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ca7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1caa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1cad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1cb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cb3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1cb9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1cbc: mov_imm:
	regs[5] = 0x8e779a13, opcode= 0x01
0x1cc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1cc5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1cc8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1cd4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cdd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1cea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cf2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1cfb: mov_imm:
	regs[5] = 0x212abe45, opcode= 0x01
0x1d01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d04: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d13: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d19: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d1c: mov_imm:
	regs[5] = 0x729945e2, opcode= 0x01
0x1d22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d25: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d28: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1d2e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1d34: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d37: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d52: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d55: mov_imm:
	regs[5] = 0xc9287053, opcode= 0x01
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d64: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d6d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d70: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d79: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d7f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d88: mov_imm:
	regs[5] = 0x3d8b0e30, opcode= 0x01
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d97: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d9a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1dbe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dd3: mov_imm:
	regs[5] = 0xe7b8da55, opcode= 0x01
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ddf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1de2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1df1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1dfd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e00: mov_imm:
	regs[5] = 0x67b88e9f, opcode= 0x01
0x1e06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e0f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e12: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e1e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e24: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e27: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e30: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e3c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e3f: mov_imm:
	regs[5] = 0x59c83b7d, opcode= 0x01
0x1e45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e48: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e4b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e4e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e5d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e63: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e6c: mov_imm:
	regs[5] = 0x528fc3a7, opcode= 0x01
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e7b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e84: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e8a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e90: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e93: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e9c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ea5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ea8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1eab: mov_imm:
	regs[5] = 0x3d2222f2, opcode= 0x01
0x1eb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ebd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ec0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ec3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ecc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ecf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ed2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ed5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ed8: mov_imm:
	regs[5] = 0x6ade3f89, opcode= 0x01
0x1ede: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ee2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ee7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1eea: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1ef0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1ef6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f06: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f0e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f20: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f29: mov_imm:
	regs[5] = 0x4a3ab50, opcode= 0x01
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f38: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f47: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f4d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f50: mov_imm:
	regs[5] = 0x9c695fa6, opcode= 0x01
0x1f56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f5f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f62: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f68: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f6e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f71: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f7a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f80: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f89: mov_imm:
	regs[5] = 0xad45bbdf, opcode= 0x01
0x1f8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f92: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f95: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f9e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1fa1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1faa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fb3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1fb9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1fbc: mov_imm:
	regs[5] = 0x47bd265d, opcode= 0x01
0x1fc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fcb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1fce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1fd4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1fda: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1fdd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1fe0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fe4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fe9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ff8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ffb: mov_imm:
	regs[5] = 0x9a3dcad0, opcode= 0x01
0x2001: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2004: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2007: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2013: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2019: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2022: mov_imm:
	regs[5] = 0xc9a285d2, opcode= 0x01
0x2028: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x202b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2034: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2040: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2046: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2049: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x204c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x204f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2058: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2061: mov_imm:
	regs[5] = 0x15bb9b92, opcode= 0x01
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x00
0x206d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2079: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x207c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x207f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2082: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2085: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2088: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x208b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2094: mov_imm:
	regs[5] = 0x9257d542, opcode= 0x01
0x209a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x209d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20a6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x20c4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x20c7: mov_imm:
	regs[5] = 0x1be56a98, opcode= 0x01
0x20cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x20d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x20d3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20d6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20e5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x20eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x20ee: mov_imm:
	regs[5] = 0x6f27cf80, opcode= 0x01
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2100: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2106: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x210c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x210f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2118: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x211b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x211e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2121: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2124: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2128: jmp_imm:
	pc += 0x1, opcode= 0x00
0x212d: mov_imm:
	regs[5] = 0x153c7b25, opcode= 0x01
0x2133: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2136: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2139: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x213c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x213f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2142: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x00
0x214b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x214e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2157: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2160: mov_imm:
	regs[5] = 0x467db84d, opcode= 0x01
0x2166: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2169: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x216c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2172: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2178: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2181: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2184: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2187: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x218a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x218d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2190: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2193: mov_imm:
	regs[5] = 0xcce6fc2, opcode= 0x01
0x2199: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x219c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x219f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x21a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x21a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21ab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21b7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x21ba: mov_imm:
	regs[5] = 0xae57cc4, opcode= 0x01
0x21c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x21c3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21cc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x21d2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21ea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21f6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x21f9: mov_imm:
	regs[5] = 0x826f04b, opcode= 0x01
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2205: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2208: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x220b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x220e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2211: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2214: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x00
0x221d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2220: mov_imm:
	regs[5] = 0xdcff0626, opcode= 0x01
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x00
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2235: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2238: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x223e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2244: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2247: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x224a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x224e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2253: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2256: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2259: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2262: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2265: mov_imm:
	regs[5] = 0x43ae956e, opcode= 0x01
0x226b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x226e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2271: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2274: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x00
0x227d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2280: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2283: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2286: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2289: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x228c: mov_imm:
	regs[5] = 0x14a0459d, opcode= 0x01
0x2292: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x229e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22b6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x22bc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x22bf: mov_imm:
	regs[5] = 0x5cc45c57, opcode= 0x01
0x22c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x22c8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x22cb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x22ef: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22f8: mov_imm:
	regs[5] = 0x2d4185d3, opcode= 0x01
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2307: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x230a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2310: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2316: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x231f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2322: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x00
0x232b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x232e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2331: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2334: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2337: mov_imm:
	regs[5] = 0xb0185c6d, opcode= 0x01
0x233d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2340: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x234c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2350: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2355: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2358: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x235b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2364: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2367: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x236a: mov_imm:
	regs[5] = 0x74984120, opcode= 0x01
0x2370: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2379: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x237c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2382: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2388: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2391: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x00
0x239a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x23b2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23bb: mov_imm:
	regs[5] = 0x5a347201, opcode= 0x01
0x23c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x23c4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x23c7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x23df: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x23e2: mov_imm:
	regs[5] = 0x6ccba414, opcode= 0x01
0x23e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x23eb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x23ee: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x23f4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x23fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2406: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x240f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2412: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2415: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2418: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x241b: mov_imm:
	regs[5] = 0x6a8c8fb8, opcode= 0x01
0x2422: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2427: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x242a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x242d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2430: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2433: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2436: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x00
0x244b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2454: mov_imm:
	regs[5] = 0x71791fcd, opcode= 0x01
0x245a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x245d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2466: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2472: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x00
0x247e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2487: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x248a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x248e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2493: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2496: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x249f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x24a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24ab: mov_imm:
	regs[5] = 0x5767df51, opcode= 0x01
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x24ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x24bd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x24ca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24d5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x24e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x24e4: mov_imm:
	regs[5] = 0x44c8cfe1, opcode= 0x01
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x24f3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24fc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2502: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2508: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x250b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x250e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2511: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2514: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2517: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2520: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2529: mov_imm:
	regs[5] = 0xc079d45b, opcode= 0x01
0x2530: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2535: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x00
0x253e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2541: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2544: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2547: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x254a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x254d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2550: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2553: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2556: mov_imm:
	regs[5] = 0x86bad8ab, opcode= 0x01
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2562: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2565: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x00
0x256e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x00
0x257a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2586: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2589: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x258c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x258f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2592: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2595: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2598: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x259b: mov_imm:
	regs[5] = 0xb2b53bf8, opcode= 0x01
0x25a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25aa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x25ad: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25b0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25c5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x25cb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x25ce: mov_imm:
	regs[5] = 0x9ab97743, opcode= 0x01
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x25d7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25e0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x25e6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25f2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25f5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25fe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2601: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2604: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2607: mov_imm:
	regs[5] = 0x712cc93, opcode= 0x01
0x260d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2610: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2613: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2616: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2619: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x261c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x261f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2628: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2631: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2634: mov_imm:
	regs[5] = 0x41bbb051, opcode= 0x01
0x263a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x263d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2640: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x00
0x264c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2652: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x00
0x265b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x265e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2661: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2664: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2667: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x266a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x266e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2673: mov_imm:
	regs[5] = 0x36a99f41, opcode= 0x01
0x2679: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x267c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x267f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2688: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2691: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2694: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2697: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x269a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x269d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x26a0: mov_imm:
	regs[5] = 0x6808940b, opcode= 0x01
0x26a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x26a9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x26ac: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x26b2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x26b8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x26ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x26ce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26d3: mov_imm:
	regs[5] = 0x998a334a, opcode= 0x01
0x26d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x26dc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x26df: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x26e2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x26e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x26f7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2700: mov_imm:
	regs[5] = 0xf30c9f43, opcode= 0x01
0x2706: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2709: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x270c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2712: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2718: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x271b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x271f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2724: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2727: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x272a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x272d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2730: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2733: mov_imm:
	regs[5] = 0x7301da49, opcode= 0x01
0x2739: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2742: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x00
0x274b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2754: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x00
0x275d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2766: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2769: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x276c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2775: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x00
0x277e: mov_imm:
	regs[5] = 0x7a87fb2a, opcode= 0x01
0x2784: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x00
0x278d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2796: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x279c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x27b4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x27b7: mov_imm:
	regs[5] = 0x67bf34c9, opcode= 0x01
0x27bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x27c0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x27c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27d5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27ea: mov_imm:
	regs[5] = 0x45209bb2, opcode= 0x01
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27ff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2802: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2808: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x280e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2817: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x281a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2820: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2829: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x282c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x282f: mov_imm:
	regs[5] = 0xbdcb8b43, opcode= 0x01
0x2835: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x00
0x283e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2841: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2844: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2847: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2850: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2853: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2856: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2859: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x285c: mov_imm:
	regs[5] = 0x55cb703d, opcode= 0x01
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x286e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x00
0x287a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x287d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2880: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2889: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x288c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x288f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2898: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x289b: mov_imm:
	regs[5] = 0x8732a196, opcode= 0x01
0x28a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x28a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x28a7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x28aa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28bf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28c5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x28c8: mov_imm:
	regs[5] = 0xc5af9ad5, opcode= 0x01
0x28ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x28d1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x28d4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x28da: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x28e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28e3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28f2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28fe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2901: mov_imm:
	regs[5] = 0x1ea61c59, opcode= 0x01
0x2907: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x290a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x290d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2910: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2913: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2916: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2919: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x291c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x291f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2923: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2928: mov_imm:
	regs[5] = 0x34354230, opcode= 0x01
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2931: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2934: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2946: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2949: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x294c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x294f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x00
0x295e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2961: mov_imm:
	regs[5] = 0x2afc255d, opcode= 0x01
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x00
0x296d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2970: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2973: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2976: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2979: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x297c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x297f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2982: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2988: mov_imm:
	regs[5] = 0x2c724468, opcode= 0x01
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x29a0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29a3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29b2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29b8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x29bb: mov_imm:
	regs[5] = 0x56a57af6, opcode= 0x01
0x29c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29ca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x29cd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29f4: mov_imm:
	regs[5] = 0xff3bed0c, opcode= 0x01
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a04: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a1b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a2e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a33: mov_imm:
	regs[5] = 0x658b902c, opcode= 0x01
0x2a39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a3c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a3f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a42: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a5d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a69: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a6c: mov_imm:
	regs[5] = 0x50fe86fe, opcode= 0x01
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a7b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a7e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2a8a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a8d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a96: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a9f: mov_imm:
	regs[5] = 0xa35d3978, opcode= 0x01
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2aae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ab4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ab7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2aba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ac3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ac6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2aca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2acf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ad8: mov_imm:
	regs[5] = 0x3fc7827d, opcode= 0x01
0x2ade: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ae1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2ae4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2af6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b02: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b08: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b0b: mov_imm:
	regs[5] = 0x49d780ed, opcode= 0x01
0x2b12: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b1a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b2f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b41: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b44: mov_imm:
	regs[5] = 0x97161ea2, opcode= 0x01
0x2b4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b56: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2b5c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b68: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b6c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b71: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b7b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b80: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b8c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b95: mov_imm:
	regs[5] = 0x6e0c7727, opcode= 0x01
0x2b9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b9e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ba7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2baa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2bad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2bb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bb3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2bb9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2bbc: mov_imm:
	regs[5] = 0x3ec575cc, opcode= 0x01
0x2bc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2bc5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2bd4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2bda: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2bdd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2be0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2be3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2be6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2be9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2bec: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2bef: mov_imm:
	regs[5] = 0x222f1f64, opcode= 0x01
0x2bf6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c04: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c13: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c19: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c1c: mov_imm:
	regs[5] = 0xd9f5318f, opcode= 0x01
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c2b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c34: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c3a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c40: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c49: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c58: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c64: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c67: mov_imm:
	regs[5] = 0xfc7e513b, opcode= 0x01
0x2c6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c70: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c79: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c7c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c8b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c91: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c94: mov_imm:
	regs[5] = 0xe87b3994, opcode= 0x01
0x2c9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c9d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2ca0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2ca6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2cac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cb5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2cbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cc4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2cca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ccd: mov_imm:
	regs[5] = 0x43440b17, opcode= 0x01
0x2cd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cdc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ce5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ce8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ceb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2cee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cf7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cfb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d04: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d09: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d12: mov_imm:
	regs[5] = 0xa4adef30, opcode= 0x01
0x2d18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d1b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d1e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2d24: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d30: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d33: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d48: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d4e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d57: mov_imm:
	regs[5] = 0x4fd7fbac, opcode= 0x01
0x2d5e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d66: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d69: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d6c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d7b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d81: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d8a: mov_imm:
	regs[5] = 0x6811307a, opcode= 0x01
0x2d90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d93: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d96: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2d9c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2da5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2db7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dc0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2dc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dcc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2dcf: mov_imm:
	regs[5] = 0x652779ad, opcode= 0x01
0x2dd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2dd8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ddb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ddf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2de4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2de7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2dea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ded: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2df0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2df3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2df6: mov_imm:
	regs[5] = 0xf13cd0c2, opcode= 0x01
0x2dfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2dff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e02: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2e0e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e11: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e20: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e26: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e29: mov_imm:
	regs[5] = 0x458d3aef, opcode= 0x01
0x2e2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e32: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e36: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e3b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e3e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e47: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e4d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e50: mov_imm:
	regs[5] = 0x14e98526, opcode= 0x01
0x2e56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e59: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e5c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e7a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e86: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e89: mov_imm:
	regs[5] = 0xba849cde, opcode= 0x01
0x2e8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e92: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e9b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ea4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ea7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2eaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ead: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2eba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ebf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ec2: mov_imm:
	regs[5] = 0x3139a8ae, opcode= 0x01
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ece: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ed1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2ed4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2eda: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ee6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eef: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ef8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2efb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f04: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f16: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f19: mov_imm:
	regs[5] = 0x5a3e29e4, opcode= 0x01
0x2f1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f22: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f25: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f28: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f3d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f49: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f4c: mov_imm:
	regs[5] = 0x3d72c632, opcode= 0x01
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f5b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f5e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f6a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f76: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f79: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f82: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f88: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f8b: mov_imm:
	regs[5] = 0x7e25dbeb, opcode= 0x01
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fa0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2fa3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fa6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2fa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2faf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2fb5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fbe: mov_imm:
	regs[5] = 0xbf27de9e, opcode= 0x01
0x2fc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2fc7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fd0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2fd6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2fdc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2fdf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fe2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fe5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fe8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2feb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2fee: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ff1: mov_imm:
	regs[5] = 0xbb8b6d0e, opcode= 0x01
0x2ff7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3000: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3003: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3006: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3009: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3012: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3015: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3018: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x301b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3024: mov_imm:
	regs[5] = 0x663f4030, opcode= 0x01
0x302a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x302d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3030: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3036: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3042: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3045: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3048: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x304b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x304e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3051: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x00
0x305a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3063: mov_imm:
	regs[5] = 0x16c7d8db, opcode= 0x01
0x3069: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x306c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x306f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3072: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3075: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3078: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x307b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x307e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3081: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3084: mov_imm:
	regs[5] = 0xb5296bab, opcode= 0x01
0x308a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x308d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3096: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x309c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x30a2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30c0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x30cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x30cf: mov_imm:
	regs[5] = 0xe9bf6c14, opcode= 0x01
0x30d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30de: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x30e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30ed: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30ff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3102: mov_imm:
	regs[5] = 0x308dcc2c, opcode= 0x01
0x3108: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x310b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x310e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x00
0x311a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3120: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3123: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x00
0x312c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x312f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3138: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3144: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x00
0x314d: mov_imm:
	regs[5] = 0x1b6a4225, opcode= 0x01
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3159: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x315c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3165: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3168: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x316b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x316e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3172: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3177: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3180: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3183: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3186: mov_imm:
	regs[5] = 0x291e0c26, opcode= 0x01
0x318c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x318f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3192: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3198: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x319e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31a1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31aa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31b0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x31b3: mov_imm:
	regs[5] = 0x9c949702, opcode= 0x01
0x31b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x31bc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x31bf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x31c2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31d7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31e3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x31e6: mov_imm:
	regs[5] = 0x8e92bc8f, opcode= 0x01
0x31ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x31f5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31fe: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3204: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x320a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x320d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3210: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3213: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3216: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x321f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3222: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x00
0x322b: mov_imm:
	regs[5] = 0xba73ebf9, opcode= 0x01
0x3231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3235: jmp_imm:
	pc += 0x1, opcode= 0x00
0x323a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x323d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3240: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3243: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3246: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3249: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x00
0x325b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x325e: mov_imm:
	regs[5] = 0x19091805, opcode= 0x01
0x3264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3267: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3270: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3276: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x327c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x327f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x328b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x328e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3291: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3294: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3297: mov_imm:
	regs[5] = 0x39aa74db, opcode= 0x01
0x329d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x32a0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x32a4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x32ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x32af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32c1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x32c7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x32ca: mov_imm:
	regs[5] = 0xa11fe912, opcode= 0x01
0x32d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x32d3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x32d6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x32dc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x32e2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32e5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32fd: mov_imm:
	regs[5] = 0xa541d346, opcode= 0x01
0x3303: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3306: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3309: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3312: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x00
0x331b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x331e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3321: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x00
0x332a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x332d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3336: mov_imm:
	regs[5] = 0x534d5deb, opcode= 0x01
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3342: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3345: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3348: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x334e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x00
0x335a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x335d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3360: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3369: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x336c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x336f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3372: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3375: mov_imm:
	regs[5] = 0xc8b78865, opcode= 0x01
0x337b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3384: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3387: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x338a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x338d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3396: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3399: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x339c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x339f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33a8: mov_imm:
	regs[5] = 0x7ccfc63c, opcode= 0x01
0x33ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x33b1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x33b4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x33ba: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x33c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33de: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x33e1: mov_imm:
	regs[5] = 0x77629ccc, opcode= 0x01
0x33e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x33ea: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x33ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3402: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x00
0x340b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x340e: mov_imm:
	regs[5] = 0xa43cc050, opcode= 0x01
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x00
0x341a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x341d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3420: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3426: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x342c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3435: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3438: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x343b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x343e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3442: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x344e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3453: mov_imm:
	regs[5] = 0x6151e804, opcode= 0x01
0x3459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x345c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3460: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3465: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3468: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x346b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x346e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x347a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3483: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3486: mov_imm:
	regs[5] = 0x8a21a035, opcode= 0x01
0x348c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x348f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3492: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x00
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x34c2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x34c5: mov_imm:
	regs[5] = 0xa42026f0, opcode= 0x01
0x34cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x34d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34dd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x34e3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x34e6: mov_imm:
	regs[5] = 0x813bbf6a, opcode= 0x01
0x34ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34fe: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3507: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x350a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x350d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3510: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3516: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x351a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x351f: mov_imm:
	regs[5] = 0xe207894, opcode= 0x01
0x3525: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x00
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x00
0x353a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3549: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x354c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3550: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3558: mov_imm:
	regs[5] = 0xe5c47ec5, opcode= 0x01
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3561: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x00
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3570: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3576: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3579: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x357c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x357f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3582: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3588: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x358b: mov_imm:
	regs[5] = 0x58dd0cc7, opcode= 0x01
0x3591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3594: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3597: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x359a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x35af: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x35b2: mov_imm:
	regs[5] = 0x80c869f0, opcode= 0x01
0x35b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35bb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x35be: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x35c4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x35ca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x35cd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x35d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35d6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35e2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x35e5: mov_imm:
	regs[5] = 0xc3b2431f, opcode= 0x01
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35f4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x35f7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35fa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3600: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3609: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x360c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x360f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3618: mov_imm:
	regs[5] = 0x2d6df98, opcode= 0x01
0x361e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3627: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x362a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3630: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3636: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x363a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x363f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3642: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x00
0x364b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3654: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3657: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x365a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3663: mov_imm:
	regs[5] = 0x71607ade, opcode= 0x01
0x3669: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3672: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3675: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3679: jmp_imm:
	pc += 0x1, opcode= 0x00
0x367e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3681: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3684: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x00
0x368d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3693: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3697: jmp_imm:
	pc += 0x1, opcode= 0x00
0x369c: mov_imm:
	regs[5] = 0x4a06f30a, opcode= 0x01
0x36a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x36a5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x36a8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x36ae: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x36b4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36b7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x36bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x36c0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x36c6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36cf: mov_imm:
	regs[5] = 0xfb7fac46, opcode= 0x01
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x36de: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x36e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x36e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x36f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x36f9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x36ff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3708: mov_imm:
	regs[5] = 0x280c3d5c, opcode= 0x01
0x370e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3717: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3720: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x00
0x372c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3732: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3735: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3738: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x373b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x373e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3741: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3744: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3747: mov_imm:
	regs[5] = 0xf5568454, opcode= 0x01
0x374d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3750: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3753: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3756: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x375a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x375f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3762: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3765: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3768: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x376b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x376e: mov_imm:
	regs[5] = 0xf0f7f0ba, opcode= 0x01
0x3774: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3777: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x377b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3780: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3786: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x378c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x378f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3792: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3795: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3798: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x379b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x379f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37a4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x37a7: mov_imm:
	regs[5] = 0x40e12083, opcode= 0x01
0x37ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x37b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37bc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x37bf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x37c2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x37c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x37c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x37d1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x37d5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x37de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37e3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x37e6: mov_imm:
	regs[5] = 0xf684d018, opcode= 0x01
0x37ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x37f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37f5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x37f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37fe: mov_imm:
	regs[30] = 0x67a0233c, opcode= 0x01
0x3804: mov_imm:
	regs[31] = 0x1547d2e, opcode= 0x01
0x380a: xor_regs:
	regs[0] ^= regs[30], opcode= 0x04
0x380d: xor_regs:
	regs[1] ^= regs[31], opcode= 0x04
max register index:31
