

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 15:30:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        1_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2705|     2705|  27.050 us|  27.050 us|  2706|  2706|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row         |     2704|     2704|       338|          -|          -|     8|        no|
        | + col        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ product  |       40|       40|         5|          -|          -|     8|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    147|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     84|    -|
|Register         |        -|    -|     173|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     338|    281|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ABij_1_fu_239_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln14_fu_151_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln15_fu_177_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln17_fu_229_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln18_1_fu_213_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln18_fu_195_p2    |         +|   0|  0|  14|           6|           6|
    |add_ln20_fu_161_p2    |         +|   0|  0|  14|           6|           6|
    |icmp_ln14_fu_145_p2   |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln15_fu_171_p2   |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln17_fu_223_p2   |      icmp|   0|  0|   9|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 147|          74|          68|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ABij_reg_112  |   9|          2|   32|         64|
    |ap_NS_fsm     |  48|          9|    1|          9|
    |i_fu_48       |   9|          2|    4|          8|
    |j_reg_90      |   9|          2|    4|          8|
    |k_reg_101     |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         |  84|         17|   45|         97|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |AB_addr_reg_270    |   6|   0|    6|          0|
    |ABij_reg_112       |  32|   0|   32|          0|
    |A_load_reg_301     |  32|   0|   32|          0|
    |B_load_reg_306     |  32|   0|   32|          0|
    |add_ln14_reg_260   |   4|   0|    4|          0|
    |add_ln15_reg_278   |   4|   0|    4|          0|
    |add_ln17_reg_296   |   4|   0|    4|          0|
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i_fu_48            |   4|   0|    4|          0|
    |j_reg_90           |   4|   0|    4|          0|
    |k_reg_101          |   4|   0|    4|          0|
    |mul_ln18_reg_311   |  32|   0|   32|          0|
    |tmp_reg_251        |   3|   0|    6|          3|
    |zext_ln20_reg_265  |   4|   0|    6|          2|
    +-------------------+----+----+-----+-----------+
    |Total              | 173|   0|  178|          5|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|            mm|  return value|
|A_address0   |  out|    6|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|   32|   ap_memory|             A|         array|
|B_address0   |  out|    6|   ap_memory|             B|         array|
|B_ce0        |  out|    1|   ap_memory|             B|         array|
|B_q0         |   in|   32|   ap_memory|             B|         array|
|AB_address0  |  out|    6|   ap_memory|            AB|         array|
|AB_ce0       |  out|    1|   ap_memory|            AB|         array|
|AB_we0       |  out|    1|   ap_memory|            AB|         array|
|AB_d0        |  out|   32|   ap_memory|            AB|         array|
+-------------+-----+-----+------------+--------------+--------------+

