ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32l4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/system_stm32l4xx.c"
  20              		.section	.text.SystemInit,"ax",%progbits
  21              		.align	1
  22              		.global	SystemInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SystemInit:
  28              	.LFB288:
   1:Core/Src/system_stm32l4xx.c **** /**
   2:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32l4xx.c ****   * @file    system_stm32l4xx.c
   4:Core/Src/system_stm32l4xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32l4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32l4xx.c ****   *
   7:Core/Src/system_stm32l4xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32l4xx.c ****   *   user application:
   9:Core/Src/system_stm32l4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32l4xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32l4xx.c ****   *                      the "startup_stm32l4xx.s" file.
  12:Core/Src/system_stm32l4xx.c ****   *
  13:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32l4xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32l4xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32l4xx.c ****   *
  17:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32l4xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32l4xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32l4xx.c ****   *
  21:Core/Src/system_stm32l4xx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32l4xx.c ****   *   Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to
  23:Core/Src/system_stm32l4xx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32l4xx.c ****   *
  25:Core/Src/system_stm32l4xx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  27:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32l4xx.c ****   *        System Clock source                    | MSI
  29:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32l4xx.c ****   *        SYSCLK(Hz)                             | 4000000
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 2


  31:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32l4xx.c ****   *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32l4xx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32l4xx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32l4xx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32l4xx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32l4xx.c ****   *        PLL_N                                  | 8
  43:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32l4xx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32l4xx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32l4xx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_P                              | NA
  57:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  58:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_Q                              | NA
  59:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  60:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_R                              | NA
  61:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  62:Core/Src/system_stm32l4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  63:Core/Src/system_stm32l4xx.c ****   *        SDIO and RNG clock                     |
  64:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  65:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  66:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  67:Core/Src/system_stm32l4xx.c ****   * @attention
  68:Core/Src/system_stm32l4xx.c ****   *
  69:Core/Src/system_stm32l4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  70:Core/Src/system_stm32l4xx.c ****   * All rights reserved.
  71:Core/Src/system_stm32l4xx.c ****   *
  72:Core/Src/system_stm32l4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  73:Core/Src/system_stm32l4xx.c ****   * in the root directory of this software component.
  74:Core/Src/system_stm32l4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  75:Core/Src/system_stm32l4xx.c ****   *
  76:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  77:Core/Src/system_stm32l4xx.c ****   */
  78:Core/Src/system_stm32l4xx.c **** 
  79:Core/Src/system_stm32l4xx.c **** /** @addtogroup CMSIS
  80:Core/Src/system_stm32l4xx.c ****   * @{
  81:Core/Src/system_stm32l4xx.c ****   */
  82:Core/Src/system_stm32l4xx.c **** 
  83:Core/Src/system_stm32l4xx.c **** /** @addtogroup stm32l4xx_system
  84:Core/Src/system_stm32l4xx.c ****   * @{
  85:Core/Src/system_stm32l4xx.c ****   */
  86:Core/Src/system_stm32l4xx.c **** 
  87:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Includes
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 3


  88:Core/Src/system_stm32l4xx.c ****   * @{
  89:Core/Src/system_stm32l4xx.c ****   */
  90:Core/Src/system_stm32l4xx.c **** 
  91:Core/Src/system_stm32l4xx.c **** #include "stm32l4xx.h"
  92:Core/Src/system_stm32l4xx.c **** 
  93:Core/Src/system_stm32l4xx.c **** /**
  94:Core/Src/system_stm32l4xx.c ****   * @}
  95:Core/Src/system_stm32l4xx.c ****   */
  96:Core/Src/system_stm32l4xx.c **** 
  97:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_TypesDefinitions
  98:Core/Src/system_stm32l4xx.c ****   * @{
  99:Core/Src/system_stm32l4xx.c ****   */
 100:Core/Src/system_stm32l4xx.c **** 
 101:Core/Src/system_stm32l4xx.c **** /**
 102:Core/Src/system_stm32l4xx.c ****   * @}
 103:Core/Src/system_stm32l4xx.c ****   */
 104:Core/Src/system_stm32l4xx.c **** 
 105:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Defines
 106:Core/Src/system_stm32l4xx.c ****   * @{
 107:Core/Src/system_stm32l4xx.c ****   */
 108:Core/Src/system_stm32l4xx.c **** 
 109:Core/Src/system_stm32l4xx.c **** #if !defined  (HSE_VALUE)
 110:Core/Src/system_stm32l4xx.c ****   #define HSE_VALUE    8000000U  /*!< Value of the External oscillator in Hz */
 111:Core/Src/system_stm32l4xx.c **** #endif /* HSE_VALUE */
 112:Core/Src/system_stm32l4xx.c **** 
 113:Core/Src/system_stm32l4xx.c **** #if !defined  (MSI_VALUE)
 114:Core/Src/system_stm32l4xx.c ****   #define MSI_VALUE    4000000U  /*!< Value of the Internal oscillator in Hz*/
 115:Core/Src/system_stm32l4xx.c **** #endif /* MSI_VALUE */
 116:Core/Src/system_stm32l4xx.c **** 
 117:Core/Src/system_stm32l4xx.c **** #if !defined  (HSI_VALUE)
 118:Core/Src/system_stm32l4xx.c ****   #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/
 119:Core/Src/system_stm32l4xx.c **** #endif /* HSI_VALUE */
 120:Core/Src/system_stm32l4xx.c **** 
 121:Core/Src/system_stm32l4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
 122:Core/Src/system_stm32l4xx.c ****          configuration. */
 123:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 124:Core/Src/system_stm32l4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 125:Core/Src/system_stm32l4xx.c ****      remap of boot address selected */
 126:Core/Src/system_stm32l4xx.c **** #define USER_VECT_TAB_ADDRESS
 127:Core/Src/system_stm32l4xx.c **** 
 128:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 129:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 130:Core/Src/system_stm32l4xx.c ****      in Sram else user remap will be done in Flash. */
 131:Core/Src/system_stm32l4xx.c **** /* #define VECT_TAB_SRAM */
 132:Core/Src/system_stm32l4xx.c **** 
 133:Core/Src/system_stm32l4xx.c **** #if defined(VECT_TAB_SRAM)
 134:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 135:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 136:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 137:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 138:Core/Src/system_stm32l4xx.c **** #else
 139:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 140:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 141:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00008000U     /*!< Vector Table base offset field.
 142:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 143:Core/Src/system_stm32l4xx.c **** #endif /* VECT_TAB_SRAM */
 144:Core/Src/system_stm32l4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 4


 145:Core/Src/system_stm32l4xx.c **** 
 146:Core/Src/system_stm32l4xx.c **** /******************************************************************************/
 147:Core/Src/system_stm32l4xx.c **** /**
 148:Core/Src/system_stm32l4xx.c ****   * @}
 149:Core/Src/system_stm32l4xx.c ****   */
 150:Core/Src/system_stm32l4xx.c **** 
 151:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Macros
 152:Core/Src/system_stm32l4xx.c ****   * @{
 153:Core/Src/system_stm32l4xx.c ****   */
 154:Core/Src/system_stm32l4xx.c **** 
 155:Core/Src/system_stm32l4xx.c **** /**
 156:Core/Src/system_stm32l4xx.c ****   * @}
 157:Core/Src/system_stm32l4xx.c ****   */
 158:Core/Src/system_stm32l4xx.c **** 
 159:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Variables
 160:Core/Src/system_stm32l4xx.c ****   * @{
 161:Core/Src/system_stm32l4xx.c ****   */
 162:Core/Src/system_stm32l4xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 163:Core/Src/system_stm32l4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 164:Core/Src/system_stm32l4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 165:Core/Src/system_stm32l4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 166:Core/Src/system_stm32l4xx.c ****          Note: If you use this function to configure the system clock; then there
 167:Core/Src/system_stm32l4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 168:Core/Src/system_stm32l4xx.c ****                variable is updated automatically.
 169:Core/Src/system_stm32l4xx.c ****   */
 170:Core/Src/system_stm32l4xx.c ****   uint32_t SystemCoreClock = 4000000U;
 171:Core/Src/system_stm32l4xx.c **** 
 172:Core/Src/system_stm32l4xx.c ****   const uint8_t  AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9
 173:Core/Src/system_stm32l4xx.c ****   const uint8_t  APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 174:Core/Src/system_stm32l4xx.c ****   const uint32_t MSIRangeTable[12] = {100000U,   200000U,   400000U,   800000U,  1000000U,  2000000
 175:Core/Src/system_stm32l4xx.c ****                                       4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000
 176:Core/Src/system_stm32l4xx.c **** /**
 177:Core/Src/system_stm32l4xx.c ****   * @}
 178:Core/Src/system_stm32l4xx.c ****   */
 179:Core/Src/system_stm32l4xx.c **** 
 180:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_FunctionPrototypes
 181:Core/Src/system_stm32l4xx.c ****   * @{
 182:Core/Src/system_stm32l4xx.c ****   */
 183:Core/Src/system_stm32l4xx.c **** 
 184:Core/Src/system_stm32l4xx.c **** /**
 185:Core/Src/system_stm32l4xx.c ****   * @}
 186:Core/Src/system_stm32l4xx.c ****   */
 187:Core/Src/system_stm32l4xx.c **** 
 188:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Functions
 189:Core/Src/system_stm32l4xx.c ****   * @{
 190:Core/Src/system_stm32l4xx.c ****   */
 191:Core/Src/system_stm32l4xx.c **** 
 192:Core/Src/system_stm32l4xx.c **** /**
 193:Core/Src/system_stm32l4xx.c ****   * @brief  Setup the microcontroller system.
 194:Core/Src/system_stm32l4xx.c ****   * @retval None
 195:Core/Src/system_stm32l4xx.c ****   */
 196:Core/Src/system_stm32l4xx.c **** 
 197:Core/Src/system_stm32l4xx.c **** void SystemInit(void)
 198:Core/Src/system_stm32l4xx.c **** {
  29              		.loc 1 198 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 5


  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 199:Core/Src/system_stm32l4xx.c ****   /* Reset RCC clock configuration to default state (coming from bootloader) */
 200:Core/Src/system_stm32l4xx.c ****   /* Set MSION bit */
 201:Core/Src/system_stm32l4xx.c ****   RCC->CR |= RCC_CR_MSION;
  34              		.loc 1 201 3 view .LVU1
  35              		.loc 1 201 6 is_stmt 0 view .LVU2
  36 0000 0F4B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38              		.loc 1 201 11 view .LVU3
  39 0004 42F00102 		orr	r2, r2, #1
  40 0008 1A60     		str	r2, [r3]
 202:Core/Src/system_stm32l4xx.c **** 
 203:Core/Src/system_stm32l4xx.c ****   /* Reset CFGR register (switch to MSI as system clock) */
 204:Core/Src/system_stm32l4xx.c ****   RCC->CFGR = 0x00000000U;
  41              		.loc 1 204 3 is_stmt 1 view .LVU4
  42              		.loc 1 204 13 is_stmt 0 view .LVU5
  43 000a 0021     		movs	r1, #0
  44 000c 9960     		str	r1, [r3, #8]
 205:Core/Src/system_stm32l4xx.c **** 
 206:Core/Src/system_stm32l4xx.c ****   /* Reset HSEON, CSSON, HSION, and PLLON bits */
 207:Core/Src/system_stm32l4xx.c ****   RCC->CR &= 0xEAF6FFFFU;
  45              		.loc 1 207 3 is_stmt 1 view .LVU6
  46              		.loc 1 207 6 is_stmt 0 view .LVU7
  47 000e 1A68     		ldr	r2, [r3]
  48              		.loc 1 207 11 view .LVU8
  49 0010 22F0A852 		bic	r2, r2, #352321536
  50 0014 22F41022 		bic	r2, r2, #589824
  51 0018 1A60     		str	r2, [r3]
 208:Core/Src/system_stm32l4xx.c **** 
 209:Core/Src/system_stm32l4xx.c ****   /* Reset PLLCFGR register to default */
 210:Core/Src/system_stm32l4xx.c ****   RCC->PLLCFGR = 0x00001000U;
  52              		.loc 1 210 3 is_stmt 1 view .LVU9
  53              		.loc 1 210 16 is_stmt 0 view .LVU10
  54 001a 4FF48052 		mov	r2, #4096
  55 001e DA60     		str	r2, [r3, #12]
 211:Core/Src/system_stm32l4xx.c **** 
 212:Core/Src/system_stm32l4xx.c ****   /* Reset HSEBYP bit */
 213:Core/Src/system_stm32l4xx.c ****   RCC->CR &= 0xFFFBFFFFU;
  56              		.loc 1 213 3 is_stmt 1 view .LVU11
  57              		.loc 1 213 6 is_stmt 0 view .LVU12
  58 0020 1A68     		ldr	r2, [r3]
  59              		.loc 1 213 11 view .LVU13
  60 0022 22F48022 		bic	r2, r2, #262144
  61 0026 1A60     		str	r2, [r3]
 214:Core/Src/system_stm32l4xx.c **** 
 215:Core/Src/system_stm32l4xx.c ****   /* Disable all interrupts */
 216:Core/Src/system_stm32l4xx.c ****   RCC->CIER = 0x00000000U;
  62              		.loc 1 216 3 is_stmt 1 view .LVU14
  63              		.loc 1 216 13 is_stmt 0 view .LVU15
  64 0028 9961     		str	r1, [r3, #24]
 217:Core/Src/system_stm32l4xx.c **** 
 218:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 219:Core/Src/system_stm32l4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 220:Core/Src/system_stm32l4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
  65              		.loc 1 220 3 is_stmt 1 view .LVU16
  66              		.loc 1 220 13 is_stmt 0 view .LVU17
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 6


  67 002a 064B     		ldr	r3, .L2+4
  68 002c 064A     		ldr	r2, .L2+8
  69 002e 9A60     		str	r2, [r3, #8]
 221:Core/Src/system_stm32l4xx.c **** #endif
 222:Core/Src/system_stm32l4xx.c **** 
 223:Core/Src/system_stm32l4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 224:Core/Src/system_stm32l4xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 225:Core/Src/system_stm32l4xx.c ****   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  70              		.loc 1 225 3 is_stmt 1 view .LVU18
  71              		.loc 1 225 6 is_stmt 0 view .LVU19
  72 0030 D3F88820 		ldr	r2, [r3, #136]
  73              		.loc 1 225 14 view .LVU20
  74 0034 42F47002 		orr	r2, r2, #15728640
  75 0038 C3F88820 		str	r2, [r3, #136]
 226:Core/Src/system_stm32l4xx.c **** #endif
 227:Core/Src/system_stm32l4xx.c **** }
  76              		.loc 1 227 1 view .LVU21
  77 003c 7047     		bx	lr
  78              	.L3:
  79 003e 00BF     		.align	2
  80              	.L2:
  81 0040 00100240 		.word	1073876992
  82 0044 00ED00E0 		.word	-536810240
  83 0048 00800008 		.word	134250496
  84              		.cfi_endproc
  85              	.LFE288:
  87              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  88              		.align	1
  89              		.global	SystemCoreClockUpdate
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	SystemCoreClockUpdate:
  95              	.LFB289:
 228:Core/Src/system_stm32l4xx.c **** 
 229:Core/Src/system_stm32l4xx.c **** /**
 230:Core/Src/system_stm32l4xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 231:Core/Src/system_stm32l4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 232:Core/Src/system_stm32l4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 233:Core/Src/system_stm32l4xx.c ****   *         other parameters.
 234:Core/Src/system_stm32l4xx.c ****   *
 235:Core/Src/system_stm32l4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 236:Core/Src/system_stm32l4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 237:Core/Src/system_stm32l4xx.c ****   *         based on this variable will be incorrect.
 238:Core/Src/system_stm32l4xx.c ****   *
 239:Core/Src/system_stm32l4xx.c ****   * @note   - The system frequency computed by this function is not the real
 240:Core/Src/system_stm32l4xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 241:Core/Src/system_stm32l4xx.c ****   *           constant and the selected clock source:
 242:Core/Src/system_stm32l4xx.c ****   *
 243:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 244:Core/Src/system_stm32l4xx.c ****   *
 245:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 246:Core/Src/system_stm32l4xx.c ****   *
 247:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 248:Core/Src/system_stm32l4xx.c ****   *
 249:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 250:Core/Src/system_stm32l4xx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 7


 251:Core/Src/system_stm32l4xx.c ****   *
 252:Core/Src/system_stm32l4xx.c ****   *         (*) MSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 253:Core/Src/system_stm32l4xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 254:Core/Src/system_stm32l4xx.c ****   *             in voltage and temperature.
 255:Core/Src/system_stm32l4xx.c ****   *
 256:Core/Src/system_stm32l4xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 257:Core/Src/system_stm32l4xx.c ****   *              16 MHz) but the real value may vary depending on the variations
 258:Core/Src/system_stm32l4xx.c ****   *              in voltage and temperature.
 259:Core/Src/system_stm32l4xx.c ****   *
 260:Core/Src/system_stm32l4xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 261:Core/Src/system_stm32l4xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 262:Core/Src/system_stm32l4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 263:Core/Src/system_stm32l4xx.c ****   *              have wrong result.
 264:Core/Src/system_stm32l4xx.c ****   *
 265:Core/Src/system_stm32l4xx.c ****   *         - The result of this function could be not correct when using fractional
 266:Core/Src/system_stm32l4xx.c ****   *           value for HSE crystal.
 267:Core/Src/system_stm32l4xx.c ****   *
 268:Core/Src/system_stm32l4xx.c ****   * @retval None
 269:Core/Src/system_stm32l4xx.c ****   */
 270:Core/Src/system_stm32l4xx.c **** void SystemCoreClockUpdate(void)
 271:Core/Src/system_stm32l4xx.c **** {
  96              		.loc 1 271 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 272:Core/Src/system_stm32l4xx.c ****   uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
 101              		.loc 1 272 3 view .LVU23
 273:Core/Src/system_stm32l4xx.c **** 
 274:Core/Src/system_stm32l4xx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 275:Core/Src/system_stm32l4xx.c ****   if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 102              		.loc 1 275 3 view .LVU24
 103              		.loc 1 275 11 is_stmt 0 view .LVU25
 104 0000 2F4B     		ldr	r3, .L19
 105 0002 1B68     		ldr	r3, [r3]
 106              		.loc 1 275 6 view .LVU26
 107 0004 13F0080F 		tst	r3, #8
 108 0008 16D1     		bne	.L5
 276:Core/Src/system_stm32l4xx.c ****   { /* MSISRANGE from RCC_CSR applies */
 277:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 109              		.loc 1 277 5 is_stmt 1 view .LVU27
 110              		.loc 1 277 20 is_stmt 0 view .LVU28
 111 000a 2D4B     		ldr	r3, .L19
 112 000c D3F89430 		ldr	r3, [r3, #148]
 113              		.loc 1 277 14 view .LVU29
 114 0010 C3F30323 		ubfx	r3, r3, #8, #4
 115              	.LVL0:
 116              	.L6:
 278:Core/Src/system_stm32l4xx.c ****   }
 279:Core/Src/system_stm32l4xx.c ****   else
 280:Core/Src/system_stm32l4xx.c ****   { /* MSIRANGE from RCC_CR applies */
 281:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 282:Core/Src/system_stm32l4xx.c ****   }
 283:Core/Src/system_stm32l4xx.c ****   /*MSI frequency range in HZ*/
 284:Core/Src/system_stm32l4xx.c ****   msirange = MSIRangeTable[msirange];
 117              		.loc 1 284 3 is_stmt 1 view .LVU30
 118              		.loc 1 284 12 is_stmt 0 view .LVU31
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 8


 119 0014 2B4A     		ldr	r2, .L19+4
 120 0016 52F82320 		ldr	r2, [r2, r3, lsl #2]
 121              	.LVL1:
 285:Core/Src/system_stm32l4xx.c **** 
 286:Core/Src/system_stm32l4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 287:Core/Src/system_stm32l4xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 122              		.loc 1 287 3 is_stmt 1 view .LVU32
 123              		.loc 1 287 14 is_stmt 0 view .LVU33
 124 001a 294B     		ldr	r3, .L19
 125 001c 9B68     		ldr	r3, [r3, #8]
 126              		.loc 1 287 21 view .LVU34
 127 001e 03F00C03 		and	r3, r3, #12
 128              		.loc 1 287 3 view .LVU35
 129 0022 0C2B     		cmp	r3, #12
 130 0024 3ED8     		bhi	.L7
 131 0026 DFE803F0 		tbb	[pc, r3]
 132              	.L9:
 133 002a 0C       		.byte	(.L12-.L9)/2
 134 002b 3D       		.byte	(.L7-.L9)/2
 135 002c 3D       		.byte	(.L7-.L9)/2
 136 002d 3D       		.byte	(.L7-.L9)/2
 137 002e 0F       		.byte	(.L11-.L9)/2
 138 002f 3D       		.byte	(.L7-.L9)/2
 139 0030 3D       		.byte	(.L7-.L9)/2
 140 0031 3D       		.byte	(.L7-.L9)/2
 141 0032 13       		.byte	(.L10-.L9)/2
 142 0033 3D       		.byte	(.L7-.L9)/2
 143 0034 3D       		.byte	(.L7-.L9)/2
 144 0035 3D       		.byte	(.L7-.L9)/2
 145 0036 17       		.byte	(.L8-.L9)/2
 146              	.LVL2:
 147 0037 00       		.p2align 1
 148              	.L5:
 281:Core/Src/system_stm32l4xx.c ****   }
 149              		.loc 1 281 5 is_stmt 1 view .LVU36
 281:Core/Src/system_stm32l4xx.c ****   }
 150              		.loc 1 281 20 is_stmt 0 view .LVU37
 151 0038 214B     		ldr	r3, .L19
 152 003a 1B68     		ldr	r3, [r3]
 281:Core/Src/system_stm32l4xx.c ****   }
 153              		.loc 1 281 14 view .LVU38
 154 003c C3F30313 		ubfx	r3, r3, #4, #4
 155 0040 E8E7     		b	.L6
 156              	.LVL3:
 157              	.L12:
 288:Core/Src/system_stm32l4xx.c ****   {
 289:Core/Src/system_stm32l4xx.c ****     case 0x00:  /* MSI used as system clock source */
 290:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 158              		.loc 1 290 7 is_stmt 1 view .LVU39
 159              		.loc 1 290 23 is_stmt 0 view .LVU40
 160 0042 214B     		ldr	r3, .L19+8
 161 0044 1A60     		str	r2, [r3]
 291:Core/Src/system_stm32l4xx.c ****       break;
 162              		.loc 1 291 7 is_stmt 1 view .LVU41
 163 0046 2FE0     		b	.L13
 164              	.L11:
 292:Core/Src/system_stm32l4xx.c **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 9


 293:Core/Src/system_stm32l4xx.c ****     case 0x04:  /* HSI used as system clock source */
 294:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSI_VALUE;
 165              		.loc 1 294 7 view .LVU42
 166              		.loc 1 294 23 is_stmt 0 view .LVU43
 167 0048 1F4B     		ldr	r3, .L19+8
 168 004a 204A     		ldr	r2, .L19+12
 169              	.LVL4:
 170              		.loc 1 294 23 view .LVU44
 171 004c 1A60     		str	r2, [r3]
 295:Core/Src/system_stm32l4xx.c ****       break;
 172              		.loc 1 295 7 is_stmt 1 view .LVU45
 173 004e 2BE0     		b	.L13
 174              	.LVL5:
 175              	.L10:
 296:Core/Src/system_stm32l4xx.c **** 
 297:Core/Src/system_stm32l4xx.c ****     case 0x08:  /* HSE used as system clock source */
 298:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSE_VALUE;
 176              		.loc 1 298 7 view .LVU46
 177              		.loc 1 298 23 is_stmt 0 view .LVU47
 178 0050 1D4B     		ldr	r3, .L19+8
 179 0052 1F4A     		ldr	r2, .L19+16
 180              	.LVL6:
 181              		.loc 1 298 23 view .LVU48
 182 0054 1A60     		str	r2, [r3]
 299:Core/Src/system_stm32l4xx.c ****       break;
 183              		.loc 1 299 7 is_stmt 1 view .LVU49
 184 0056 27E0     		b	.L13
 185              	.LVL7:
 186              	.L8:
 300:Core/Src/system_stm32l4xx.c **** 
 301:Core/Src/system_stm32l4xx.c ****     case 0x0C:  /* PLL used as system clock  source */
 302:Core/Src/system_stm32l4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 303:Core/Src/system_stm32l4xx.c ****          SYSCLK = PLL_VCO / PLLR
 304:Core/Src/system_stm32l4xx.c ****          */
 305:Core/Src/system_stm32l4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 187              		.loc 1 305 7 view .LVU50
 188              		.loc 1 305 23 is_stmt 0 view .LVU51
 189 0058 194B     		ldr	r3, .L19
 190 005a D968     		ldr	r1, [r3, #12]
 191              		.loc 1 305 17 view .LVU52
 192 005c 01F00301 		and	r1, r1, #3
 193              	.LVL8:
 306:Core/Src/system_stm32l4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 194              		.loc 1 306 7 is_stmt 1 view .LVU53
 195              		.loc 1 306 19 is_stmt 0 view .LVU54
 196 0060 DB68     		ldr	r3, [r3, #12]
 197              		.loc 1 306 49 view .LVU55
 198 0062 C3F30213 		ubfx	r3, r3, #4, #3
 199              		.loc 1 306 12 view .LVU56
 200 0066 0133     		adds	r3, r3, #1
 201              	.LVL9:
 307:Core/Src/system_stm32l4xx.c **** 
 308:Core/Src/system_stm32l4xx.c ****       switch (pllsource)
 202              		.loc 1 308 7 is_stmt 1 view .LVU57
 203 0068 0229     		cmp	r1, #2
 204 006a 04D0     		beq	.L14
 205 006c 0329     		cmp	r1, #3
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 10


 206 006e 15D0     		beq	.L15
 309:Core/Src/system_stm32l4xx.c ****       {
 310:Core/Src/system_stm32l4xx.c ****         case 0x02:  /* HSI used as PLL clock source */
 311:Core/Src/system_stm32l4xx.c ****           pllvco = (HSI_VALUE / pllm);
 312:Core/Src/system_stm32l4xx.c ****           break;
 313:Core/Src/system_stm32l4xx.c **** 
 314:Core/Src/system_stm32l4xx.c ****         case 0x03:  /* HSE used as PLL clock source */
 315:Core/Src/system_stm32l4xx.c ****           pllvco = (HSE_VALUE / pllm);
 316:Core/Src/system_stm32l4xx.c ****           break;
 317:Core/Src/system_stm32l4xx.c **** 
 318:Core/Src/system_stm32l4xx.c ****         default:    /* MSI used as PLL clock source */
 319:Core/Src/system_stm32l4xx.c ****           pllvco = (msirange / pllm);
 207              		.loc 1 319 11 view .LVU58
 208              		.loc 1 319 18 is_stmt 0 view .LVU59
 209 0070 B2FBF3F2 		udiv	r2, r2, r3
 210              	.LVL10:
 320:Core/Src/system_stm32l4xx.c ****           break;
 211              		.loc 1 320 11 is_stmt 1 view .LVU60
 212 0074 02E0     		b	.L17
 213              	.LVL11:
 214              	.L14:
 311:Core/Src/system_stm32l4xx.c ****           break;
 215              		.loc 1 311 11 view .LVU61
 311:Core/Src/system_stm32l4xx.c ****           break;
 216              		.loc 1 311 18 is_stmt 0 view .LVU62
 217 0076 154A     		ldr	r2, .L19+12
 218              	.LVL12:
 311:Core/Src/system_stm32l4xx.c ****           break;
 219              		.loc 1 311 18 view .LVU63
 220 0078 B2FBF3F2 		udiv	r2, r2, r3
 221              	.LVL13:
 312:Core/Src/system_stm32l4xx.c **** 
 222              		.loc 1 312 11 is_stmt 1 view .LVU64
 223              	.L17:
 321:Core/Src/system_stm32l4xx.c ****       }
 322:Core/Src/system_stm32l4xx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 224              		.loc 1 322 7 view .LVU65
 225              		.loc 1 322 30 is_stmt 0 view .LVU66
 226 007c 1049     		ldr	r1, .L19
 227              	.LVL14:
 228              		.loc 1 322 30 view .LVU67
 229 007e CB68     		ldr	r3, [r1, #12]
 230              	.LVL15:
 231              		.loc 1 322 60 view .LVU68
 232 0080 C3F30623 		ubfx	r3, r3, #8, #7
 233              		.loc 1 322 14 view .LVU69
 234 0084 02FB03F3 		mul	r3, r2, r3
 235              	.LVL16:
 323:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 236              		.loc 1 323 7 is_stmt 1 view .LVU70
 237              		.loc 1 323 20 is_stmt 0 view .LVU71
 238 0088 CA68     		ldr	r2, [r1, #12]
 239              		.loc 1 323 50 view .LVU72
 240 008a C2F34162 		ubfx	r2, r2, #25, #2
 241              		.loc 1 323 58 view .LVU73
 242 008e 0132     		adds	r2, r2, #1
 243              		.loc 1 323 12 view .LVU74
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 11


 244 0090 5200     		lsls	r2, r2, #1
 245              	.LVL17:
 324:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 246              		.loc 1 324 7 is_stmt 1 view .LVU75
 247              		.loc 1 324 31 is_stmt 0 view .LVU76
 248 0092 B3FBF2F3 		udiv	r3, r3, r2
 249              	.LVL18:
 250              		.loc 1 324 23 view .LVU77
 251 0096 0C4A     		ldr	r2, .L19+8
 252              	.LVL19:
 253              		.loc 1 324 23 view .LVU78
 254 0098 1360     		str	r3, [r2]
 325:Core/Src/system_stm32l4xx.c ****       break;
 255              		.loc 1 325 7 is_stmt 1 view .LVU79
 256 009a 05E0     		b	.L13
 257              	.LVL20:
 258              	.L15:
 315:Core/Src/system_stm32l4xx.c ****           break;
 259              		.loc 1 315 11 view .LVU80
 315:Core/Src/system_stm32l4xx.c ****           break;
 260              		.loc 1 315 18 is_stmt 0 view .LVU81
 261 009c 0C4A     		ldr	r2, .L19+16
 262              	.LVL21:
 315:Core/Src/system_stm32l4xx.c ****           break;
 263              		.loc 1 315 18 view .LVU82
 264 009e B2FBF3F2 		udiv	r2, r2, r3
 265              	.LVL22:
 316:Core/Src/system_stm32l4xx.c **** 
 266              		.loc 1 316 11 is_stmt 1 view .LVU83
 267 00a2 EBE7     		b	.L17
 268              	.LVL23:
 269              	.L7:
 326:Core/Src/system_stm32l4xx.c **** 
 327:Core/Src/system_stm32l4xx.c ****     default:
 328:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 270              		.loc 1 328 7 view .LVU84
 271              		.loc 1 328 23 is_stmt 0 view .LVU85
 272 00a4 084B     		ldr	r3, .L19+8
 273 00a6 1A60     		str	r2, [r3]
 329:Core/Src/system_stm32l4xx.c ****       break;
 274              		.loc 1 329 7 is_stmt 1 view .LVU86
 275              	.LVL24:
 276              	.L13:
 330:Core/Src/system_stm32l4xx.c ****   }
 331:Core/Src/system_stm32l4xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 332:Core/Src/system_stm32l4xx.c ****   /* Get HCLK prescaler */
 333:Core/Src/system_stm32l4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 277              		.loc 1 333 3 view .LVU87
 278              		.loc 1 333 28 is_stmt 0 view .LVU88
 279 00a8 054B     		ldr	r3, .L19
 280 00aa 9B68     		ldr	r3, [r3, #8]
 281              		.loc 1 333 52 view .LVU89
 282 00ac C3F30313 		ubfx	r3, r3, #4, #4
 283              		.loc 1 333 22 view .LVU90
 284 00b0 084A     		ldr	r2, .L19+20
 285 00b2 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 286              	.LVL25:
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 12


 334:Core/Src/system_stm32l4xx.c ****   /* HCLK clock frequency */
 335:Core/Src/system_stm32l4xx.c ****   SystemCoreClock >>= tmp;
 287              		.loc 1 335 3 is_stmt 1 view .LVU91
 288              		.loc 1 335 19 is_stmt 0 view .LVU92
 289 00b4 044A     		ldr	r2, .L19+8
 290 00b6 1368     		ldr	r3, [r2]
 291 00b8 CB40     		lsrs	r3, r3, r1
 292 00ba 1360     		str	r3, [r2]
 336:Core/Src/system_stm32l4xx.c **** }
 293              		.loc 1 336 1 view .LVU93
 294 00bc 7047     		bx	lr
 295              	.L20:
 296 00be 00BF     		.align	2
 297              	.L19:
 298 00c0 00100240 		.word	1073876992
 299 00c4 00000000 		.word	MSIRangeTable
 300 00c8 00000000 		.word	SystemCoreClock
 301 00cc 0024F400 		.word	16000000
 302 00d0 00127A00 		.word	8000000
 303 00d4 00000000 		.word	AHBPrescTable
 304              		.cfi_endproc
 305              	.LFE289:
 307              		.global	MSIRangeTable
 308              		.section	.rodata.MSIRangeTable,"a"
 309              		.align	2
 312              	MSIRangeTable:
 313 0000 A0860100 		.word	100000
 314 0004 400D0300 		.word	200000
 315 0008 801A0600 		.word	400000
 316 000c 00350C00 		.word	800000
 317 0010 40420F00 		.word	1000000
 318 0014 80841E00 		.word	2000000
 319 0018 00093D00 		.word	4000000
 320 001c 00127A00 		.word	8000000
 321 0020 0024F400 		.word	16000000
 322 0024 00366E01 		.word	24000000
 323 0028 0048E801 		.word	32000000
 324 002c 006CDC02 		.word	48000000
 325              		.global	APBPrescTable
 326              		.section	.rodata.APBPrescTable,"a"
 327              		.align	2
 330              	APBPrescTable:
 331 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 331      01020304 
 332              		.global	AHBPrescTable
 333              		.section	.rodata.AHBPrescTable,"a"
 334              		.align	2
 337              	AHBPrescTable:
 338 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 338      00000000 
 338      01020304 
 338      06
 339 000d 070809   		.ascii	"\007\010\011"
 340              		.global	SystemCoreClock
 341              		.section	.data.SystemCoreClock,"aw"
 342              		.align	2
 345              	SystemCoreClock:
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 13


 346 0000 00093D00 		.word	4000000
 347              		.text
 348              	.Letext0:
 349              		.file 2 "C:/Users/Ali/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tool
 350              		.file 3 "C:/Users/Ali/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tool
 351              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 352              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 353              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32l4xx.c
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:21     .text.SystemInit:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:27     .text.SystemInit:00000000 SystemInit
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:81     .text.SystemInit:00000040 $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:88     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:94     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:133    .text.SystemCoreClockUpdate:0000002a $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:298    .text.SystemCoreClockUpdate:000000c0 $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:312    .rodata.MSIRangeTable:00000000 MSIRangeTable
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:345    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:337    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:309    .rodata.MSIRangeTable:00000000 $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:330    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:327    .rodata.APBPrescTable:00000000 $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:334    .rodata.AHBPrescTable:00000000 $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:342    .data.SystemCoreClock:00000000 $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:147    .text.SystemCoreClockUpdate:00000037 $d
C:\Users\Ali\AppData\Local\Temp\cco5w8MJ.s:147    .text.SystemCoreClockUpdate:00000038 $t

NO UNDEFINED SYMBOLS
