21-217-18:07:26.077 00     UT_RUNPROC/89       stime = %gmt
21-217-18:07:26.077 00     UT_RUNPROC/90       etime = "-" & %year(stime) & "-" & %day_of_year(stime) & "-" & ;;
21-217-18:07:26.077 00     UT_RUNPROC/91               sprintf("%02d",%hour(stime)) & "h" & ;;
21-217-18:07:26.077 00     UT_RUNPROC/92               sprintf("%02d",%minute(stime)) & "m" & ;;
21-217-18:07:26.077 00     UT_RUNPROC/93               sprintf("%02d",%second(stime)) & "s"
21-217-18:07:26.077 00     UT_RUNPROC/94       log_name = proc_name & etime & ".log"
21-217-18:07:26.077 00     UT_RUNPROC/95       ;
21-217-18:07:26.077 00     UT_RUNPROC/96       ; close the previous log
21-217-18:07:26.077 00     UT_RUNPROC/97       ;
21-217-18:07:26.077 00     UT_RUNPROC/98       newlog
21-217-18:07:26.116 00     UT_RUNPROC/99       
21-217-18:07:26.116 00     UT_RUNPROC/100      ; Build the database prefix using SC and CPU definitions from cfe_utils.h
21-217-18:07:26.116 00     UT_RUNPROC/101      local db_prefix, cpu_prefix
21-217-18:07:26.116 00     UT_RUNPROC/102      
21-217-18:07:26.116 00     UT_RUNPROC/103      ; If SC is set, use it
21-217-18:07:26.116 00     UT_RUNPROC/104      if (SC <> "") then
21-217-18:07:26.116 00     UT_RUNPROC/105        db_prefix = SC
21-217-18:07:26.116 00     UT_RUNPROC/106      endif
21-217-18:07:26.116 00     UT_RUNPROC/107      
21-217-18:07:26.116 00     UT_RUNPROC/109      db_prefix = db_prefix & CPU_CFG
21-217-18:07:26.116 00     UT_RUNPROC/110      
21-217-18:07:26.116 00     UT_RUNPROC/111      cpu_prefix = db_prefix
21-217-18:07:26.117 00     UT_RUNPROC/112      
21-217-18:07:26.117 00     UT_RUNPROC/113      ; Set the database prefix for CPU1
21-217-18:07:26.117 00     UT_RUNPROC/114      if (numCPUs > 1) then
21-217-18:07:26.117 00     UT_RUNPROC/116      endif
21-217-18:07:26.117 00     UT_RUNPROC/117      
21-217-18:07:26.117 00     UT_RUNPROC/118      ; setup the database mnemonics for CPU1
21-217-18:07:26.117 00     UT_RUNPROC/119      local cksumItem = cpu_prefix & "_ES_CKSUM"
21-217-18:07:26.117 00     UT_RUNPROC/120      local cfeMajorVerItem = cpu_prefix & "_ES_CFEMAJORVER"
21-217-18:07:26.117 00     UT_RUNPROC/121      local cfeMinorVerItem = cpu_prefix & "_ES_CFEMINORVER"
21-217-18:07:26.117 00     UT_RUNPROC/122      local cfeRevisionItem = cpu_prefix & "_ES_CFEREVISION"
21-217-18:07:26.117 00     UT_RUNPROC/123      local cfeMissionRevItem = cpu_prefix & "_ES_CFEMSNREV"
21-217-18:07:26.117 00     UT_RUNPROC/124      local osMajorVerItem = cpu_prefix & "_ES_OSMAJORVER"
21-217-18:07:26.117 00     UT_RUNPROC/125      local osMinorVerItem = cpu_prefix & "_ES_OSMINORVER"
21-217-18:07:26.117 00     UT_RUNPROC/126      local osRevisionItem = cpu_prefix & "_ES_OSREVISION"
21-217-18:07:26.117 00     UT_RUNPROC/127      local osMissionRevItem = cpu_prefix & "_ES_OSMISSIONREV"
21-217-18:07:26.117 00     UT_RUNPROC/128      
21-217-18:07:26.117 00     UT_RUNPROC/129      ;
21-217-18:07:26.117 00     UT_RUNPROC/130      ; Output FSW configuration information
21-217-18:07:26.117 00     UT_RUNPROC/131      ;
21-217-18:07:26.117 00     UT_RUNPROC/132      write "****************** FSW Configuration ******************"
21-217-18:07:26.117 00     SPR-I:OPRO         ****************** FSW Configuration ******************
21-217-18:07:26.117 00     UT_RUNPROC/134      if (numCPUs = 1) then
21-217-18:07:26.117 00     UT_RUNPROC/135        write "        Checksum:    ", {cksumItem}
21-217-18:07:26.118 00     SPR-I:OPRO                 Checksum:    29237
21-217-18:07:26.118 00     UT_RUNPROC/136        write "        cFE Version: ", {cfeMajorVerItem} & "." & {cfeMinorVerItem} & "." & {cfeRevisionItem} & "." & {cfeMissionRevItem}
21-217-18:07:26.118 00     SPR-I:OPRO                 cFE Version: 6.7.99.0
21-217-18:07:26.118 00     UT_RUNPROC/137        write "        OS Version:  ", {osMajorVerItem} & "." & {osMinorVerItem} & "." & {osRevisionItem} & "." & {osMissionRevItem}
21-217-18:07:26.118 00     SPR-I:OPRO                 OS Version:  5.0.0.255
21-217-18:07:26.118 00     UT_RUNPROC/138        write " "
21-217-18:07:26.118 00     SPR-I:OPRO          
21-217-18:07:26.118 00     UT_RUNPROC/139      endif
21-217-18:07:26.118 00     UT_RUNPROC/140      
21-217-18:07:26.118 00     UT_RUNPROC/141      if (numCPUs >= 2) then
21-217-18:07:26.118 00     UT_RUNPROC/166      endif
21-217-18:07:26.118 00     UT_RUNPROC/167      
21-217-18:07:26.118 00     UT_RUNPROC/168      ; This proc only supports up to 3 CPUs.
21-217-18:07:26.118 00     UT_RUNPROC/169      ; If there are more than 3, the additional CPUs must be added below
21-217-18:07:26.118 00     UT_RUNPROC/170      if (numCPUs = 3) then
21-217-18:07:26.118 00     UT_RUNPROC/189      endif
21-217-18:07:26.118 00     UT_RUNPROC/190      
21-217-18:07:26.119 00     UT_RUNPROC/191      write "        Connection Status"
21-217-18:07:26.119 00     SPR-I:OPRO                 Connection Status
21-217-18:07:26.119 00     UT_RUNPROC/192      write "        -----------------"
21-217-18:07:26.119 00     SPR-I:OPRO                 -----------------
21-217-18:07:26.119 00     UT_RUNPROC/193      write "        CFDP: ", %select(packet_valid("my_entity_id"),"UP","DOWN")
21-217-18:07:26.119 00     SPR-I:OPRO                 CFDP: DOWN
21-217-18:07:26.119 00     UT_RUNPROC/194      write "        UDP: ", p@GSE_ICHAN
21-217-18:07:26.119 00     SPR-I:OPRO                 UDP:  UP 
21-217-18:07:26.119 00     UT_RUNPROC/195      write "        SWTS: ", p@GSE_SCHAN
21-217-18:07:26.119 00     SPR-I:OPRO                 SWTS:  UNK
21-217-18:07:26.119 00     UT_RUNPROC/196      ; write "        ITOS: ", p@GSE_ZCHAN
21-217-18:07:26.119 00     UT_RUNPROC/197      
21-217-18:07:26.119 00     UT_RUNPROC/199      gds_label = ""
21-217-18:07:26.119 00     UT_RUNPROC/200      gds_version = "N/A"
21-217-18:07:26.120 00     UT_RUNPROC/201      
21-217-18:07:26.120 00     UT_RUNPROC/202      #ifdef GDS_EXISTS
21-217-18:07:26.120 00     UT_RUNPROC/203        write "        GDS:  ", %select(packet_valid("GDS_EXECUTOR_SIMULATION_TIME"),"UP", "DOWN")
21-217-18:07:26.120 00     UT_RUNPROC/204        if (GSE_HCHAN = 1) then
21-217-18:07:26.120 00     UT_RUNPROC/205          gds_label = "GDS"
21-217-18:07:26.120 00     UT_RUNPROC/206          gds_version = GDS_EXECUTOR_GDS_VERSION_VALUE
21-217-18:07:26.120 00     UT_RUNPROC/207        endif
21-217-18:07:26.120 00     UT_RUNPROC/208      #endif
21-217-18:07:26.120 00     UT_RUNPROC/209      
21-217-18:07:26.120 00     UT_RUNPROC/211      write "        CMD / TLM Path"
21-217-18:07:26.120 00     SPR-I:OPRO         
21-217-18:07:26.120 00     UT_RUNPROC/211      write "        CMD / TLM Path"
21-217-18:07:26.120 00     SPR-I:OPRO                 CMD / TLM Path
21-217-18:07:26.120 00     UT_RUNPROC/212      write "        --------------"
21-217-18:07:26.120 00     SPR-I:OPRO                 --------------
21-217-18:07:26.120 00     UT_RUNPROC/213      if (GSE_ICHAN = 1) then
21-217-18:07:26.120 00     UT_RUNPROC/214        cmd_tlm_path = "UDP"
21-217-18:07:26.120 00     UT_RUNPROC/219      endif
21-217-18:07:26.120 00     UT_RUNPROC/220      
21-217-18:07:26.120 00     UT_RUNPROC/221      write "        ", cmd_tlm_path
21-217-18:07:26.120 00     SPR-I:OPRO                 UDP
21-217-18:07:26.124 00     UT_RUNPROC/222      write "        ", gds_label
21-217-18:07:26.124 00     SPR-I:OPRO                 
21-217-18:07:26.124 00     UT_RUNPROC/224      write "        ASIST / GDS Configuration"
21-217-18:07:26.125 00     SPR-I:OPRO         
21-217-18:07:26.125 00     UT_RUNPROC/224      write "        ASIST / GDS Configuration"
21-217-18:07:26.125 00     SPR-I:OPRO                 ASIST / GDS Configuration
21-217-18:07:26.125 00     UT_RUNPROC/225      write "        -------------------------"
21-217-18:07:26.125 00     SPR-I:OPRO                 -------------------------
21-217-18:07:26.125 00     UT_RUNPROC/226      write "        Workstation: ", %upper(%liv(LOCALHOST))
21-217-18:07:26.125 00     SPR-I:OPRO                 Workstation: GS582CFSLAB4
21-217-18:07:26.125 00     UT_RUNPROC/227      write "        Account: ", %env("ACCOUNT")
21-217-18:07:26.125 00     SPR-I:OPRO                 Account: cfs_test
21-217-18:07:26.125 00     UT_RUNPROC/228      write "        Version: ", ASIST_VERSION
21-217-18:07:26.125 00     SPR-I:OPRO                 Version: 21.0.7
21-217-18:07:26.125 00     UT_RUNPROC/229      write "        Tlm DB:  Version: ",vidtlm.version, "  Date: ", tlmdbdate, "  Time: ", vidtlm.timeof
21-217-18:07:26.125 00     SPR-I:OPRO                 Tlm DB:  Version: 1.983  Date: 07-13-21  Time: 10:22:58 AM.
21-217-18:07:26.125 00     UT_RUNPROC/230      write "        Cmd DB:  Version: ",%rpad(command_parm_attr("verid_cmd", "version", "description"),4," "),"  Date: ",cmddbdate,"  Time: ",command_parm_attr("verid_cmd", "timeof", "description")
21-217-18:07:26.125 00     SPR-I:OPRO                 Cmd DB:  Version: 1.51  Date: 05-21-21  Time: 08:24:49 AM.EDT
21-217-18:07:26.125 00     UT_RUNPROC/231      
21-217-18:07:26.125 00     UT_RUNPROC/232      #ifdef GDS_EXISTS
21-217-18:07:26.125 00     UT_RUNPROC/233        write "        GDS: ", gds_version
21-217-18:07:26.125 00     UT_RUNPROC/234      #endif
21-217-18:07:26.125 00     UT_RUNPROC/235      
21-217-18:07:26.126 00     UT_RUNPROC/237      write "        Telemetry Info"
21-217-18:07:26.126 00     SPR-I:OPRO         
21-217-18:07:26.126 00     UT_RUNPROC/237      write "        Telemetry Info"
21-217-18:07:26.126 00     SPR-I:OPRO                 Telemetry Info
21-217-18:07:26.126 00     UT_RUNPROC/238      write "        --------------"
21-217-18:07:26.126 00     SPR-I:OPRO                 --------------
21-217-18:07:26.126 00     UT_RUNPROC/240      write "        Pkt Loss Count: N/A"
21-217-18:07:26.126 00     SPR-I:OPRO                 Pkt Loss Count: N/A
21-217-18:07:26.126 00     UT_RUNPROC/241      write "****************  End FSW Configuration ***************"
21-217-18:07:26.126 00     SPR-I:OPRO         ****************  End FSW Configuration ***************
21-217-18:07:26.126 00     UT_RUNPROC/242      ;
21-217-18:07:26.126 00     UT_RUNPROC/243      ; Start the procedure
21-217-18:07:26.126 00     UT_RUNPROC/244      ;
21-217-18:07:26.126 00     UT_RUNPROC/245      write "Starting Procedure.... ", proc_to_run
21-217-18:07:26.126 00     SPR-I:OPRO         Starting Procedure.... scx_cpu1_cs_corecode
21-217-18:07:26.126 00     UT_RUNPROC/246      rstol_dir = "rstol 'start " & proc_to_run & "'"
21-217-18:07:26.126 00     UT_RUNPROC/247      stime = %gmt
21-217-18:07:26.127 00     UT_RUNPROC/248      native(rstol_dir)
21-217-18:07:26.255 00     SPR-I:OPRI     --> start scx_cpu1_cs_corecode
21-217-18:07:26.256 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_cs_corecode.i
21-217-18:07:26.264 00     SPR-I:STS          Procedure SCX_CPU1_CS_CORECODE started
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/2        ;*******************************************************************************
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/3        ;  Test Name:  cs_corecode
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/4        ;  Test Level: Build Verification
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/5        ;  Test Type:  Functional
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/6        ;
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/7        ;  Test Description
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/8        ;	This test verifies that the CFS Checksum (CS) OS and cFE Core code
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/9        ;	segment checksumming commands function and handle anomolies properly.
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/10       ;
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/11       ;  Requirements Tested
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/12       ;    CS1002	For all CS commands, if the length contained in the message
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/13       ;		header is not equal to the expected length, CS shall reject the
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/14       ;		command and issue an event message.
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/15       ;    CS1003	If CS accepts any command as valid, CS shall execute the
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/16       ;		command, increment the CS Valid Command Counter and issue an
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/17       ;		event message.
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/18       ;    CS1004	If CS rejects any command, CS shall abort the command execution,
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/19       ;		increment the CS Command Rejected Counter and issue an event
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/20       ;		message.
21-217-18:07:26.264 00 SCX_CPU1_CS_CO/21       ;    CS3000	Checksum shall calculate CRC for the OS code segment and
21-217-18:07:26.265 00 SCX_CPU1_CS_CO/22       ;		compare them against the corresponding baseline OS code segment
21-217-18:07:26.265 00 SCX_CPU1_CS_CO/23       ;		CRC if:
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/24       ;			a) Checksumming (as a whole) is Enabled
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/25       ;			b) OS segment checksumming is Enabled
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/26       ;    CS3000.1	If the OS code segment CRC is not equal to the baseline OS code
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/27       ;		segment CRC, CS shall increment the OS Code Segment CRC
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/28       ;		Miscompare Counter and send an event message.
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/29       ;    CS3002	Upon receipt of an Enable OS Code Segment command, CS shall 
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/30       ;		enable checksumming of the OS Code segment.
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/31       ;    CS3003	Upon receipt of a Disable OS Code Segment command, CS shall 
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/32       ;		disable checksumming of the OS Code segment.
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/33       ;    CS3004	Upon receipt of a Recompute OS Code Segment CRC, CS shall:
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/34       ;			a) Recompute the baseline CRC for the OS Code segment
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/35       ;			b) Set the Recompute In Progress Flag to TRUE
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/36       ;    CS3004.1	Once the baseline CRC is computed, CS shall:
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/37       ;			a) Generate an event message containing the baseline CRC
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/38       ;			b) Set the Recompute In Progress Flag to FALSE
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/39       ;    CS3004.2	If CS is already processing a Recompute CRC command or a One
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/40       ;		Shot CRC command, CS shall reject the command.
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/41       ;    CS3005	Upon receipt of a Report OS Code Segment CRC, CS shall send an
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/42       ;		event message containing the baseline OS code segment CRC.
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/43       ;    CS3006	Checksum shall calculate CRC for the cFE code segment and
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/44       ;		compare them against the corresponding baseline cFE code segment
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/45       ;		CRC if:
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/46       ;			a) Checksumming (as a whole) is Enabled
21-217-18:07:26.278 00 SCX_CPU1_CS_CO/47       ;			b) cFE segment checksumming is Enabled
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/48       ;    CS3006.1	If the cFE code segment CRC is not equal to the baseline cFE
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/49       ;		code segment CRC, CS shall increment the cFE Code Segment CRC
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/50       ;		Miscompare Counter and send an event message.
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/51       ;    CS3007	Upon receipt of an Enable cFE code segment command, CS shall
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/52       ;		enable checksumming of the cFE code segment.
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/53       ;    CS3008	Upon receipt of a Disable cFE code segment command, CS shall
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/54       ;		disable checksumming of the cFE code segment.
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/55       ;    CS3009	Upon receipt of a Recompute cFE Code Segment CRC command, CS 
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/56       ;		shall:
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/57       ;			a) Recompute the baseline checksum for the cFE Code
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/58       ;			   segment.
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/59       ;			b) Set the Recompute In Progress Flag to TRUE
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/60       ;    CS3009.1	Once the baseline CRC is computed, CS shall:
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/61       ;			a) Generate an event message containing the baseline CRC
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/62       ;			b) Set the Recompute In Progress Flag to FALSE
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/63       ;    CS3009.2	If CS is already processing a Recompute CRC command or a One
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/64       ;		Shot CRC command, CS shall reject the command.
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/65       ;    CS3010	Upon receipt of a Report cFE Code Segment CRC command, CS shall 
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/66       ;		send an event message containing the baseline cFE code segment
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/67       ;		CRC.
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/68       ;    CS8000	Upon receipt of an Enable Checksum command, CS shall start
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/69       ;		calculating CRCs and compare them against the baseline CRCs.
21-217-18:07:26.279 00 SCX_CPU1_CS_CO/70       ;    CS8001	Upon receipt of a Disable Checksum command, CS shall stop
21-217-18:07:26.280 00 SCX_CPU1_CS_CO/71       ;		calculating CRCs and comparing them against the baseline CRCs.
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/72       ;    CS9000	CS shall generate a housekeeping message containing the
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/73       ;		following:
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/74       ;			a) Valid Ground Command Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/75       ;			b) Ground Command Rejected Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/76       ;			c) Overall CRC enable/disable status
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/77       ;			d) Total Non-Volatile Baseline CRC
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/78       ;			e) OS code segment Baseline CRC
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/79       ;			f) cFE code segment Baseline CRC
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/80       ;			g) Non-Volatile CRC Miscompare Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/81       ;			h) OS Code Segment CRC Miscompare Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/82       ;			i) cFE Code Segment CRC Miscompare Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/83       ;			j) Application CRC Miscompare Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/84       ;			k) Table CRC Miscompare Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/85       ;			l) User-Defined Memory CRC Miscompare Counter
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/86       ;			m) Last One Shot Address
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/87       ;			n) Last One Shot Size
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/88       ;			o) Last One Shot Checksum
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/89       ;			p) Checksum Pass Counter (number of passes thru all of
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/90       ;			   the checksum areas)
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/91       ;			q) Current Checksum Region (Non-Volatile, OS code
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/92       ;			 ) segment, cFE Code Segment etc)
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/93       ;			r) Non-Volatile CRC enable/disable status
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/94       ;			s) OS Code Segment CRC enable/disable status
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/95       ;			t) cFE Code Segment CRC enable/disable status
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/96       ;			u) Application CRC enable/disable status
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/97       ;			v) Table CRC enable/disable status
21-217-18:07:26.281 00 SCX_CPU1_CS_CO/98       ;			w) User-Defined Memory CRC enable/disable status
21-217-18:07:26.289 00 SCX_CPU1_CS_CO/99       ;			x) Last One Shot Rate
21-217-18:07:26.289 00 SCX_CPU1_CS_CO/100      ;			y) Recompute In Progress Flag
21-217-18:07:26.289 00 SCX_CPU1_CS_CO/101      ;			z) One Shot In Progress Flag
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/102      ;    CS9001     Upon any initialization of the CS Application (cFE Power On, cFE
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/103      ;               Processor Reset or CS Application Reset), CS shall initialize
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/104      ;               the following data to Zero:
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/105      ;			a) Valid Ground Command Counter
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/106      ;			b) Ground Command Rejected Counter
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/107      ;			c) Non-Volatile CRC Miscompare Counter
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/108      ;			d) OS Code Segment CRC Miscompare Counter
21-217-18:07:26.290 00 SCX_CPU1_CS_CO/109      ;			e) cFE Code Segment CRC Miscompare Counter
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/110      ;			f) Application CRC Miscompare Counter
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/111      ;			g) Table CRC Miscompare Counter
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/112      ;			h) User-Defined Memory CRC Miscompare Counter
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/113      ;			i) Recompute In Progress Flag
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/114      ;			j) One Shot In Progress Flag
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/115      ;
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/116      ;  Prerequisite Conditions
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/117      ;	The CFS is up and running and ready to accept commands.
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/118      ;	The CS commands and telemetry items exist in the GSE database.
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/119      ;	The display pages exist for the CS Housekeeping and the dump-only
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/120      ;		Application Code Segment Result Table.
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/121      ;	The Application Code Segment definition table exists defining the
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/122      ;		segments to checksum.
21-217-18:07:26.291 00 SCX_CPU1_CS_CO/123      ;	A CS Test application (TST_CS) exists in order to fully test the CS
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/124      ;		Application.
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/125      ;
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/126      ;  Assumptions and Constraints
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/127      ;	None.
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/128      ;
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/129      ;  Change History
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/130      ;
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/131      ;	Date		   Name		Description
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/132      ;	08/25/08	Walt Moleski	Original Procedure.
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/133      ;       09/22/10        Walt Moleski    Updated to use variables for the CFS
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/134      ;                                       application name. Replaced all setupevt
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/135      ;					instances with setupevents
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/136      ;       03/01/17        Walt Moleski    Updated for CS 2.4.0.0 using CPU1 for
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/137      ;                                       commanding and added a hostCPU variable
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/138      ;                                       for the utility procs to connect to the
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/139      ;                                       proper host IP address.
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/140      ;
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/141      ;  Arguments
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/142      ;	None.
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/143      ;
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/144      ;  Procedures Called
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/145      ;	Name			Description
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/146      ;       ut_tlmwait	Wait for a specified telemetry point to update to a
21-217-18:07:26.296 00 SCX_CPU1_CS_CO/147      ;			specified value. 
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/148      ;       ut_pfindicate	Print the pass fail status of a particular requirement
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/149      ;			number.
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/150      ;       ut_setupevents	Performs setup to verify that a particular event
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/151      ;			message was received by ASIST.
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/152      ;	ut_setrequirements	A directive to set the status of the cFE
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/153      ;			requirements array.
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/154      ;
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/155      ;  Expected Test Results and Analysis
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/156      ;
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/157      ;**********************************************************************
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/158      
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/159      local logging = %liv (log_procedure)
21-217-18:07:26.297 00 SCX_CPU1_CS_CO/160      %liv (log_procedure) = FALSE
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/175      
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/176      #define CS_1002		0
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/177      #define CS_1003		1
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/178      #define CS_1004		2
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/179      #define CS_3000		3
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/180      #define CS_30001	4
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/181      #define CS_3002		5
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/182      #define CS_3003		6
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/183      #define CS_3004 	7
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/184      #define CS_30041	8
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/185      #define CS_30042	9
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/186      #define CS_3005		10
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/187      #define CS_3006		11
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/188      #define CS_30061	12
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/189      #define CS_3007		13
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/190      #define CS_3008		14
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/191      #define CS_3009 	15
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/192      #define CS_30091 	16
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/193      #define CS_30092 	17
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/194      #define CS_3010		18
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/195      #define CS_8000		19
21-217-18:07:26.376 00 SCX_CPU1_CS_CO/196      #define CS_8001		20
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/197      #define CS_9000		21
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/198      #define CS_9001		22
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/199      
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/200      global ut_req_array_size = 22
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/201      global ut_requirement[0 .. ut_req_array_size]
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/202      
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.379 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.380 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.385 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.385 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.385 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.385 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.386 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.386 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.386 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.387 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.391 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.392 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/204        ut_requirement[i] = "U"
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/205      enddo
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/203      for i = 0 to ut_req_array_size DO
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/206      
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/207      ;**********************************************************************
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/208      ; Set the local values
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/209      ;**********************************************************************
21-217-18:07:26.396 00 SCX_CPU1_CS_CO/210      local cfe_requirements[0 .. ut_req_array_size] = ["CS_1002", "CS_1003", "CS_1004", "CS_3000", "CS_3000.1", "CS_3002", "CS_3003", "CS_3004", "CS_3004.1", "CS_3004.2", "CS_3005", "CS_3006", "CS_3006.1", "CS_3007", "CS_3008", "CS_3009", "CS_3009.1", "CS_3009.2", "CS_3010", "CS_8000", "CS_8001", "CS_9000", "CS_9001" ]
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/211      
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/212      ;**********************************************************************
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/213      ; Define local variables
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/214      ;**********************************************************************
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/215      LOCAL rawcmd
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/216      LOCAL stream
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/217      local CSAppName = "CS"
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/218      local hostCPU = "CPU3"
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/219      
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/220      write ";*********************************************************************"
21-217-18:07:26.397 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/221      write ";  Step 1.0: Checksum Table Test Setup."
21-217-18:07:26.397 00     SPR-I:OPRO         ;  Step 1.0: Checksum Table Test Setup.
21-217-18:07:26.397 00 SCX_CPU1_CS_CO/222      write ";*********************************************************************"
21-217-18:07:26.397 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:07:26.687 00 SCX_CPU1_CS_CO/223      write ";  Step 1.1: Command a Power-on Reset on CPU1."
21-217-18:07:26.687 00     SPR-I:OPRO         ;  Step 1.1: Command a Power-on Reset on CPU1.
21-217-18:07:26.687 00 SCX_CPU1_CS_CO/224      write ";**********************************************************************"
21-217-18:07:26.687 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:07:26.687 00 SCX_CPU1_CS_CO/225      /SCX_CPU1_ES_POWERONRESET
21-217-18:07:26.700 00 SCX_CPU1_CS_CO/226      wait 10
21-217-18:07:26.700 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-217-18:07:36.709 00 SCX_CPU1_CS_CO/227      
21-217-18:07:36.709 00 SCX_CPU1_CS_CO/228      close_data_center
21-217-18:07:36.710 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-217-18:07:36.711 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-217-18:07:36.711 00 CLEAR_SPACECRA/2        ;
21-217-18:07:36.712 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-217-18:07:36.712 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-217-18:07:36.719 00 CLEAR_SPACECRA/135      
21-217-18:07:36.719 00 CLEAR_SPACECRA/136      endproc
21-217-18:07:36.719 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-217-18:07:36.745 00 SCX_CPU1_CS_CO/229      wait 60
21-217-18:07:36.745 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-217-18:08:36.795 00 SCX_CPU1_CS_CO/230      
21-217-18:08:36.795 00 SCX_CPU1_CS_CO/231      cfe_startup {hostCPU}
21-217-18:08:36.809 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:08:46.821 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:08:46.881 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-217-18:08:46.881 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-217-18:08:46.881 00 SEND_THAT_TO_C/2        ;
21-217-18:08:46.881 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-217-18:08:46.882 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-217-18:08:46.883 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-217-18:08:46.936 00 SEND_THAT_TO_C/83       
21-217-18:08:46.936 00 SEND_THAT_TO_C/84       endproc
21-217-18:08:46.936 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-217-18:08:46.936 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:08:47.924 00    TLMH-I:STS          58-012-14:03:48.917 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-217-18:08:50.941 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:08:50.941 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-217-18:08:50.944 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-217-18:08:50.944 00 FILL_IN_SPACEC/2        ;
21-217-18:08:50.944 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-217-18:08:50.945 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-217-18:08:50.949 00 FILL_IN_SPACEC/152      
21-217-18:08:50.949 00 FILL_IN_SPACEC/153      endproc
21-217-18:08:50.949 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-217-18:08:50.949 00 SCX_CPU1_CS_CO/232      wait 5
21-217-18:08:50.949 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:08:55.953 00 SCX_CPU1_CS_CO/233      
21-217-18:08:55.953 00 SCX_CPU1_CS_CO/234      write ";*********************************************************************"
21-217-18:08:55.954 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:08:55.954 00 SCX_CPU1_CS_CO/235      write ";  Step 1.2: Display the Housekeeping pages "
21-217-18:08:55.954 00     SPR-I:OPRO         ;  Step 1.2: Display the Housekeeping pages 
21-217-18:08:55.954 00 SCX_CPU1_CS_CO/236      write ";**********************************************************************"
21-217-18:08:55.954 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:08:55.954 00 SCX_CPU1_CS_CO/237      page SCX_CPU1_CS_HK
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/238      ;page SCX_CPU1_TST_CS_HK
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/239      
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/241      local hkPktId
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/242      
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/244      hkPktId = "p0A4"
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/245      
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/248      local seqTlmItem = hkPktId & "scnt"
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/249      local currSCnt = {seqTlmItem}
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/250      local expectedSCnt = currSCnt + 2
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/251      
21-217-18:08:56.056 00 SCX_CPU1_CS_CO/252      ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:08:56.059 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:09:03.067 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:03.068 00 SCX_CPU1_CS_CO/253      if (UT_TW_Status = UT_Success) then
21-217-18:09:03.069 00 SCX_CPU1_CS_CO/254        write "<*> Passed (9000) - Housekeeping packet is being generated."
21-217-18:09:03.069 00     SPR-I:OPRO         <*> Passed (9000) - Housekeeping packet is being generated.
21-217-18:09:03.069 00 SCX_CPU1_CS_CO/255        ut_setrequirements CS_9000, "P"
21-217-18:09:03.071 00 SCX_CPU1_CS_CO/259      endif
21-217-18:09:03.072 00 SCX_CPU1_CS_CO/260      
21-217-18:09:03.072 00 SCX_CPU1_CS_CO/261      wait 5
21-217-18:09:03.072 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:09:08.076 00 SCX_CPU1_CS_CO/262      
21-217-18:09:08.076 00 SCX_CPU1_CS_CO/263      goto step1_5
21-217-18:09:08.077 00 SCX_CPU1_CS_CO/328      step1_5:
21-217-18:09:08.077 00 SCX_CPU1_CS_CO/329      write ";*********************************************************************"
21-217-18:09:08.077 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:08.077 00 SCX_CPU1_CS_CO/330      write ";  Step 1.5: Enable DEBUG Event Messages "
21-217-18:09:08.077 00     SPR-I:OPRO         ;  Step 1.5: Enable DEBUG Event Messages 
21-217-18:09:08.077 00 SCX_CPU1_CS_CO/331      write ";*********************************************************************"
21-217-18:09:08.077 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:08.077 00 SCX_CPU1_CS_CO/332      local cmdCtr = SCX_CPU1_EVS_CMDPC + 1
21-217-18:09:08.078 00 SCX_CPU1_CS_CO/333      
21-217-18:09:08.078 00 SCX_CPU1_CS_CO/335      /SCX_CPU1_EVS_EnaAppEVTType Application=CSAppName DEBUG
21-217-18:09:08.093 00 SCX_CPU1_CS_CO/336      wait 2
21-217-18:09:08.093 00     SPR-I:STTE         Wait mode - waiting 2 seconds ...
21-217-18:09:10.095 00 SCX_CPU1_CS_CO/337      
21-217-18:09:10.095 00 SCX_CPU1_CS_CO/338      ut_tlmwait SCX_CPU1_EVS_CMDPC, {cmdCtr}
21-217-18:09:10.105 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:09:11.106 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/339      if (UT_TW_Status = UT_Success) then
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/340        write "<*> Passed - Enable Debug events command sent properly."
21-217-18:09:11.107 00     SPR-I:OPRO         <*> Passed - Enable Debug events command sent properly.
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/343      endif
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/344      
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/345      write ";*********************************************************************"
21-217-18:09:11.107 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/346      write ";  Step 1.6: Verify that the CS Housekeeping telemetry items are "
21-217-18:09:11.107 00     SPR-I:OPRO         ;  Step 1.6: Verify that the CS Housekeeping telemetry items are 
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/347      write ";  initialized to zero (0). "
21-217-18:09:11.107 00     SPR-I:OPRO         ;  initialized to zero (0). 
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/348      write ";*********************************************************************"
21-217-18:09:11.107 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/351      if (SCX_CPU1_CS_CMDPC = 0) AND (SCX_CPU1_CS_CMDEC = 0) AND ;;
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/352         (SCX_CPU1_CS_EepromEC = 0) AND (SCX_CPU1_CS_MemoryEC = 0) AND ;;
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/353         (SCX_CPU1_CS_TableEC = 0) AND (SCX_CPU1_CS_AppEC = 0) AND ;;
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/354         (SCX_CPU1_CS_RecomputeInProgress = 0) AND ;;
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/355         (SCX_CPU1_CS_OneShotInProgress = 0) AND ;;
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/356         (SCX_CPU1_CS_CFECoreEC = 0) AND (SCX_CPU1_CS_OSEC = 0) THEN
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/357        write "<*> Passed (9001) - Housekeeping telemetry initialized properly."
21-217-18:09:11.107 00     SPR-I:OPRO         <*> Passed (9001) - Housekeeping telemetry initialized properly.
21-217-18:09:11.107 00 SCX_CPU1_CS_CO/358        ut_setrequirements CS_9001, "P"
21-217-18:09:11.108 00 SCX_CPU1_CS_CO/370      endif
21-217-18:09:11.108 00 SCX_CPU1_CS_CO/371      
21-217-18:09:11.116 00 SCX_CPU1_CS_CO/372      wait 5
21-217-18:09:11.116 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:09:16.121 00 SCX_CPU1_CS_CO/373      
21-217-18:09:16.121 00 SCX_CPU1_CS_CO/374      write ";*********************************************************************"
21-217-18:09:16.121 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:16.121 00 SCX_CPU1_CS_CO/375      write ";  Step 2.0: OS Code Segment Test."
21-217-18:09:16.121 00     SPR-I:OPRO         ;  Step 2.0: OS Code Segment Test.
21-217-18:09:16.121 00 SCX_CPU1_CS_CO/376      write ";*********************************************************************"
21-217-18:09:16.121 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:16.121 00 SCX_CPU1_CS_CO/377      write ";  Step 2.1: Send the Enable Checksum command."
21-217-18:09:16.121 00     SPR-I:OPRO         ;  Step 2.1: Send the Enable Checksum command.
21-217-18:09:16.121 00 SCX_CPU1_CS_CO/378      write ";*********************************************************************"
21-217-18:09:16.122 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:16.122 00 SCX_CPU1_CS_CO/379      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_ALL_INF_EID, "INFO", 1
21-217-18:09:16.128 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:16.128 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 5
21-217-18:09:16.128 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:16.129 00 SCX_CPU1_CS_CO/380      
21-217-18:09:16.129 00 SCX_CPU1_CS_CO/381      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:09:16.129 00 SCX_CPU1_CS_CO/383      /SCX_CPU1_CS_EnableAll
21-217-18:09:16.140 00 SCX_CPU1_CS_CO/384      
21-217-18:09:16.140 00 SCX_CPU1_CS_CO/385      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:09:16.144 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:09:16.920 00    TLMH-I:STS          58-012-14:04:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=5 Background Checksumming Enabled
21-217-18:09:19.148 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:19.149 00 SCX_CPU1_CS_CO/386      if (UT_TW_Status = UT_Success) then
21-217-18:09:19.149 00 SCX_CPU1_CS_CO/387        write "<*> Passed (1003;8000) - CS EnableALL command sent properly."
21-217-18:09:19.149 00     SPR-I:OPRO         <*> Passed (1003;8000) - CS EnableALL command sent properly.
21-217-18:09:19.149 00 SCX_CPU1_CS_CO/388        ut_setrequirements CS_1003, "P"
21-217-18:09:19.152 00 SCX_CPU1_CS_CO/389        ut_setrequirements CS_8000, "P"
21-217-18:09:19.153 00 SCX_CPU1_CS_CO/394      endif
21-217-18:09:19.153 00 SCX_CPU1_CS_CO/395      
21-217-18:09:19.153 00 SCX_CPU1_CS_CO/397      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:09:19.157 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:19.158 00 SCX_CPU1_CS_CO/398      if (UT_TW_Status = UT_Success) then
21-217-18:09:19.158 00 SCX_CPU1_CS_CO/399        write "<*> Passed (1003;8000) - Expected Event Msg ",CS_ENABLE_ALL_INF_EID," rcv'd."
21-217-18:09:19.158 00     SPR-I:OPRO         <*> Passed (1003;8000) - Expected Event Msg 5 rcv'd.
21-217-18:09:19.158 00 SCX_CPU1_CS_CO/400        ut_setrequirements CS_1003, "P"
21-217-18:09:19.181 00 SCX_CPU1_CS_CO/401        ut_setrequirements CS_8000, "P"
21-217-18:09:19.182 00 SCX_CPU1_CS_CO/406      endif
21-217-18:09:19.182 00 SCX_CPU1_CS_CO/407      
21-217-18:09:19.182 00 SCX_CPU1_CS_CO/408      wait 5
21-217-18:09:19.182 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:09:24.187 00 SCX_CPU1_CS_CO/409      
21-217-18:09:24.187 00 SCX_CPU1_CS_CO/411      if (p@scx_cpu1_CS_State = "Enabled") then
21-217-18:09:24.187 00 SCX_CPU1_CS_CO/412        write "<*> Passed (8000) - Overall CS State set to 'Enabled'."
21-217-18:09:24.187 00     SPR-I:OPRO         <*> Passed (8000) - Overall CS State set to 'Enabled'.
21-217-18:09:24.187 00 SCX_CPU1_CS_CO/413        ut_setrequirements CS_8000, "P"
21-217-18:09:24.189 00 SCX_CPU1_CS_CO/417      endif
21-217-18:09:24.189 00 SCX_CPU1_CS_CO/418      
21-217-18:09:24.189 00 SCX_CPU1_CS_CO/421      if (p@SCX_CPU1_CS_AppState = "Enabled") then
21-217-18:09:24.189 00 SCX_CPU1_CS_CO/422        /SCX_CPU1_CS_DisableApps
21-217-18:09:24.200 00 SCX_CPU1_CS_CO/423        wait 1
21-217-18:09:24.200 00     SPR-I:STTE         Wait mode - waiting 1 seconds ...
21-217-18:09:24.923 00    TLMH-I:STS          58-012-14:04:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=80 Checksumming of App is Disabled
21-217-18:09:25.202 00 SCX_CPU1_CS_CO/424      endif
21-217-18:09:25.202 00 SCX_CPU1_CS_CO/425      
21-217-18:09:25.202 00 SCX_CPU1_CS_CO/427      if (p@SCX_CPU1_CS_EepromState = "Enabled") then
21-217-18:09:25.202 00 SCX_CPU1_CS_CO/428        /SCX_CPU1_CS_DisableEeprom
21-217-18:09:25.217 00 SCX_CPU1_CS_CO/429        wait 1
21-217-18:09:25.217 00     SPR-I:STTE         Wait mode - waiting 1 seconds ...
21-217-18:09:25.926 00    TLMH-I:STS          58-012-14:04:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=37 Checksumming of Eeprom is Disabled
21-217-18:09:26.218 00 SCX_CPU1_CS_CO/430      endif
21-217-18:09:26.218 00 SCX_CPU1_CS_CO/431      
21-217-18:09:26.218 00 SCX_CPU1_CS_CO/433      if (p@SCX_CPU1_CS_MemoryState = "Enabled") then
21-217-18:09:26.218 00 SCX_CPU1_CS_CO/434        /SCX_CPU1_CS_DisableMemory
21-217-18:09:26.232 00 SCX_CPU1_CS_CO/435        wait 1
21-217-18:09:26.232 00     SPR-I:STTE         Wait mode - waiting 1 seconds ...
21-217-18:09:26.920 00    TLMH-I:STS          58-012-14:04:28.003 INFO CPU=CPU1 APPNAME=CS EVENT ID=52 Checksumming of Memory is Disabled
21-217-18:09:27.233 00 SCX_CPU1_CS_CO/436      endif
21-217-18:09:27.233 00 SCX_CPU1_CS_CO/437      
21-217-18:09:27.233 00 SCX_CPU1_CS_CO/439      if (p@SCX_CPU1_CS_TableState = "Enabled") then
21-217-18:09:27.234 00 SCX_CPU1_CS_CO/440        /SCX_CPU1_CS_DisableTables
21-217-18:09:27.249 00 SCX_CPU1_CS_CO/441        wait 1
21-217-18:09:27.249 00     SPR-I:STTE         Wait mode - waiting 1 seconds ...
21-217-18:09:27.925 00    TLMH-I:STS          58-012-14:04:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=67 Checksumming of Tables is Disabled
21-217-18:09:28.250 00 SCX_CPU1_CS_CO/442      endif
21-217-18:09:28.250 00 SCX_CPU1_CS_CO/443      
21-217-18:09:28.251 00 SCX_CPU1_CS_CO/444      wait 5
21-217-18:09:28.251 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:09:33.255 00 SCX_CPU1_CS_CO/445      
21-217-18:09:33.255 00 SCX_CPU1_CS_CO/446      write ";*********************************************************************"
21-217-18:09:33.255 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:33.255 00 SCX_CPU1_CS_CO/447      write ";  Step 2.2: Send the Enable OS Code Segment command."
21-217-18:09:33.255 00     SPR-I:OPRO         ;  Step 2.2: Send the Enable OS Code Segment command.
21-217-18:09:33.255 00 SCX_CPU1_CS_CO/448      write ";*********************************************************************"
21-217-18:09:33.256 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:33.256 00 SCX_CPU1_CS_CO/449      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_OS_INF_EID, "INFO", 1
21-217-18:09:33.261 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:33.262 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 9
21-217-18:09:33.262 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:33.263 00 SCX_CPU1_CS_CO/450      
21-217-18:09:33.263 00 SCX_CPU1_CS_CO/451      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:09:33.264 00 SCX_CPU1_CS_CO/452      
21-217-18:09:33.264 00 SCX_CPU1_CS_CO/454      /SCX_CPU1_CS_EnableOS
21-217-18:09:33.283 00 SCX_CPU1_CS_CO/455      
21-217-18:09:33.284 00 SCX_CPU1_CS_CO/456      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:09:33.289 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:09:33.922 00    TLMH-I:STS          58-012-14:04:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=9 Checksumming of OS code segment is Enabled
21-217-18:09:35.292 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:35.293 00 SCX_CPU1_CS_CO/457      if (UT_TW_Status = UT_Success) then
21-217-18:09:35.293 00 SCX_CPU1_CS_CO/458        write "<*> Passed (1003;3002) - CS EnableOS command sent properly."
21-217-18:09:35.293 00     SPR-I:OPRO         <*> Passed (1003;3002) - CS EnableOS command sent properly.
21-217-18:09:35.294 00 SCX_CPU1_CS_CO/459        ut_setrequirements CS_1003, "P"
21-217-18:09:35.296 00 SCX_CPU1_CS_CO/460        ut_setrequirements CS_3002, "P"
21-217-18:09:35.299 00 SCX_CPU1_CS_CO/465      endif
21-217-18:09:35.299 00 SCX_CPU1_CS_CO/466      
21-217-18:09:35.299 00 SCX_CPU1_CS_CO/468      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:09:35.305 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:35.305 00 SCX_CPU1_CS_CO/469      if (UT_TW_Status = UT_Success) then
21-217-18:09:35.305 00 SCX_CPU1_CS_CO/470        write "<*> Passed (1003;3002) - Expected Event Msg ",CS_ENABLE_OS_INF_EID," rcv'd."
21-217-18:09:35.305 00     SPR-I:OPRO         <*> Passed (1003;3002) - Expected Event Msg 9 rcv'd.
21-217-18:09:35.305 00 SCX_CPU1_CS_CO/471        ut_setrequirements CS_1003, "P"
21-217-18:09:35.327 00 SCX_CPU1_CS_CO/472        ut_setrequirements CS_3002, "P"
21-217-18:09:35.328 00 SCX_CPU1_CS_CO/477      endif
21-217-18:09:35.328 00 SCX_CPU1_CS_CO/478      
21-217-18:09:35.328 00 SCX_CPU1_CS_CO/479      wait 5
21-217-18:09:35.328 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:09:40.332 00 SCX_CPU1_CS_CO/480      
21-217-18:09:40.332 00 SCX_CPU1_CS_CO/482      if (p@scx_cpu1_CS_OSState = "Enabled") then
21-217-18:09:40.332 00 SCX_CPU1_CS_CO/483        write "<*> Passed (3002) - OS State set to 'Enabled'."
21-217-18:09:40.332 00     SPR-I:OPRO         <*> Passed (3002) - OS State set to 'Enabled'.
21-217-18:09:40.332 00 SCX_CPU1_CS_CO/484        ut_setrequirements CS_3002, "P"
21-217-18:09:40.336 00 SCX_CPU1_CS_CO/488      endif
21-217-18:09:40.336 00 SCX_CPU1_CS_CO/489      
21-217-18:09:40.336 00 SCX_CPU1_CS_CO/490      write ";*********************************************************************"
21-217-18:09:40.336 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:40.337 00 SCX_CPU1_CS_CO/491      write ";  Step 2.3: Verify that CRC calculations are happening."
21-217-18:09:40.337 00     SPR-I:OPRO         ;  Step 2.3: Verify that CRC calculations are happening.
21-217-18:09:40.337 00 SCX_CPU1_CS_CO/492      write ";*********************************************************************"
21-217-18:09:40.337 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:40.337 00 SCX_CPU1_CS_CO/494      ut_tlmwait SCX_CPU1_CS_PASSCTR, 1, 300
21-217-18:09:40.351 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:09:47.359 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:47.361 00 SCX_CPU1_CS_CO/495      
21-217-18:09:47.361 00 SCX_CPU1_CS_CO/496      if (SCX_CPU1_CS_OSBASELINE <> 0) then
21-217-18:09:47.362 00 SCX_CPU1_CS_CO/497        write "<*> Passed (3000) - Checksumming is occurring."
21-217-18:09:47.362 00     SPR-I:OPRO         <*> Passed (3000) - Checksumming is occurring.
21-217-18:09:47.362 00 SCX_CPU1_CS_CO/498        ut_setrequirements CS_3000, "P"
21-217-18:09:47.366 00 SCX_CPU1_CS_CO/502      endif
21-217-18:09:47.366 00 SCX_CPU1_CS_CO/503      
21-217-18:09:47.366 00 SCX_CPU1_CS_CO/504      write ";*********************************************************************"
21-217-18:09:47.366 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:47.366 00 SCX_CPU1_CS_CO/505      write ";  Step 2.4: Send the Disable OS Code Segment command. "
21-217-18:09:47.367 00     SPR-I:OPRO         ;  Step 2.4: Send the Disable OS Code Segment command. 
21-217-18:09:47.367 00 SCX_CPU1_CS_CO/506      write ";*********************************************************************"
21-217-18:09:47.367 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:47.367 00 SCX_CPU1_CS_CO/507      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_OS_INF_EID, "INFO", 1
21-217-18:09:47.375 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:47.375 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 8
21-217-18:09:47.375 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:47.408 00 SCX_CPU1_CS_CO/508      
21-217-18:09:47.408 00 SCX_CPU1_CS_CO/509      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:09:47.408 00 SCX_CPU1_CS_CO/511      /SCX_CPU1_CS_DisableOS
21-217-18:09:47.420 00 SCX_CPU1_CS_CO/512      
21-217-18:09:47.420 00 SCX_CPU1_CS_CO/513      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:09:47.423 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:09:47.923 00    TLMH-I:STS          58-012-14:04:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=8 Checksumming of OS code segment is Disabled
21-217-18:09:51.428 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:51.428 00 SCX_CPU1_CS_CO/514      if (UT_TW_Status = UT_Success) then
21-217-18:09:51.428 00 SCX_CPU1_CS_CO/515        write "<*> Passed (1003;3003) - CS DisableOS command sent properly."
21-217-18:09:51.428 00     SPR-I:OPRO         <*> Passed (1003;3003) - CS DisableOS command sent properly.
21-217-18:09:51.428 00 SCX_CPU1_CS_CO/516        ut_setrequirements CS_1003, "P"
21-217-18:09:51.429 00 SCX_CPU1_CS_CO/517        ut_setrequirements CS_3003, "P"
21-217-18:09:51.430 00 SCX_CPU1_CS_CO/522      endif
21-217-18:09:51.430 00 SCX_CPU1_CS_CO/523      
21-217-18:09:51.430 00 SCX_CPU1_CS_CO/525      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:09:51.434 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:51.434 00 SCX_CPU1_CS_CO/526      if (UT_TW_Status = UT_Success) then
21-217-18:09:51.434 00 SCX_CPU1_CS_CO/527        write "<*> Passed (1003;3003) - Expected Event Msg ",CS_DISABLE_OS_INF_EID," rcv'd."
21-217-18:09:51.434 00     SPR-I:OPRO         <*> Passed (1003;3003) - Expected Event Msg 8 rcv'd.
21-217-18:09:51.434 00 SCX_CPU1_CS_CO/528        ut_setrequirements CS_1003, "P"
21-217-18:09:51.461 00 SCX_CPU1_CS_CO/529        ut_setrequirements CS_3003, "P"
21-217-18:09:51.461 00 SCX_CPU1_CS_CO/534      endif
21-217-18:09:51.462 00 SCX_CPU1_CS_CO/535      
21-217-18:09:51.462 00 SCX_CPU1_CS_CO/536      wait 5
21-217-18:09:51.462 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:09:56.466 00 SCX_CPU1_CS_CO/537      
21-217-18:09:56.466 00 SCX_CPU1_CS_CO/539      if (p@scx_cpu1_CS_OSState = "Disabled") then
21-217-18:09:56.466 00 SCX_CPU1_CS_CO/540        write "<*> Passed (3003) - OS State set to 'Disabled'."
21-217-18:09:56.466 00     SPR-I:OPRO         <*> Passed (3003) - OS State set to 'Disabled'.
21-217-18:09:56.466 00 SCX_CPU1_CS_CO/541        ut_setrequirements CS_3003, "P"
21-217-18:09:56.469 00 SCX_CPU1_CS_CO/545      endif
21-217-18:09:56.469 00 SCX_CPU1_CS_CO/546      
21-217-18:09:56.469 00 SCX_CPU1_CS_CO/547      write ";*********************************************************************"
21-217-18:09:56.469 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:56.469 00 SCX_CPU1_CS_CO/548      write ";  Step 2.5: Using the TST_CS application, manipulate the OS CRC.     "
21-217-18:09:56.469 00     SPR-I:OPRO         ;  Step 2.5: Using the TST_CS application, manipulate the OS CRC.     
21-217-18:09:56.470 00 SCX_CPU1_CS_CO/549      write ";*********************************************************************"
21-217-18:09:56.470 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:09:56.470 00 SCX_CPU1_CS_CO/551      ut_setupevents "SCX", "CPU1", "TST_CS", TST_CS_CORRUPT_OS_CRC_INF_EID, "INFO", 1
21-217-18:09:56.473 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:56.473 00     SPR-I:OPRO         ; Setup event 1 with TST_CS INFO 13
21-217-18:09:56.473 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:09:56.473 00 SCX_CPU1_CS_CO/552      
21-217-18:09:56.473 00 SCX_CPU1_CS_CO/553      /SCX_CPU1_TST_CS_CorruptOSCRC
21-217-18:09:56.485 00 SCX_CPU1_CS_CO/554      
21-217-18:09:56.485 00 SCX_CPU1_CS_CO/556      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:09:56.489 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:09:56.920 00    TLMH-I:STS          58-012-14:04:58.006 INFO CPU=CPU1 APPNAME=TST_CS EVENT ID=13 Corrupt OS CRC command
21-217-18:09:57.490 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:09:57.492 00 SCX_CPU1_CS_CO/557      if (UT_TW_Status = UT_Success) then
21-217-18:09:57.492 00 SCX_CPU1_CS_CO/558        write "<*> Passed - Expected Event Msg ",TST_CS_CORRUPT_OS_CRC_INF_EID," rcv'd."
21-217-18:09:57.492 00     SPR-I:OPRO         <*> Passed - Expected Event Msg 13 rcv'd.
21-217-18:09:57.492 00 SCX_CPU1_CS_CO/561      endif
21-217-18:09:57.492 00 SCX_CPU1_CS_CO/562      
21-217-18:09:57.492 00 SCX_CPU1_CS_CO/563      wait 5
21-217-18:09:57.493 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:10:02.496 00 SCX_CPU1_CS_CO/564      
21-217-18:10:02.498 00 SCX_CPU1_CS_CO/565      write ";***********************************************************************"
21-217-18:10:02.498 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:10:02.498 00 SCX_CPU1_CS_CO/566      write ";  Step 2.6: Send the Enable OS command.                                "
21-217-18:10:02.498 00     SPR-I:OPRO         ;  Step 2.6: Send the Enable OS command.                                
21-217-18:10:02.498 00 SCX_CPU1_CS_CO/567      write ";***********************************************************************"
21-217-18:10:02.499 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:10:02.499 00 SCX_CPU1_CS_CO/568      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_OS_INF_EID, "INFO", 1
21-217-18:10:02.502 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:10:02.502 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 9
21-217-18:10:02.502 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:10:02.503 00 SCX_CPU1_CS_CO/569      
21-217-18:10:02.503 00 SCX_CPU1_CS_CO/570      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:10:02.503 00 SCX_CPU1_CS_CO/571      
21-217-18:10:02.503 00 SCX_CPU1_CS_CO/573      /SCX_CPU1_CS_EnableOS
21-217-18:10:02.514 00 SCX_CPU1_CS_CO/574      
21-217-18:10:02.514 00 SCX_CPU1_CS_CO/575      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:10:02.517 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:10:03.420 00    TLMH-I:STS          58-012-14:05:04.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=9 Checksumming of OS code segment is Enabled
21-217-18:10:07.523 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:10:07.525 00 SCX_CPU1_CS_CO/576      if (UT_TW_Status = UT_Success) then
21-217-18:10:07.525 00 SCX_CPU1_CS_CO/577        write "<*> Passed (1003;3002) - CS EnableOS command sent properly."
21-217-18:10:07.525 00     SPR-I:OPRO         <*> Passed (1003;3002) - CS EnableOS command sent properly.
21-217-18:10:07.525 00 SCX_CPU1_CS_CO/578        ut_setrequirements CS_1003, "P"
21-217-18:10:07.528 00 SCX_CPU1_CS_CO/579        ut_setrequirements CS_3002, "P"
21-217-18:10:07.532 00 SCX_CPU1_CS_CO/584      endif
21-217-18:10:07.532 00 SCX_CPU1_CS_CO/585      
21-217-18:10:07.532 00 SCX_CPU1_CS_CO/587      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:10:07.538 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:10:07.539 00 SCX_CPU1_CS_CO/588      if (UT_TW_Status = UT_Success) then
21-217-18:10:07.539 00 SCX_CPU1_CS_CO/589        write "<*> Passed (1003;3002) - Expected Event Msg ",CS_ENABLE_OS_INF_EID," rcv'd."
21-217-18:10:07.539 00     SPR-I:OPRO         <*> Passed (1003;3002) - Expected Event Msg 9 rcv'd.
21-217-18:10:07.539 00 SCX_CPU1_CS_CO/590        ut_setrequirements CS_1003, "P"
21-217-18:10:07.558 00 SCX_CPU1_CS_CO/591        ut_setrequirements CS_3002, "P"
21-217-18:10:07.558 00 SCX_CPU1_CS_CO/596      endif
21-217-18:10:07.558 00 SCX_CPU1_CS_CO/597      
21-217-18:10:07.558 00 SCX_CPU1_CS_CO/598      wait 5
21-217-18:10:07.558 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:10:12.562 00 SCX_CPU1_CS_CO/599      
21-217-18:10:12.562 00 SCX_CPU1_CS_CO/601      if (p@scx_cpu1_CS_OSState = "Enabled") then
21-217-18:10:12.562 00 SCX_CPU1_CS_CO/602        write "<*> Passed (3002) - OS State set to 'Enabled'."
21-217-18:10:12.562 00     SPR-I:OPRO         <*> Passed (3002) - OS State set to 'Enabled'.
21-217-18:10:12.562 00 SCX_CPU1_CS_CO/603        ut_setrequirements CS_3002, "P"
21-217-18:10:12.564 00 SCX_CPU1_CS_CO/607      endif
21-217-18:10:12.564 00 SCX_CPU1_CS_CO/608      
21-217-18:10:12.564 00 SCX_CPU1_CS_CO/610      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_OS_MISCOMPARE_ERR_EID, "ERROR", 1
21-217-18:10:12.568 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:10:12.569 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 32
21-217-18:10:12.569 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:10:12.569 00 SCX_CPU1_CS_CO/611      
21-217-18:10:12.569 00 SCX_CPU1_CS_CO/613      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1, 300
21-217-18:10:12.577 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:11:24.919 00    TLMH-I:STS          58-012-14:06:26.002 ERROR CPU=CPU1 APPNAME=CS EVENT ID=32 Checksum Failure: OS code segment, Expected: 0x0012D687, Calculated: 0xFFFFB69D
21-217-18:11:25.653 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:11:25.654 00 SCX_CPU1_CS_CO/614      if (UT_TW_Status = UT_Success) then
21-217-18:11:25.655 00 SCX_CPU1_CS_CO/615        write "<*> Passed (3000.1) - Expected Event Msg ",CS_OS_MISCOMPARE_ERR_EID," rcv'd."
21-217-18:11:25.655 00     SPR-I:OPRO         <*> Passed (3000.1) - Expected Event Msg 32 rcv'd.
21-217-18:11:25.655 00 SCX_CPU1_CS_CO/616        ut_setrequirements CS_30001, "P"
21-217-18:11:25.658 00 SCX_CPU1_CS_CO/620      endif
21-217-18:11:25.658 00 SCX_CPU1_CS_CO/621      
21-217-18:11:25.658 00 SCX_CPU1_CS_CO/622      write ";*********************************************************************"
21-217-18:11:25.658 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:11:25.658 00 SCX_CPU1_CS_CO/623      write ";  Step 2.7: Send the Disable OS Code Segment command. "
21-217-18:11:25.658 00     SPR-I:OPRO         ;  Step 2.7: Send the Disable OS Code Segment command. 
21-217-18:11:25.658 00 SCX_CPU1_CS_CO/624      write ";*********************************************************************"
21-217-18:11:25.658 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:11:25.658 00 SCX_CPU1_CS_CO/625      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_OS_INF_EID, "INFO", 1
21-217-18:11:25.659 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:11:25.659 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 8
21-217-18:11:25.660 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:11:25.660 00 SCX_CPU1_CS_CO/626      
21-217-18:11:25.670 00 SCX_CPU1_CS_CO/627      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:11:25.670 00 SCX_CPU1_CS_CO/629      /SCX_CPU1_CS_DisableOS
21-217-18:11:25.682 00 SCX_CPU1_CS_CO/630      
21-217-18:11:25.682 00 SCX_CPU1_CS_CO/631      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:11:25.685 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:11:26.427 00    TLMH-I:STS          58-012-14:06:27.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=8 Checksumming of OS code segment is Disabled
21-217-18:11:27.688 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:11:27.689 00 SCX_CPU1_CS_CO/632      if (UT_TW_Status = UT_Success) then
21-217-18:11:27.689 00 SCX_CPU1_CS_CO/633        write "<*> Passed (1003;3003) - CS DisableOS command sent properly."
21-217-18:11:27.689 00     SPR-I:OPRO         <*> Passed (1003;3003) - CS DisableOS command sent properly.
21-217-18:11:27.690 00 SCX_CPU1_CS_CO/634        ut_setrequirements CS_1003, "P"
21-217-18:11:27.692 00 SCX_CPU1_CS_CO/635        ut_setrequirements CS_3003, "P"
21-217-18:11:27.693 00 SCX_CPU1_CS_CO/640      endif
21-217-18:11:27.693 00 SCX_CPU1_CS_CO/641      
21-217-18:11:27.693 00 SCX_CPU1_CS_CO/643      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:11:27.696 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:11:27.697 00 SCX_CPU1_CS_CO/644      if (UT_TW_Status = UT_Success) then
21-217-18:11:27.697 00 SCX_CPU1_CS_CO/645        write "<*> Passed (1003;3003) - Expected Event Msg ",CS_DISABLE_OS_INF_EID," rcv'd."
21-217-18:11:27.697 00     SPR-I:OPRO         <*> Passed (1003;3003) - Expected Event Msg 8 rcv'd.
21-217-18:11:27.697 00 SCX_CPU1_CS_CO/646        ut_setrequirements CS_1003, "P"
21-217-18:11:27.717 00 SCX_CPU1_CS_CO/647        ut_setrequirements CS_3003, "P"
21-217-18:11:27.718 00 SCX_CPU1_CS_CO/652      endif
21-217-18:11:27.718 00 SCX_CPU1_CS_CO/653      
21-217-18:11:27.718 00 SCX_CPU1_CS_CO/654      wait 5
21-217-18:11:27.718 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:11:32.722 00 SCX_CPU1_CS_CO/655      
21-217-18:11:32.722 00 SCX_CPU1_CS_CO/657      if (p@scx_cpu1_CS_OSState = "Disabled") then
21-217-18:11:32.723 00 SCX_CPU1_CS_CO/658        write "<*> Passed (3003) - OS State set to 'Disabled'."
21-217-18:11:32.723 00     SPR-I:OPRO         <*> Passed (3003) - OS State set to 'Disabled'.
21-217-18:11:32.723 00 SCX_CPU1_CS_CO/659        ut_setrequirements CS_3003, "P"
21-217-18:11:32.726 00 SCX_CPU1_CS_CO/663      endif
21-217-18:11:32.726 00 SCX_CPU1_CS_CO/664      
21-217-18:11:32.726 00 SCX_CPU1_CS_CO/665      write ";*********************************************************************"
21-217-18:11:32.726 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:11:32.726 00 SCX_CPU1_CS_CO/666      write ";  Step 2.8: Send the Recompute OS Code Segment command.              "
21-217-18:11:32.727 00     SPR-I:OPRO         ;  Step 2.8: Send the Recompute OS Code Segment command.              
21-217-18:11:32.727 00 SCX_CPU1_CS_CO/667      write ";*********************************************************************"
21-217-18:11:32.727 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:11:32.727 00 SCX_CPU1_CS_CO/668      ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_OS_STARTED_DBG_EID,"DEBUG", 1
21-217-18:11:32.729 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:11:32.730 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 17
21-217-18:11:32.730 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:11:32.730 00 SCX_CPU1_CS_CO/669      ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:11:32.731 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:11:32.731 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:11:32.731 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:11:32.732 00 SCX_CPU1_CS_CO/670      
21-217-18:11:32.742 00 SCX_CPU1_CS_CO/671      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:11:32.742 00 SCX_CPU1_CS_CO/673      /SCX_CPU1_CS_RecomputeOS
21-217-18:11:32.754 00 SCX_CPU1_CS_CO/674      
21-217-18:11:32.754 00 SCX_CPU1_CS_CO/675      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:11:32.757 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:11:33.426 00    TLMH-I:STS          58-012-14:06:34.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=17 Recompute of OS code segment started
21-217-18:11:33.923 00    TLMH-I:STS          58-012-14:06:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:34.920 00    TLMH-I:STS          58-012-14:06:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:34.921 00    TLMH-I:STS          58-012-14:06:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:35.762 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:11:35.764 00 SCX_CPU1_CS_CO/676      if (UT_TW_Status = UT_Success) then
21-217-18:11:35.764 00 SCX_CPU1_CS_CO/677        write "<*> Passed (1003;3004) - CS RecomputeOS command sent properly."
21-217-18:11:35.764 00     SPR-I:OPRO         <*> Passed (1003;3004) - CS RecomputeOS command sent properly.
21-217-18:11:35.764 00 SCX_CPU1_CS_CO/678        ut_setrequirements CS_1003, "P"
21-217-18:11:35.767 00 SCX_CPU1_CS_CO/679        ut_setrequirements CS_3004, "P"
21-217-18:11:35.770 00 SCX_CPU1_CS_CO/684      endif
21-217-18:11:35.770 00 SCX_CPU1_CS_CO/685      
21-217-18:11:35.770 00 SCX_CPU1_CS_CO/687      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:11:35.782 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:11:35.784 00 SCX_CPU1_CS_CO/688      if (UT_TW_Status = UT_Success) then
21-217-18:11:35.784 00 SCX_CPU1_CS_CO/689        write "<*> Passed (1003;3004) - Expected Event Msg ",CS_RECOMPUTE_OS_STARTED_DBG_EID," rcv'd."
21-217-18:11:35.784 00     SPR-I:OPRO         <*> Passed (1003;3004) - Expected Event Msg 17 rcv'd.
21-217-18:11:35.784 00 SCX_CPU1_CS_CO/690        ut_setrequirements CS_1003, "P"
21-217-18:11:35.823 00 SCX_CPU1_CS_CO/691        ut_setrequirements CS_3004, "P"
21-217-18:11:35.823 00 SCX_CPU1_CS_CO/696      endif
21-217-18:11:35.823 00 SCX_CPU1_CS_CO/697      
21-217-18:11:35.823 00 SCX_CPU1_CS_CO/699      if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:11:35.824 00 SCX_CPU1_CS_CO/700        write "<*> Passed (3004) - In Progress Flag set to True as expected."
21-217-18:11:35.824 00     SPR-I:OPRO         <*> Passed (3004) - In Progress Flag set to True as expected.
21-217-18:11:35.824 00 SCX_CPU1_CS_CO/701        ut_setrequirements CS_3004, "P"
21-217-18:11:35.824 00 SCX_CPU1_CS_CO/705      endif
21-217-18:11:35.824 00 SCX_CPU1_CS_CO/706      
21-217-18:11:35.824 00 SCX_CPU1_CS_CO/708      ut_tlmwait  SCX_CPU1_find_event[2].num_found_messages, 1, 300
21-217-18:11:35.827 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:11:35.921 00    TLMH-I:STS          58-012-14:06:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:36.925 00    TLMH-I:STS          58-012-14:06:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:36.927 00    TLMH-I:STS          58-012-14:06:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:37.920 00    TLMH-I:STS          58-012-14:06:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:38.927 00    TLMH-I:STS          58-012-14:06:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:38.929 00    TLMH-I:STS          58-012-14:06:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:39.920 00    TLMH-I:STS          58-012-14:06:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:40.927 00    TLMH-I:STS          58-012-14:06:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:40.928 00    TLMH-I:STS          58-012-14:06:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:41.921 00    TLMH-I:STS          58-012-14:06:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:42.928 00    TLMH-I:STS          58-012-14:06:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:42.929 00    TLMH-I:STS          58-012-14:06:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:43.921 00    TLMH-I:STS          58-012-14:06:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:44.918 00    TLMH-I:STS          58-012-14:06:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:44.919 00    TLMH-I:STS          58-012-14:06:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:45.926 00    TLMH-I:STS          58-012-14:06:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:46.924 00    TLMH-I:STS          58-012-14:06:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:46.925 00    TLMH-I:STS          58-012-14:06:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:47.919 00    TLMH-I:STS          58-012-14:06:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:48.925 00    TLMH-I:STS          58-012-14:06:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:48.927 00    TLMH-I:STS          58-012-14:06:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:49.917 00    TLMH-I:STS          58-012-14:06:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:50.925 00    TLMH-I:STS          58-012-14:06:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:50.926 00    TLMH-I:STS          58-012-14:06:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:51.920 00    TLMH-I:STS          58-012-14:06:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:52.925 00    TLMH-I:STS          58-012-14:06:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:52.926 00    TLMH-I:STS          58-012-14:06:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:53.922 00    TLMH-I:STS          58-012-14:06:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:54.921 00    TLMH-I:STS          58-012-14:06:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:54.922 00    TLMH-I:STS          58-012-14:06:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:55.924 00    TLMH-I:STS          58-012-14:06:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:56.920 00    TLMH-I:STS          58-012-14:06:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:56.921 00    TLMH-I:STS          58-012-14:06:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:57.917 00    TLMH-I:STS          58-012-14:06:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:58.925 00    TLMH-I:STS          58-012-14:07:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:58.926 00    TLMH-I:STS          58-012-14:07:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:11:59.923 00    TLMH-I:STS          58-012-14:07:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:00.917 00    TLMH-I:STS          58-012-14:07:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:00.919 00    TLMH-I:STS          58-012-14:07:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:01.919 00    TLMH-I:STS          58-012-14:07:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:02.923 00    TLMH-I:STS          58-012-14:07:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:02.924 00    TLMH-I:STS          58-012-14:07:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:03.919 00    TLMH-I:STS          58-012-14:07:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:04.922 00    TLMH-I:STS          58-012-14:07:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:04.924 00    TLMH-I:STS          58-012-14:07:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:05.926 00    TLMH-I:STS          58-012-14:07:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:06.927 00    TLMH-I:STS          58-012-14:07:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:06.929 00    TLMH-I:STS          58-012-14:07:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:07.925 00    TLMH-I:STS          58-012-14:07:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:08.921 00    TLMH-I:STS          58-012-14:07:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:08.922 00    TLMH-I:STS          58-012-14:07:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:09.925 00    TLMH-I:STS          58-012-14:07:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:10.922 00    TLMH-I:STS          58-012-14:07:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:10.923 00    TLMH-I:STS          58-012-14:07:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:11.920 00    TLMH-I:STS          58-012-14:07:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:12.926 00    TLMH-I:STS          58-012-14:07:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:12.928 00    TLMH-I:STS          58-012-14:07:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:13.922 00    TLMH-I:STS          58-012-14:07:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:14.920 00    TLMH-I:STS          58-012-14:07:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:14.921 00    TLMH-I:STS          58-012-14:07:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:15.926 00    TLMH-I:STS          58-012-14:07:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:16.925 00    TLMH-I:STS          58-012-14:07:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:16.926 00    TLMH-I:STS          58-012-14:07:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:17.923 00    TLMH-I:STS          58-012-14:07:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:18.921 00    TLMH-I:STS          58-012-14:07:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:18.922 00    TLMH-I:STS          58-012-14:07:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:19.926 00    TLMH-I:STS          58-012-14:07:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:20.924 00    TLMH-I:STS          58-012-14:07:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:20.926 00    TLMH-I:STS          58-012-14:07:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:21.922 00    TLMH-I:STS          58-012-14:07:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:22.922 00    TLMH-I:STS          58-012-14:07:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:22.924 00    TLMH-I:STS          58-012-14:07:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:23.919 00    TLMH-I:STS          58-012-14:07:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:24.920 00    TLMH-I:STS          58-012-14:07:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:24.922 00    TLMH-I:STS          58-012-14:07:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:25.923 00    TLMH-I:STS          58-012-14:07:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:26.927 00    TLMH-I:STS          58-012-14:07:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:26.928 00    TLMH-I:STS          58-012-14:07:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:27.920 00    TLMH-I:STS          58-012-14:07:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:28.922 00    TLMH-I:STS          58-012-14:07:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:28.923 00    TLMH-I:STS          58-012-14:07:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:29.921 00    TLMH-I:STS          58-012-14:07:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:30.922 00    TLMH-I:STS          58-012-14:07:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:30.924 00    TLMH-I:STS          58-012-14:07:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:31.924 00    TLMH-I:STS          58-012-14:07:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:32.919 00    TLMH-I:STS          58-012-14:07:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:32.920 00    TLMH-I:STS          58-012-14:07:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:33.924 00    TLMH-I:STS          58-012-14:07:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:34.920 00    TLMH-I:STS          58-012-14:07:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:34.921 00    TLMH-I:STS          58-012-14:07:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:35.919 00    TLMH-I:STS          58-012-14:07:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:36.918 00    TLMH-I:STS          58-012-14:07:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:36.919 00    TLMH-I:STS          58-012-14:07:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:37.917 00    TLMH-I:STS          58-012-14:07:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:38.926 00    TLMH-I:STS          58-012-14:07:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:38.927 00    TLMH-I:STS          58-012-14:07:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:39.924 00    TLMH-I:STS          58-012-14:07:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:40.923 00    TLMH-I:STS          58-012-14:07:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:40.924 00    TLMH-I:STS          58-012-14:07:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:41.921 00    TLMH-I:STS          58-012-14:07:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:42.929 00    TLMH-I:STS          58-012-14:07:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:42.930 00    TLMH-I:STS          58-012-14:07:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:43.924 00    TLMH-I:STS          58-012-14:07:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:44.920 00    TLMH-I:STS          58-012-14:07:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:44.921 00    TLMH-I:STS          58-012-14:07:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:45.919 00    TLMH-I:STS          58-012-14:07:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:46.925 00    TLMH-I:STS          58-012-14:07:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:46.927 00    TLMH-I:STS          58-012-14:07:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:47.923 00    TLMH-I:STS          58-012-14:07:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:48.920 00    TLMH-I:STS          58-012-14:07:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:48.922 00    TLMH-I:STS          58-012-14:07:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:49.917 00    TLMH-I:STS          58-012-14:07:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:50.927 00    TLMH-I:STS          58-012-14:07:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:50.928 00    TLMH-I:STS          58-012-14:07:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:51.923 00    TLMH-I:STS          58-012-14:07:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:52.921 00    TLMH-I:STS          58-012-14:07:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:52.923 00    TLMH-I:STS          58-012-14:07:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:53.926 00    TLMH-I:STS          58-012-14:07:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:54.922 00    TLMH-I:STS          58-012-14:07:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:54.923 00    TLMH-I:STS          58-012-14:07:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:55.923 00    TLMH-I:STS          58-012-14:07:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:56.921 00    TLMH-I:STS          58-012-14:07:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:56.923 00    TLMH-I:STS          58-012-14:07:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:57.919 00    TLMH-I:STS          58-012-14:07:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:58.927 00    TLMH-I:STS          58-012-14:08:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:58.928 00    TLMH-I:STS          58-012-14:08:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:12:59.924 00    TLMH-I:STS          58-012-14:08:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:00.926 00    TLMH-I:STS          58-012-14:08:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:00.928 00    TLMH-I:STS          58-012-14:08:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:01.917 00    TLMH-I:STS          58-012-14:08:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:02.920 00    TLMH-I:STS          58-012-14:08:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:02.921 00    TLMH-I:STS          58-012-14:08:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:03.917 00    TLMH-I:STS          58-012-14:08:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:04.923 00    TLMH-I:STS          58-012-14:08:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:04.925 00    TLMH-I:STS          58-012-14:08:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:05.920 00    TLMH-I:STS          58-012-14:08:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:06.928 00    TLMH-I:STS          58-012-14:08:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:06.929 00    TLMH-I:STS          58-012-14:08:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:07.923 00    TLMH-I:STS          58-012-14:08:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:08.925 00    TLMH-I:STS          58-012-14:08:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:08.926 00    TLMH-I:STS          58-012-14:08:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:09.920 00    TLMH-I:STS          58-012-14:08:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:10.928 00    TLMH-I:STS          58-012-14:08:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:10.929 00    TLMH-I:STS          58-012-14:08:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:11.924 00    TLMH-I:STS          58-012-14:08:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:12.922 00    TLMH-I:STS          58-012-14:08:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:12.925 00    TLMH-I:STS          58-012-14:08:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:13.921 00    TLMH-I:STS          58-012-14:08:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:14.919 00    TLMH-I:STS          58-012-14:08:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:14.920 00    TLMH-I:STS          58-012-14:08:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:15.923 00    TLMH-I:STS          58-012-14:08:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:16.917 00    TLMH-I:STS          58-012-14:08:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:16.919 00    TLMH-I:STS          58-012-14:08:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:17.924 00    TLMH-I:STS          58-012-14:08:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:13:18.423 00    TLMH-I:STS          58-012-14:08:19.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 OS entry 0 recompute finished. New baseline is 0XFFFFB69D
21-217-18:13:18.954 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:18.957 00 SCX_CPU1_CS_CO/709      if (UT_TW_Status = UT_Success) then
21-217-18:13:18.957 00 SCX_CPU1_CS_CO/710        write "<*> Passed (3004.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:13:18.958 00     SPR-I:OPRO         <*> Passed (3004.1) - Expected Event Msg 95 rcv'd.
21-217-18:13:18.958 00 SCX_CPU1_CS_CO/711        ut_setrequirements CS_30041, "P"
21-217-18:13:18.960 00 SCX_CPU1_CS_CO/715      endif
21-217-18:13:18.960 00 SCX_CPU1_CS_CO/716      
21-217-18:13:18.960 00 SCX_CPU1_CS_CO/718      currSCnt = {seqTlmItem}
21-217-18:13:18.961 00 SCX_CPU1_CS_CO/719      expectedSCnt = currSCnt + 1
21-217-18:13:18.961 00 SCX_CPU1_CS_CO/720      
21-217-18:13:18.961 00 SCX_CPU1_CS_CO/721      ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:13:18.965 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:13:22.970 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:22.972 00 SCX_CPU1_CS_CO/723      if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:13:22.972 00 SCX_CPU1_CS_CO/724        write "<*> Passed (3004.1) - In Progress Flag set to False as expected."
21-217-18:13:22.973 00     SPR-I:OPRO         <*> Passed (3004.1) - In Progress Flag set to False as expected.
21-217-18:13:22.973 00 SCX_CPU1_CS_CO/725        ut_setrequirements CS_30041, "P"
21-217-18:13:22.976 00 SCX_CPU1_CS_CO/729      endif
21-217-18:13:22.976 00 SCX_CPU1_CS_CO/730      
21-217-18:13:22.976 00 SCX_CPU1_CS_CO/731      wait 5
21-217-18:13:22.976 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:13:27.980 00 SCX_CPU1_CS_CO/732      
21-217-18:13:27.981 00 SCX_CPU1_CS_CO/733      write ";*********************************************************************"
21-217-18:13:27.981 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:27.981 00 SCX_CPU1_CS_CO/734      write ";  Step 2.9: Send the Report OS Code Segment command.                 "
21-217-18:13:27.981 00     SPR-I:OPRO         ;  Step 2.9: Send the Report OS Code Segment command.                 
21-217-18:13:27.981 00 SCX_CPU1_CS_CO/735      write ";*********************************************************************"
21-217-18:13:27.981 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:27.981 00 SCX_CPU1_CS_CO/736      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_OS_INF_EID, "INFO", 1
21-217-18:13:27.986 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:27.986 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 12
21-217-18:13:27.986 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:27.987 00 SCX_CPU1_CS_CO/737      
21-217-18:13:27.987 00 SCX_CPU1_CS_CO/738      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:13:27.987 00 SCX_CPU1_CS_CO/740      /SCX_CPU1_CS_ReportOS
21-217-18:13:27.998 00 SCX_CPU1_CS_CO/741      
21-217-18:13:27.998 00 SCX_CPU1_CS_CO/742      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:13:28.002 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:13:28.418 00    TLMH-I:STS          58-012-14:08:29.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=12 Baseline of OS code segment is 0xFFFFB69D
21-217-18:13:31.005 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:31.007 00 SCX_CPU1_CS_CO/743      if (UT_TW_Status = UT_Success) then
21-217-18:13:31.007 00 SCX_CPU1_CS_CO/744        write "<*> Passed (1003;3005) - CS ReportOS command sent properly."
21-217-18:13:31.007 00     SPR-I:OPRO         <*> Passed (1003;3005) - CS ReportOS command sent properly.
21-217-18:13:31.007 00 SCX_CPU1_CS_CO/745        ut_setrequirements CS_1003, "P"
21-217-18:13:31.010 00 SCX_CPU1_CS_CO/746        ut_setrequirements CS_3005, "P"
21-217-18:13:31.012 00 SCX_CPU1_CS_CO/751      endif
21-217-18:13:31.012 00 SCX_CPU1_CS_CO/752      
21-217-18:13:31.012 00 SCX_CPU1_CS_CO/754      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:13:31.016 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:31.017 00 SCX_CPU1_CS_CO/755      if (UT_TW_Status = UT_Success) then
21-217-18:13:31.017 00 SCX_CPU1_CS_CO/756        write "<*> Passed (1003;3005) - Expected Event Msg ",CS_BASELINE_OS_INF_EID," rcv'd."
21-217-18:13:31.017 00     SPR-I:OPRO         <*> Passed (1003;3005) - Expected Event Msg 12 rcv'd.
21-217-18:13:31.017 00 SCX_CPU1_CS_CO/757        ut_setrequirements CS_1003, "P"
21-217-18:13:31.046 00 SCX_CPU1_CS_CO/758        ut_setrequirements CS_3005, "P"
21-217-18:13:31.046 00 SCX_CPU1_CS_CO/763      endif
21-217-18:13:31.046 00 SCX_CPU1_CS_CO/764      
21-217-18:13:31.046 00 SCX_CPU1_CS_CO/765      wait 5
21-217-18:13:31.046 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:13:36.051 00 SCX_CPU1_CS_CO/766      
21-217-18:13:36.051 00 SCX_CPU1_CS_CO/767      write ";*********************************************************************"
21-217-18:13:36.051 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:36.051 00 SCX_CPU1_CS_CO/768      write ";  Step 3.0: cFE Code Segment Test."
21-217-18:13:36.051 00     SPR-I:OPRO         ;  Step 3.0: cFE Code Segment Test.
21-217-18:13:36.051 00 SCX_CPU1_CS_CO/769      write ";*********************************************************************"
21-217-18:13:36.051 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:36.052 00 SCX_CPU1_CS_CO/770      write ";  Step 3.1: Send the Enable Checksum command."
21-217-18:13:36.052 00     SPR-I:OPRO         ;  Step 3.1: Send the Enable Checksum command.
21-217-18:13:36.052 00 SCX_CPU1_CS_CO/771      write ";*********************************************************************"
21-217-18:13:36.052 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:36.052 00 SCX_CPU1_CS_CO/772      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_ALL_INF_EID, "INFO", 1
21-217-18:13:36.059 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:36.059 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 5
21-217-18:13:36.059 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:36.059 00 SCX_CPU1_CS_CO/773      
21-217-18:13:36.059 00 SCX_CPU1_CS_CO/774      local cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:13:36.059 00 SCX_CPU1_CS_CO/776      /SCX_CPU1_CS_EnableAll
21-217-18:13:36.071 00 SCX_CPU1_CS_CO/777      
21-217-18:13:36.071 00 SCX_CPU1_CS_CO/778      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:13:36.076 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:13:36.916 00    TLMH-I:STS          58-012-14:08:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=5 Background Checksumming Enabled
21-217-18:13:39.079 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:39.081 00 SCX_CPU1_CS_CO/779      if (UT_TW_Status = UT_Success) then
21-217-18:13:39.081 00 SCX_CPU1_CS_CO/780        write "<*> Passed (1003;8000) - CS EnableALL command sent properly."
21-217-18:13:39.081 00     SPR-I:OPRO         <*> Passed (1003;8000) - CS EnableALL command sent properly.
21-217-18:13:39.082 00 SCX_CPU1_CS_CO/781        ut_setrequirements CS_1003, "P"
21-217-18:13:39.085 00 SCX_CPU1_CS_CO/782        ut_setrequirements CS_8000, "P"
21-217-18:13:39.086 00 SCX_CPU1_CS_CO/787      endif
21-217-18:13:39.086 00 SCX_CPU1_CS_CO/788      
21-217-18:13:39.086 00 SCX_CPU1_CS_CO/790      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:13:39.090 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:39.090 00 SCX_CPU1_CS_CO/791      if (UT_TW_Status = UT_Success) then
21-217-18:13:39.091 00 SCX_CPU1_CS_CO/792        write "<*> Passed (1003;8000) - Expected Event Msg ",CS_ENABLE_ALL_INF_EID," rcv'd."
21-217-18:13:39.091 00     SPR-I:OPRO         <*> Passed (1003;8000) - Expected Event Msg 5 rcv'd.
21-217-18:13:39.091 00 SCX_CPU1_CS_CO/793        ut_setrequirements CS_1003, "P"
21-217-18:13:39.119 00 SCX_CPU1_CS_CO/794        ut_setrequirements CS_8000, "P"
21-217-18:13:39.119 00 SCX_CPU1_CS_CO/799      endif
21-217-18:13:39.119 00 SCX_CPU1_CS_CO/800      
21-217-18:13:39.119 00 SCX_CPU1_CS_CO/801      wait 5
21-217-18:13:39.119 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:13:44.124 00 SCX_CPU1_CS_CO/802      
21-217-18:13:44.124 00 SCX_CPU1_CS_CO/804      if (p@scx_cpu1_CS_State = "Enabled") then
21-217-18:13:44.124 00 SCX_CPU1_CS_CO/805        write "<*> Passed (8000) - Overall CS State set to 'Enabled'."
21-217-18:13:44.124 00     SPR-I:OPRO         <*> Passed (8000) - Overall CS State set to 'Enabled'.
21-217-18:13:44.124 00 SCX_CPU1_CS_CO/806        ut_setrequirements CS_8000, "P"
21-217-18:13:44.128 00 SCX_CPU1_CS_CO/810      endif
21-217-18:13:44.128 00 SCX_CPU1_CS_CO/811      
21-217-18:13:44.128 00 SCX_CPU1_CS_CO/812      write ";*********************************************************************"
21-217-18:13:44.128 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:44.128 00 SCX_CPU1_CS_CO/813      write ";  Step 3.2: Send the Enable cFE Code Segment command."
21-217-18:13:44.128 00     SPR-I:OPRO         ;  Step 3.2: Send the Enable cFE Code Segment command.
21-217-18:13:44.128 00 SCX_CPU1_CS_CO/814      write ";*********************************************************************"
21-217-18:13:44.128 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:44.128 00 SCX_CPU1_CS_CO/815      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_CFECORE_INF_EID, "INFO", 1
21-217-18:13:44.133 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:44.133 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 7
21-217-18:13:44.133 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:44.134 00 SCX_CPU1_CS_CO/816      
21-217-18:13:44.134 00 SCX_CPU1_CS_CO/817      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:13:44.134 00 SCX_CPU1_CS_CO/818      
21-217-18:13:44.134 00 SCX_CPU1_CS_CO/820      /SCX_CPU1_CS_EnableCFECore
21-217-18:13:44.146 00 SCX_CPU1_CS_CO/821      
21-217-18:13:44.146 00 SCX_CPU1_CS_CO/822      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:13:44.150 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:13:44.924 00    TLMH-I:STS          58-012-14:08:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=7 Checksumming of cFE Core is Enabled
21-217-18:13:47.154 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:47.156 00 SCX_CPU1_CS_CO/823      if (UT_TW_Status = UT_Success) then
21-217-18:13:47.156 00 SCX_CPU1_CS_CO/824        write "<*> Passed (1003;3007) - CS EnableCFECore command sent properly."
21-217-18:13:47.156 00     SPR-I:OPRO         <*> Passed (1003;3007) - CS EnableCFECore command sent properly.
21-217-18:13:47.156 00 SCX_CPU1_CS_CO/825        ut_setrequirements CS_1003, "P"
21-217-18:13:47.159 00 SCX_CPU1_CS_CO/826        ut_setrequirements CS_3007, "P"
21-217-18:13:47.161 00 SCX_CPU1_CS_CO/831      endif
21-217-18:13:47.161 00 SCX_CPU1_CS_CO/832      
21-217-18:13:47.161 00 SCX_CPU1_CS_CO/834      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:13:47.165 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:47.166 00 SCX_CPU1_CS_CO/835      if (UT_TW_Status = UT_Success) then
21-217-18:13:47.166 00 SCX_CPU1_CS_CO/836        write "<*> Passed (1003;3007) - Expected Event Msg ",CS_ENABLE_CFECORE_INF_EID," rcv'd."
21-217-18:13:47.166 00     SPR-I:OPRO         <*> Passed (1003;3007) - Expected Event Msg 7 rcv'd.
21-217-18:13:47.166 00 SCX_CPU1_CS_CO/837        ut_setrequirements CS_1003, "P"
21-217-18:13:47.194 00 SCX_CPU1_CS_CO/838        ut_setrequirements CS_3007, "P"
21-217-18:13:47.194 00 SCX_CPU1_CS_CO/843      endif
21-217-18:13:47.194 00 SCX_CPU1_CS_CO/844      
21-217-18:13:47.194 00 SCX_CPU1_CS_CO/845      wait 5
21-217-18:13:47.194 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:13:52.199 00 SCX_CPU1_CS_CO/846      
21-217-18:13:52.199 00 SCX_CPU1_CS_CO/848      if (p@scx_cpu1_CS_CFECoreState = "Enabled") then
21-217-18:13:52.199 00 SCX_CPU1_CS_CO/849        write "<*> Passed (3007) - cFE Core State set to 'Enabled'."
21-217-18:13:52.200 00     SPR-I:OPRO         <*> Passed (3007) - cFE Core State set to 'Enabled'.
21-217-18:13:52.200 00 SCX_CPU1_CS_CO/850        ut_setrequirements CS_3007, "P"
21-217-18:13:52.203 00 SCX_CPU1_CS_CO/854      endif
21-217-18:13:52.203 00 SCX_CPU1_CS_CO/855      
21-217-18:13:52.203 00 SCX_CPU1_CS_CO/856      wait 5
21-217-18:13:52.203 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:13:57.207 00 SCX_CPU1_CS_CO/857      
21-217-18:13:57.207 00 SCX_CPU1_CS_CO/859      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:13:57.208 00 SCX_CPU1_CS_CO/861      /SCX_CPU1_CS_DisableOS
21-217-18:13:57.222 00 SCX_CPU1_CS_CO/862      
21-217-18:13:57.222 00 SCX_CPU1_CS_CO/863      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:13:57.234 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:13:57.921 00    TLMH-I:STS          58-012-14:08:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=8 Checksumming of OS code segment is Disabled
21-217-18:13:59.236 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:13:59.238 00 SCX_CPU1_CS_CO/864      if (UT_TW_Status = UT_Success) then
21-217-18:13:59.238 00 SCX_CPU1_CS_CO/865        write "<*> Passed (1003;3003) - CS DisableOS command sent properly."
21-217-18:13:59.238 00     SPR-I:OPRO         <*> Passed (1003;3003) - CS DisableOS command sent properly.
21-217-18:13:59.239 00 SCX_CPU1_CS_CO/866        ut_setrequirements CS_1003, "P"
21-217-18:13:59.242 00 SCX_CPU1_CS_CO/867        ut_setrequirements CS_3003, "P"
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/872      endif
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/873      
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/874      write ";*********************************************************************"
21-217-18:13:59.243 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/875      write ";  Step 3.3: Verify that CRC calculations are happening."
21-217-18:13:59.243 00     SPR-I:OPRO         ;  Step 3.3: Verify that CRC calculations are happening.
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/876      write ";*********************************************************************"
21-217-18:13:59.243 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/878      local waitForCFECRC = TRUE
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/879      
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/880      while (waitForCFECRC = TRUE) do
21-217-18:13:59.243 00 SCX_CPU1_CS_CO/881        if (SCX_CPU1_CS_CFECOREBASELINE <> 0) then
21-217-18:13:59.266 00 SCX_CPU1_CS_CO/882          waitForCFECRC = FALSE
21-217-18:13:59.266 00 SCX_CPU1_CS_CO/885        endif
21-217-18:13:59.267 00 SCX_CPU1_CS_CO/886      enddo
21-217-18:13:59.267 00 SCX_CPU1_CS_CO/887      
21-217-18:13:59.267 00 SCX_CPU1_CS_CO/888      write "<*> Passed (3006) - Checksumming is occurring."
21-217-18:13:59.267 00     SPR-I:OPRO         <*> Passed (3006) - Checksumming is occurring.
21-217-18:13:59.267 00 SCX_CPU1_CS_CO/889      ut_setrequirements CS_3006, "P"
21-217-18:13:59.268 00 SCX_CPU1_CS_CO/890      
21-217-18:13:59.268 00 SCX_CPU1_CS_CO/891      write ";*********************************************************************"
21-217-18:13:59.268 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:59.268 00 SCX_CPU1_CS_CO/892      write ";  Step 3.4: Send the Disable cFE Code Segment command. "
21-217-18:13:59.268 00     SPR-I:OPRO         ;  Step 3.4: Send the Disable cFE Code Segment command. 
21-217-18:13:59.268 00 SCX_CPU1_CS_CO/893      write ";*********************************************************************"
21-217-18:13:59.268 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:13:59.268 00 SCX_CPU1_CS_CO/894      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_CFECORE_INF_EID, "INFO", 1
21-217-18:13:59.270 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:59.270 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 6
21-217-18:13:59.270 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:13:59.270 00 SCX_CPU1_CS_CO/895      
21-217-18:13:59.280 00 SCX_CPU1_CS_CO/896      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:13:59.280 00 SCX_CPU1_CS_CO/898      /SCX_CPU1_CS_DisableCFECore
21-217-18:13:59.282 00 SCX_CPU1_CS_CO/899      
21-217-18:13:59.282 00 SCX_CPU1_CS_CO/900      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:13:59.285 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:13:59.922 00    TLMH-I:STS          58-012-14:09:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=6 Checksumming of cFE Core is Disabled
21-217-18:14:03.290 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:03.291 00 SCX_CPU1_CS_CO/901      if (UT_TW_Status = UT_Success) then
21-217-18:14:03.291 00 SCX_CPU1_CS_CO/902        write "<*> Passed (1003;3008) - CS DisableCFECore command sent properly."
21-217-18:14:03.291 00     SPR-I:OPRO         <*> Passed (1003;3008) - CS DisableCFECore command sent properly.
21-217-18:14:03.292 00 SCX_CPU1_CS_CO/903        ut_setrequirements CS_1003, "P"
21-217-18:14:03.294 00 SCX_CPU1_CS_CO/904        ut_setrequirements CS_3008, "P"
21-217-18:14:03.295 00 SCX_CPU1_CS_CO/909      endif
21-217-18:14:03.296 00 SCX_CPU1_CS_CO/910      
21-217-18:14:03.296 00 SCX_CPU1_CS_CO/912      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:14:03.299 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:03.300 00 SCX_CPU1_CS_CO/913      if (UT_TW_Status = UT_Success) then
21-217-18:14:03.300 00 SCX_CPU1_CS_CO/914        write "<*> Passed (1003;3008) - Expected Event Msg ",CS_DISABLE_CFECORE_INF_EID," rcv'd."
21-217-18:14:03.300 00     SPR-I:OPRO         <*> Passed (1003;3008) - Expected Event Msg 6 rcv'd.
21-217-18:14:03.300 00 SCX_CPU1_CS_CO/915        ut_setrequirements CS_1003, "P"
21-217-18:14:03.325 00 SCX_CPU1_CS_CO/916        ut_setrequirements CS_3008, "P"
21-217-18:14:03.326 00 SCX_CPU1_CS_CO/921      endif
21-217-18:14:03.326 00 SCX_CPU1_CS_CO/922      
21-217-18:14:03.326 00 SCX_CPU1_CS_CO/923      wait 5
21-217-18:14:03.326 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:14:08.330 00 SCX_CPU1_CS_CO/924      
21-217-18:14:08.331 00 SCX_CPU1_CS_CO/926      if (p@scx_cpu1_CS_CFECoreState = "Disabled") then
21-217-18:14:08.331 00 SCX_CPU1_CS_CO/927        write "<*> Passed (3008) - cFE Core State set to 'Disabled'."
21-217-18:14:08.331 00     SPR-I:OPRO         <*> Passed (3008) - cFE Core State set to 'Disabled'.
21-217-18:14:08.331 00 SCX_CPU1_CS_CO/928        ut_setrequirements CS_3008, "P"
21-217-18:14:08.335 00 SCX_CPU1_CS_CO/932      endif
21-217-18:14:08.335 00 SCX_CPU1_CS_CO/933      
21-217-18:14:08.335 00 SCX_CPU1_CS_CO/934      wait 5
21-217-18:14:08.335 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:14:13.340 00 SCX_CPU1_CS_CO/935      
21-217-18:14:13.340 00 SCX_CPU1_CS_CO/936      write ";*********************************************************************"
21-217-18:14:13.340 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:14:13.340 00 SCX_CPU1_CS_CO/937      write ";  Step 3.5: Using the TST_CS application, manipulate the cFE CRC.     "
21-217-18:14:13.340 00     SPR-I:OPRO         ;  Step 3.5: Using the TST_CS application, manipulate the cFE CRC.     
21-217-18:14:13.340 00 SCX_CPU1_CS_CO/938      write ";*********************************************************************"
21-217-18:14:13.340 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:14:13.340 00 SCX_CPU1_CS_CO/940      ut_setupevents "SCX", "CPU1", "TST_CS", TST_CS_CORRUPT_CFE_CRC_INF_EID, "INFO", 1
21-217-18:14:13.345 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:13.345 00     SPR-I:OPRO         ; Setup event 1 with TST_CS INFO 14
21-217-18:14:13.345 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:13.346 00 SCX_CPU1_CS_CO/941      
21-217-18:14:13.346 00 SCX_CPU1_CS_CO/942      /SCX_CPU1_TST_CS_CorruptCFECRC
21-217-18:14:13.358 00 SCX_CPU1_CS_CO/943      
21-217-18:14:13.358 00 SCX_CPU1_CS_CO/945      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:14:13.362 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:14:13.920 00    TLMH-I:STS          58-012-14:09:15.001 INFO CPU=CPU1 APPNAME=TST_CS EVENT ID=14 Corrupt cFE Core CRC command
21-217-18:14:14.363 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:14.365 00 SCX_CPU1_CS_CO/946      if (UT_TW_Status = UT_Success) then
21-217-18:14:14.365 00 SCX_CPU1_CS_CO/947        write "<*> Passed - Expected Event Msg ",TST_CS_CORRUPT_CFE_CRC_INF_EID," rcv'd."
21-217-18:14:14.365 00     SPR-I:OPRO         <*> Passed - Expected Event Msg 14 rcv'd.
21-217-18:14:14.365 00 SCX_CPU1_CS_CO/950      endif
21-217-18:14:14.365 00 SCX_CPU1_CS_CO/951      
21-217-18:14:14.365 00 SCX_CPU1_CS_CO/952      wait 5
21-217-18:14:14.366 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:14:19.370 00 SCX_CPU1_CS_CO/953      
21-217-18:14:19.370 00 SCX_CPU1_CS_CO/954      write ";***********************************************************************"
21-217-18:14:19.370 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:19.371 00 SCX_CPU1_CS_CO/955      write ";  Step 3.6: Send the Enable cFE command.                               "
21-217-18:14:19.371 00     SPR-I:OPRO         ;  Step 3.6: Send the Enable cFE command.                               
21-217-18:14:19.371 00 SCX_CPU1_CS_CO/956      write ";***********************************************************************"
21-217-18:14:19.371 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:19.371 00 SCX_CPU1_CS_CO/957      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_CFECORE_INF_EID, "INFO", 1
21-217-18:14:19.376 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:19.376 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 7
21-217-18:14:19.376 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:19.377 00 SCX_CPU1_CS_CO/958      
21-217-18:14:19.377 00 SCX_CPU1_CS_CO/959      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:14:19.377 00 SCX_CPU1_CS_CO/960      
21-217-18:14:19.377 00 SCX_CPU1_CS_CO/962      /SCX_CPU1_CS_EnableCFECore
21-217-18:14:19.389 00 SCX_CPU1_CS_CO/963      
21-217-18:14:19.389 00 SCX_CPU1_CS_CO/964      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:14:19.392 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:14:19.925 00    TLMH-I:STS          58-012-14:09:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=7 Checksumming of cFE Core is Enabled
21-217-18:14:23.397 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:23.399 00 SCX_CPU1_CS_CO/965      if (UT_TW_Status = UT_Success) then
21-217-18:14:23.400 00 SCX_CPU1_CS_CO/966        write "<*> Passed (1003;3007) - CS EnableCFECore command sent properly."
21-217-18:14:23.400 00     SPR-I:OPRO         <*> Passed (1003;3007) - CS EnableCFECore command sent properly.
21-217-18:14:23.400 00 SCX_CPU1_CS_CO/967        ut_setrequirements CS_1003, "P"
21-217-18:14:23.403 00 SCX_CPU1_CS_CO/968        ut_setrequirements CS_3007, "P"
21-217-18:14:23.404 00 SCX_CPU1_CS_CO/973      endif
21-217-18:14:23.404 00 SCX_CPU1_CS_CO/974      
21-217-18:14:23.404 00 SCX_CPU1_CS_CO/976      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:14:23.408 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:23.409 00 SCX_CPU1_CS_CO/977      if (UT_TW_Status = UT_Success) then
21-217-18:14:23.409 00 SCX_CPU1_CS_CO/978        write "<*> Passed (1003;3007) - Expected Event Msg ",CS_ENABLE_CFECORE_INF_EID," rcv'd."
21-217-18:14:23.409 00     SPR-I:OPRO         <*> Passed (1003;3007) - Expected Event Msg 7 rcv'd.
21-217-18:14:23.409 00 SCX_CPU1_CS_CO/979        ut_setrequirements CS_1003, "P"
21-217-18:14:23.436 00 SCX_CPU1_CS_CO/980        ut_setrequirements CS_3007, "P"
21-217-18:14:23.437 00 SCX_CPU1_CS_CO/985      endif
21-217-18:14:23.437 00 SCX_CPU1_CS_CO/986      
21-217-18:14:23.437 00 SCX_CPU1_CS_CO/987      wait 5
21-217-18:14:23.437 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:14:28.441 00 SCX_CPU1_CS_CO/988      
21-217-18:14:28.441 00 SCX_CPU1_CS_CO/990      if (p@scx_cpu1_CS_CFECoreState = "Enabled") then
21-217-18:14:28.441 00 SCX_CPU1_CS_CO/991        write "<*> Passed (3007) - cFE Core State set to 'Enabled'."
21-217-18:14:28.441 00     SPR-I:OPRO         <*> Passed (3007) - cFE Core State set to 'Enabled'.
21-217-18:14:28.441 00 SCX_CPU1_CS_CO/992        ut_setrequirements CS_3007, "P"
21-217-18:14:28.442 00 SCX_CPU1_CS_CO/996      endif
21-217-18:14:28.442 00 SCX_CPU1_CS_CO/997      
21-217-18:14:28.442 00 SCX_CPU1_CS_CO/998      wait 5
21-217-18:14:28.442 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:14:33.446 00 SCX_CPU1_CS_CO/999      
21-217-18:14:33.446 00 SCX_CPU1_CS_CO/1001     ut_setupevents "SCX","CPU1",{CSAppName},CS_CFECORE_MISCOMPARE_ERR_EID,"ERROR", 1
21-217-18:14:33.452 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:33.453 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 31
21-217-18:14:33.453 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:33.454 00 SCX_CPU1_CS_CO/1002     
21-217-18:14:33.454 00 SCX_CPU1_CS_CO/1004     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1, 200
21-217-18:14:33.460 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:14:33.923 00    TLMH-I:STS          58-012-14:09:35.002 ERROR CPU=CPU1 APPNAME=CS EVENT ID=31 Checksum Failure: cFE Core, Expected: 0x0012D687, Calculated: 0x00007235
21-217-18:14:34.461 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:34.461 00 SCX_CPU1_CS_CO/1005     if (UT_TW_Status = UT_Success) then
21-217-18:14:34.461 00 SCX_CPU1_CS_CO/1006       write "<*> Passed (3006.1) - Expected Event Msg ",CS_OS_MISCOMPARE_ERR_EID," rcv'd."
21-217-18:14:34.461 00     SPR-I:OPRO         <*> Passed (3006.1) - Expected Event Msg 32 rcv'd.
21-217-18:14:34.461 00 SCX_CPU1_CS_CO/1007       ut_setrequirements CS_30061, "P"
21-217-18:14:34.462 00 SCX_CPU1_CS_CO/1011     endif
21-217-18:14:34.462 00 SCX_CPU1_CS_CO/1012     
21-217-18:14:34.462 00 SCX_CPU1_CS_CO/1013     write ";*********************************************************************"
21-217-18:14:34.462 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:14:34.462 00 SCX_CPU1_CS_CO/1014     write ";  Step 3.7: Send the Recompute cFE Code Segment command.              "
21-217-18:14:34.462 00     SPR-I:OPRO         ;  Step 3.7: Send the Recompute cFE Code Segment command.              
21-217-18:14:34.462 00 SCX_CPU1_CS_CO/1015     write ";*********************************************************************"
21-217-18:14:34.462 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:14:34.463 00 SCX_CPU1_CS_CO/1017     /SCX_CPU1_CS_DisableCFECore
21-217-18:14:34.464 00 SCX_CPU1_CS_CO/1018     wait 5
21-217-18:14:34.464 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:14:34.917 00    TLMH-I:STS          58-012-14:09:36.003 INFO CPU=CPU1 APPNAME=CS EVENT ID=6 Checksumming of cFE Core is Disabled
21-217-18:14:39.467 00 SCX_CPU1_CS_CO/1019     
21-217-18:14:39.467 00 SCX_CPU1_CS_CO/1020     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_STARTED_DBG_EID, "DEBUG", 1
21-217-18:14:39.469 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:39.469 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 14
21-217-18:14:39.469 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:39.470 00 SCX_CPU1_CS_CO/1021     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:14:39.471 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:39.472 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:14:39.472 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:14:39.472 00 SCX_CPU1_CS_CO/1022     
21-217-18:14:39.472 00 SCX_CPU1_CS_CO/1023     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:14:39.472 00 SCX_CPU1_CS_CO/1025     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:14:39.484 00 SCX_CPU1_CS_CO/1026     
21-217-18:14:39.484 00 SCX_CPU1_CS_CO/1027     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:14:39.488 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:14:39.920 00    TLMH-I:STS          58-012-14:09:41.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=14 Recompute of cFE core started
21-217-18:14:39.920 00    TLMH-I:STS          58-012-14:09:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:40.918 00    TLMH-I:STS          58-012-14:09:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:40.918 00    TLMH-I:STS          58-012-14:09:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:41.916 00    TLMH-I:STS          58-012-14:09:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:42.922 00    TLMH-I:STS          58-012-14:09:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:42.923 00    TLMH-I:STS          58-012-14:09:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:43.490 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:43.492 00 SCX_CPU1_CS_CO/1028     if (UT_TW_Status = UT_Success) then
21-217-18:14:43.492 00 SCX_CPU1_CS_CO/1029       write "<*> Passed (1003;3009) - CS RecomputeCFECore command sent properly."
21-217-18:14:43.492 00     SPR-I:OPRO         <*> Passed (1003;3009) - CS RecomputeCFECore command sent properly.
21-217-18:14:43.492 00 SCX_CPU1_CS_CO/1030       ut_setrequirements CS_1003, "P"
21-217-18:14:43.494 00 SCX_CPU1_CS_CO/1031       ut_setrequirements CS_3009, "P"
21-217-18:14:43.495 00 SCX_CPU1_CS_CO/1036     endif
21-217-18:14:43.495 00 SCX_CPU1_CS_CO/1037     
21-217-18:14:43.495 00 SCX_CPU1_CS_CO/1039     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:14:43.498 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:14:43.498 00 SCX_CPU1_CS_CO/1040     if (UT_TW_Status = UT_Success) then
21-217-18:14:43.498 00 SCX_CPU1_CS_CO/1041       write "<*> Passed (1003;3009) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_STARTED_DBG_EID," rcv'd."
21-217-18:14:43.498 00     SPR-I:OPRO         <*> Passed (1003;3009) - Expected Event Msg 14 rcv'd.
21-217-18:14:43.498 00 SCX_CPU1_CS_CO/1042       ut_setrequirements CS_1003, "P"
21-217-18:14:43.519 00 SCX_CPU1_CS_CO/1043       ut_setrequirements CS_3009, "P"
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1048     endif
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1049     
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1051     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1052       write "<*> Passed (3009) - In Progress Flag set to True as expected."
21-217-18:14:43.520 00     SPR-I:OPRO         <*> Passed (3009) - In Progress Flag set to True as expected.
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1053       ut_setrequirements CS_3009, "P"
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1057     endif
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1058     
21-217-18:14:43.520 00 SCX_CPU1_CS_CO/1060     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 230
21-217-18:14:43.523 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:14:43.922 00    TLMH-I:STS          58-012-14:09:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:44.925 00    TLMH-I:STS          58-012-14:09:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:44.926 00    TLMH-I:STS          58-012-14:09:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:45.921 00    TLMH-I:STS          58-012-14:09:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:46.926 00    TLMH-I:STS          58-012-14:09:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:46.927 00    TLMH-I:STS          58-012-14:09:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:47.921 00    TLMH-I:STS          58-012-14:09:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:48.917 00    TLMH-I:STS          58-012-14:09:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:48.920 00    TLMH-I:STS          58-012-14:09:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:49.924 00    TLMH-I:STS          58-012-14:09:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:50.924 00    TLMH-I:STS          58-012-14:09:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:50.925 00    TLMH-I:STS          58-012-14:09:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:51.919 00    TLMH-I:STS          58-012-14:09:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:52.924 00    TLMH-I:STS          58-012-14:09:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:52.925 00    TLMH-I:STS          58-012-14:09:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:53.920 00    TLMH-I:STS          58-012-14:09:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:54.920 00    TLMH-I:STS          58-012-14:09:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:54.921 00    TLMH-I:STS          58-012-14:09:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:55.916 00    TLMH-I:STS          58-012-14:09:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:56.923 00    TLMH-I:STS          58-012-14:09:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:56.924 00    TLMH-I:STS          58-012-14:09:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:57.919 00    TLMH-I:STS          58-012-14:09:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:58.925 00    TLMH-I:STS          58-012-14:10:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:58.926 00    TLMH-I:STS          58-012-14:10:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:14:59.920 00    TLMH-I:STS          58-012-14:10:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:15:00.922 00    TLMH-I:STS          58-012-14:10:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:15:00.924 00    TLMH-I:STS          58-012-14:10:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:15:01.923 00    TLMH-I:STS          58-012-14:10:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:15:01.925 00    TLMH-I:STS          58-012-14:10:03.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 cFE Core entry 0 recompute finished. New baseline is 0X00007235
21-217-18:15:02.544 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:02.546 00 SCX_CPU1_CS_CO/1061     if (UT_TW_Status = UT_Success) then
21-217-18:15:02.546 00 SCX_CPU1_CS_CO/1062       write "<*> Passed (3009.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:15:02.546 00     SPR-I:OPRO         <*> Passed (3009.1) - Expected Event Msg 95 rcv'd.
21-217-18:15:02.546 00 SCX_CPU1_CS_CO/1063       ut_setrequirements CS_30091, "P"
21-217-18:15:02.550 00 SCX_CPU1_CS_CO/1067     endif
21-217-18:15:02.550 00 SCX_CPU1_CS_CO/1068     
21-217-18:15:02.550 00 SCX_CPU1_CS_CO/1070     currSCnt = {seqTlmItem}
21-217-18:15:02.550 00 SCX_CPU1_CS_CO/1071     expectedSCnt = currSCnt + 1
21-217-18:15:02.551 00 SCX_CPU1_CS_CO/1072     
21-217-18:15:02.551 00 SCX_CPU1_CS_CO/1073     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:15:02.554 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:03.555 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:03.556 00 SCX_CPU1_CS_CO/1075     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:15:03.557 00 SCX_CPU1_CS_CO/1076       write "<*> Passed (3009.1) - In Progress Flag set to False as expected."
21-217-18:15:03.557 00     SPR-I:OPRO         <*> Passed (3009.1) - In Progress Flag set to False as expected.
21-217-18:15:03.557 00 SCX_CPU1_CS_CO/1077       ut_setrequirements CS_30091, "P"
21-217-18:15:03.560 00 SCX_CPU1_CS_CO/1081     endif
21-217-18:15:03.561 00 SCX_CPU1_CS_CO/1082     
21-217-18:15:03.561 00 SCX_CPU1_CS_CO/1083     wait 5
21-217-18:15:03.561 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:15:08.566 00 SCX_CPU1_CS_CO/1084     
21-217-18:15:08.566 00 SCX_CPU1_CS_CO/1085     write ";*********************************************************************"
21-217-18:15:08.566 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:08.566 00 SCX_CPU1_CS_CO/1086     write ";  Step 3.8: Send the Report cFE Code Segment command.                 "
21-217-18:15:08.566 00     SPR-I:OPRO         ;  Step 3.8: Send the Report cFE Code Segment command.                 
21-217-18:15:08.566 00 SCX_CPU1_CS_CO/1087     write ";*********************************************************************"
21-217-18:15:08.566 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:08.566 00 SCX_CPU1_CS_CO/1088     ut_setupevents "SCX","CPU1",{CSAppName},CS_BASELINE_CFECORE_INF_EID,"INFO", 1
21-217-18:15:08.573 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:08.573 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 10
21-217-18:15:08.574 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:08.574 00 SCX_CPU1_CS_CO/1089     
21-217-18:15:08.575 00 SCX_CPU1_CS_CO/1090     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:15:08.575 00 SCX_CPU1_CS_CO/1092     /SCX_CPU1_CS_ReportCFECore
21-217-18:15:08.589 00 SCX_CPU1_CS_CO/1093     
21-217-18:15:08.589 00 SCX_CPU1_CS_CO/1094     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:15:08.605 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:09.422 00    TLMH-I:STS          58-012-14:10:10.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=10 Baseline of cFE Core is 0x00007235
21-217-18:15:11.608 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:11.610 00 SCX_CPU1_CS_CO/1095     if (UT_TW_Status = UT_Success) then
21-217-18:15:11.610 00 SCX_CPU1_CS_CO/1096       write "<*> Passed (1003;3010) - CS ReportCFECore command sent properly."
21-217-18:15:11.610 00     SPR-I:OPRO         <*> Passed (1003;3010) - CS ReportCFECore command sent properly.
21-217-18:15:11.610 00 SCX_CPU1_CS_CO/1097       ut_setrequirements CS_1003, "P"
21-217-18:15:11.614 00 SCX_CPU1_CS_CO/1098       ut_setrequirements CS_3010, "P"
21-217-18:15:11.619 00 SCX_CPU1_CS_CO/1103     endif
21-217-18:15:11.619 00 SCX_CPU1_CS_CO/1104     
21-217-18:15:11.619 00 SCX_CPU1_CS_CO/1106     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:15:11.633 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:11.635 00 SCX_CPU1_CS_CO/1107     if (UT_TW_Status = UT_Success) then
21-217-18:15:11.635 00 SCX_CPU1_CS_CO/1108       write "<*> Passed (1003;3010) - Expected Event Msg ",CS_BASELINE_CFECORE_INF_EID," rcv'd."
21-217-18:15:11.636 00     SPR-I:OPRO         <*> Passed (1003;3010) - Expected Event Msg 10 rcv'd.
21-217-18:15:11.636 00 SCX_CPU1_CS_CO/1109       ut_setrequirements CS_1003, "P"
21-217-18:15:11.639 00 SCX_CPU1_CS_CO/1110       ut_setrequirements CS_3010, "P"
21-217-18:15:11.641 00 SCX_CPU1_CS_CO/1115     endif
21-217-18:15:11.641 00 SCX_CPU1_CS_CO/1116     
21-217-18:15:11.641 00 SCX_CPU1_CS_CO/1117     wait 5
21-217-18:15:11.642 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:15:16.681 00 SCX_CPU1_CS_CO/1118     
21-217-18:15:16.681 00 SCX_CPU1_CS_CO/1119     write ";*********************************************************************"
21-217-18:15:16.681 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:16.682 00 SCX_CPU1_CS_CO/1120     write ";  Step 4.0: Invalid Command Test."
21-217-18:15:16.682 00     SPR-I:OPRO         ;  Step 4.0: Invalid Command Test.
21-217-18:15:16.682 00 SCX_CPU1_CS_CO/1121     write ";*********************************************************************"
21-217-18:15:16.682 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:16.682 00 SCX_CPU1_CS_CO/1122     write ";  Step 4.1: Send the Enable OS Code Segment command with an invalid  "
21-217-18:15:16.682 00     SPR-I:OPRO         ;  Step 4.1: Send the Enable OS Code Segment command with an invalid  
21-217-18:15:16.682 00 SCX_CPU1_CS_CO/1123     write ";  length. "
21-217-18:15:16.682 00     SPR-I:OPRO         ;  length. 
21-217-18:15:16.682 00 SCX_CPU1_CS_CO/1124     write ";*********************************************************************"
21-217-18:15:16.682 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:16.682 00 SCX_CPU1_CS_CO/1125     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:15:16.689 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:16.689 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:15:16.689 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1126     
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1127     local errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1128     
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1130     rawcmd = "189Fc00000020AB0"
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1131     
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1132     if ("CPU1" = "CPU2") then
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1134     elseif ("CPU1" = "CPU3") then
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1136     endif
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1137     
21-217-18:15:16.689 00 SCX_CPU1_CS_CO/1138     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:15:16.693 00     SPR-I:OPRO         Sending:  189Fc00000020AB0
21-217-18:15:16.709 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:15:16.709 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:17.423 00    TLMH-I:STS          58-012-14:10:18.483 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 10, Len = 9, Expected = 8
21-217-18:15:19.713 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:19.717 00 SCX_CPU1_CS_CO/1139     
21-217-18:15:19.717 00 SCX_CPU1_CS_CO/1140     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:15:19.722 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:19.723 00 SCX_CPU1_CS_CO/1141     if (UT_TW_Status = UT_Success) then
21-217-18:15:19.723 00 SCX_CPU1_CS_CO/1142       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:15:19.723 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:15:19.723 00 SCX_CPU1_CS_CO/1143       ut_setrequirements CS_1002, "P"
21-217-18:15:19.723 00 SCX_CPU1_CS_CO/1144       ut_setrequirements CS_1004, "P"
21-217-18:15:19.724 00 SCX_CPU1_CS_CO/1149     endif
21-217-18:15:19.724 00 SCX_CPU1_CS_CO/1150     
21-217-18:15:19.724 00 SCX_CPU1_CS_CO/1151     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:15:19.724 00 SCX_CPU1_CS_CO/1152       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:15:19.724 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:15:19.724 00 SCX_CPU1_CS_CO/1153       ut_setrequirements CS_1004, "P"
21-217-18:15:19.748 00 SCX_CPU1_CS_CO/1157     endif
21-217-18:15:19.748 00 SCX_CPU1_CS_CO/1158     
21-217-18:15:19.748 00 SCX_CPU1_CS_CO/1159     wait 5
21-217-18:15:19.748 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:15:24.751 00 SCX_CPU1_CS_CO/1160     
21-217-18:15:24.752 00 SCX_CPU1_CS_CO/1161     write ";*********************************************************************"
21-217-18:15:24.752 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:24.752 00 SCX_CPU1_CS_CO/1162     write ";  Step 4.2: Send the Disable OS Code Segment command with an invalid "
21-217-18:15:24.752 00     SPR-I:OPRO         ;  Step 4.2: Send the Disable OS Code Segment command with an invalid 
21-217-18:15:24.752 00 SCX_CPU1_CS_CO/1163     write ";  length. "
21-217-18:15:24.752 00     SPR-I:OPRO         ;  length. 
21-217-18:15:24.752 00 SCX_CPU1_CS_CO/1164     write ";*********************************************************************"
21-217-18:15:24.753 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:24.753 00 SCX_CPU1_CS_CO/1165     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:15:24.758 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:24.758 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:15:24.758 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:24.758 00 SCX_CPU1_CS_CO/1166     
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1167     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1168     
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1170     rawcmd = "189Fc00000020BB1"
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1171     
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1172     if ("CPU1" = "CPU2") then
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1174     elseif ("CPU1" = "CPU3") then
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1176     endif
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1177     
21-217-18:15:24.759 00 SCX_CPU1_CS_CO/1178     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:15:24.762 00     SPR-I:OPRO         Sending:  189Fc00000020BB1
21-217-18:15:24.777 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:15:24.777 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:25.419 00    TLMH-I:STS          58-012-14:10:26.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 11, Len = 9, Expected = 8
21-217-18:15:27.781 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:27.786 00 SCX_CPU1_CS_CO/1179     
21-217-18:15:27.786 00 SCX_CPU1_CS_CO/1180     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:15:27.791 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:27.791 00 SCX_CPU1_CS_CO/1181     if (UT_TW_Status = UT_Success) then
21-217-18:15:27.791 00 SCX_CPU1_CS_CO/1182       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:15:27.791 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:15:27.791 00 SCX_CPU1_CS_CO/1183       ut_setrequirements CS_1002, "P"
21-217-18:15:27.793 00 SCX_CPU1_CS_CO/1184       ut_setrequirements CS_1004, "P"
21-217-18:15:27.794 00 SCX_CPU1_CS_CO/1189     endif
21-217-18:15:27.794 00 SCX_CPU1_CS_CO/1190     
21-217-18:15:27.794 00 SCX_CPU1_CS_CO/1191     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:15:27.794 00 SCX_CPU1_CS_CO/1192       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:15:27.794 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:15:27.794 00 SCX_CPU1_CS_CO/1193       ut_setrequirements CS_1004, "P"
21-217-18:15:27.822 00 SCX_CPU1_CS_CO/1197     endif
21-217-18:15:27.822 00 SCX_CPU1_CS_CO/1198     
21-217-18:15:27.822 00 SCX_CPU1_CS_CO/1199     wait 5
21-217-18:15:27.822 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:15:32.826 00 SCX_CPU1_CS_CO/1200     
21-217-18:15:32.827 00 SCX_CPU1_CS_CO/1201     write ";*********************************************************************"
21-217-18:15:32.827 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:32.827 00 SCX_CPU1_CS_CO/1202     write ";  Step 4.3: Send the Recompute OS Code Segment CRC command with an   "
21-217-18:15:32.827 00     SPR-I:OPRO         ;  Step 4.3: Send the Recompute OS Code Segment CRC command with an   
21-217-18:15:32.827 00 SCX_CPU1_CS_CO/1203     write ";  invalid length."
21-217-18:15:32.827 00     SPR-I:OPRO         ;  invalid length.
21-217-18:15:32.827 00 SCX_CPU1_CS_CO/1204     write ";*********************************************************************"
21-217-18:15:32.828 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:32.828 00 SCX_CPU1_CS_CO/1205     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:15:32.832 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:32.832 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:15:32.832 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1206     
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1207     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1208     
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1210     rawcmd = "189Fc00000020DB5"
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1211     
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1212     if ("CPU1" = "CPU2") then
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1214     elseif ("CPU1" = "CPU3") then
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1216     endif
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1217     
21-217-18:15:32.833 00 SCX_CPU1_CS_CO/1218     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:15:32.836 00     SPR-I:OPRO         Sending:  189Fc00000020DB5
21-217-18:15:32.854 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:15:32.854 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:33.424 00    TLMH-I:STS          58-012-14:10:34.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 13, Len = 9, Expected = 8
21-217-18:15:35.857 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:35.861 00 SCX_CPU1_CS_CO/1219     
21-217-18:15:35.861 00 SCX_CPU1_CS_CO/1220     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:15:35.873 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:35.874 00 SCX_CPU1_CS_CO/1221     if (UT_TW_Status = UT_Success) then
21-217-18:15:35.875 00 SCX_CPU1_CS_CO/1222       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:15:35.875 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:15:35.875 00 SCX_CPU1_CS_CO/1223       ut_setrequirements CS_1002, "P"
21-217-18:15:35.878 00 SCX_CPU1_CS_CO/1224       ut_setrequirements CS_1004, "P"
21-217-18:15:35.881 00 SCX_CPU1_CS_CO/1229     endif
21-217-18:15:35.881 00 SCX_CPU1_CS_CO/1230     
21-217-18:15:35.881 00 SCX_CPU1_CS_CO/1231     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:15:35.881 00 SCX_CPU1_CS_CO/1232       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:15:35.881 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:15:35.882 00 SCX_CPU1_CS_CO/1233       ut_setrequirements CS_1004, "P"
21-217-18:15:35.918 00 SCX_CPU1_CS_CO/1237     endif
21-217-18:15:35.919 00 SCX_CPU1_CS_CO/1238     
21-217-18:15:35.919 00 SCX_CPU1_CS_CO/1239     wait 5
21-217-18:15:35.919 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:15:40.923 00 SCX_CPU1_CS_CO/1240     
21-217-18:15:40.923 00 SCX_CPU1_CS_CO/1241     write ";*********************************************************************"
21-217-18:15:40.923 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:40.923 00 SCX_CPU1_CS_CO/1242     write ";  Step 4.4: Send the Report OS Code Segment CRC command with an      "
21-217-18:15:40.924 00     SPR-I:OPRO         ;  Step 4.4: Send the Report OS Code Segment CRC command with an      
21-217-18:15:40.924 00 SCX_CPU1_CS_CO/1243     write ";  invalid length."
21-217-18:15:40.924 00     SPR-I:OPRO         ;  invalid length.
21-217-18:15:40.924 00 SCX_CPU1_CS_CO/1244     write ";*********************************************************************"
21-217-18:15:40.924 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:40.924 00 SCX_CPU1_CS_CO/1245     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:15:40.931 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:40.932 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:15:40.932 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:40.933 00 SCX_CPU1_CS_CO/1246     
21-217-18:15:40.934 00 SCX_CPU1_CS_CO/1247     local errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:15:40.934 00 SCX_CPU1_CS_CO/1248     
21-217-18:15:40.934 00 SCX_CPU1_CS_CO/1250     rawcmd = "189Fc00000020CB8"
21-217-18:15:40.935 00 SCX_CPU1_CS_CO/1251     
21-217-18:15:40.935 00 SCX_CPU1_CS_CO/1252     if ("CPU1" = "CPU2") then
21-217-18:15:40.935 00 SCX_CPU1_CS_CO/1254     elseif ("CPU1" = "CPU3") then
21-217-18:15:40.935 00 SCX_CPU1_CS_CO/1256     endif
21-217-18:15:40.935 00 SCX_CPU1_CS_CO/1257     
21-217-18:15:40.936 00 SCX_CPU1_CS_CO/1258     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:15:40.950 00     SPR-I:OPRO         Sending:  189Fc00000020CB8
21-217-18:15:40.975 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:15:40.975 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:41.424 00    TLMH-I:STS          58-012-14:10:42.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 12, Len = 9, Expected = 8
21-217-18:15:42.978 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:42.982 00 SCX_CPU1_CS_CO/1259     
21-217-18:15:42.982 00 SCX_CPU1_CS_CO/1260     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:15:42.993 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:42.995 00 SCX_CPU1_CS_CO/1261     if (UT_TW_Status = UT_Success) then
21-217-18:15:42.995 00 SCX_CPU1_CS_CO/1262       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:15:42.995 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:15:42.995 00 SCX_CPU1_CS_CO/1263       ut_setrequirements CS_1002, "P"
21-217-18:15:42.998 00 SCX_CPU1_CS_CO/1264       ut_setrequirements CS_1004, "P"
21-217-18:15:43.002 00 SCX_CPU1_CS_CO/1269     endif
21-217-18:15:43.002 00 SCX_CPU1_CS_CO/1270     
21-217-18:15:43.002 00 SCX_CPU1_CS_CO/1271     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:15:43.003 00 SCX_CPU1_CS_CO/1272       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:15:43.003 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:15:43.003 00 SCX_CPU1_CS_CO/1273       ut_setrequirements CS_1004, "P"
21-217-18:15:43.042 00 SCX_CPU1_CS_CO/1277     endif
21-217-18:15:43.042 00 SCX_CPU1_CS_CO/1278     
21-217-18:15:43.042 00 SCX_CPU1_CS_CO/1279     wait 5
21-217-18:15:43.042 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:15:48.046 00 SCX_CPU1_CS_CO/1280     
21-217-18:15:48.046 00 SCX_CPU1_CS_CO/1281     write ";*********************************************************************"
21-217-18:15:48.047 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:48.047 00 SCX_CPU1_CS_CO/1282     write ";  Step 4.5: Send the Enable cFE Code Segment command with an invalid "
21-217-18:15:48.047 00     SPR-I:OPRO         ;  Step 4.5: Send the Enable cFE Code Segment command with an invalid 
21-217-18:15:48.047 00 SCX_CPU1_CS_CO/1283     write ";  length. "
21-217-18:15:48.047 00     SPR-I:OPRO         ;  length. 
21-217-18:15:48.047 00 SCX_CPU1_CS_CO/1284     write ";*********************************************************************"
21-217-18:15:48.047 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:48.047 00 SCX_CPU1_CS_CO/1285     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:15:48.052 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:48.052 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:15:48.052 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:48.052 00 SCX_CPU1_CS_CO/1286     
21-217-18:15:48.052 00 SCX_CPU1_CS_CO/1287     local errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1288     
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1290     rawcmd = "189Fc000000206BC"
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1291     
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1292     if ("CPU1" = "CPU2") then
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1294     elseif ("CPU1" = "CPU3") then
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1296     endif
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1297     
21-217-18:15:48.053 00 SCX_CPU1_CS_CO/1298     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:15:48.057 00     SPR-I:OPRO         Sending:  189Fc000000206BC
21-217-18:15:48.073 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:15:48.073 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:48.920 00    TLMH-I:STS          58-012-14:10:50.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 6, Len = 9, Expected = 8
21-217-18:15:51.077 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:51.082 00 SCX_CPU1_CS_CO/1299     
21-217-18:15:51.082 00 SCX_CPU1_CS_CO/1300     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:15:51.087 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:51.087 00 SCX_CPU1_CS_CO/1301     if (UT_TW_Status = UT_Success) then
21-217-18:15:51.087 00 SCX_CPU1_CS_CO/1302       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:15:51.087 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:15:51.087 00 SCX_CPU1_CS_CO/1303       ut_setrequirements CS_1002, "P"
21-217-18:15:51.088 00 SCX_CPU1_CS_CO/1304       ut_setrequirements CS_1004, "P"
21-217-18:15:51.089 00 SCX_CPU1_CS_CO/1309     endif
21-217-18:15:51.089 00 SCX_CPU1_CS_CO/1310     
21-217-18:15:51.089 00 SCX_CPU1_CS_CO/1311     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:15:51.090 00 SCX_CPU1_CS_CO/1312       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:15:51.090 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:15:51.090 00 SCX_CPU1_CS_CO/1313       ut_setrequirements CS_1004, "P"
21-217-18:15:51.117 00 SCX_CPU1_CS_CO/1317     endif
21-217-18:15:51.117 00 SCX_CPU1_CS_CO/1318     
21-217-18:15:51.117 00 SCX_CPU1_CS_CO/1319     wait 5
21-217-18:15:51.117 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:15:56.121 00 SCX_CPU1_CS_CO/1320     
21-217-18:15:56.121 00 SCX_CPU1_CS_CO/1321     write ";*********************************************************************"
21-217-18:15:56.121 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:56.121 00 SCX_CPU1_CS_CO/1322     write ";  Step 4.6: Send the Disable cFE Code Segment command with an invalid"
21-217-18:15:56.122 00     SPR-I:OPRO         ;  Step 4.6: Send the Disable cFE Code Segment command with an invalid
21-217-18:15:56.122 00 SCX_CPU1_CS_CO/1323     write ";  length. "
21-217-18:15:56.122 00     SPR-I:OPRO         ;  length. 
21-217-18:15:56.122 00 SCX_CPU1_CS_CO/1324     write ";*********************************************************************"
21-217-18:15:56.122 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:15:56.122 00 SCX_CPU1_CS_CO/1325     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:15:56.128 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:56.128 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:15:56.128 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1326     
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1327     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1328     
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1330     rawcmd = "189Fc000000207BD"
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1331     
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1332     if ("CPU1" = "CPU2") then
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1334     elseif ("CPU1" = "CPU3") then
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1336     endif
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1337     
21-217-18:15:56.130 00 SCX_CPU1_CS_CO/1338     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:15:56.136 00     SPR-I:OPRO         Sending:  189Fc000000207BD
21-217-18:15:56.142 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:15:56.142 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:15:56.920 00    TLMH-I:STS          58-012-14:10:58.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 7, Len = 9, Expected = 8
21-217-18:15:59.146 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:59.150 00 SCX_CPU1_CS_CO/1339     
21-217-18:15:59.150 00 SCX_CPU1_CS_CO/1340     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:15:59.156 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:15:59.156 00 SCX_CPU1_CS_CO/1341     if (UT_TW_Status = UT_Success) then
21-217-18:15:59.157 00 SCX_CPU1_CS_CO/1342       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:15:59.157 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:15:59.157 00 SCX_CPU1_CS_CO/1343       ut_setrequirements CS_1002, "P"
21-217-18:15:59.158 00 SCX_CPU1_CS_CO/1344       ut_setrequirements CS_1004, "P"
21-217-18:15:59.158 00 SCX_CPU1_CS_CO/1349     endif
21-217-18:15:59.159 00 SCX_CPU1_CS_CO/1350     
21-217-18:15:59.159 00 SCX_CPU1_CS_CO/1351     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:15:59.159 00 SCX_CPU1_CS_CO/1352       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:15:59.159 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:15:59.159 00 SCX_CPU1_CS_CO/1353       ut_setrequirements CS_1004, "P"
21-217-18:15:59.186 00 SCX_CPU1_CS_CO/1357     endif
21-217-18:15:59.186 00 SCX_CPU1_CS_CO/1358     
21-217-18:15:59.186 00 SCX_CPU1_CS_CO/1359     wait 5
21-217-18:15:59.186 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:16:04.190 00 SCX_CPU1_CS_CO/1360     
21-217-18:16:04.191 00 SCX_CPU1_CS_CO/1361     write ";*********************************************************************"
21-217-18:16:04.191 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:04.191 00 SCX_CPU1_CS_CO/1362     write ";  Step 4.7: Send the Recompute cFE Code Segment CRC command with an  "
21-217-18:16:04.191 00     SPR-I:OPRO         ;  Step 4.7: Send the Recompute cFE Code Segment CRC command with an  
21-217-18:16:04.191 00 SCX_CPU1_CS_CO/1363     write ";  invalid length."
21-217-18:16:04.191 00     SPR-I:OPRO         ;  invalid length.
21-217-18:16:04.191 00 SCX_CPU1_CS_CO/1364     write ";*********************************************************************"
21-217-18:16:04.192 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:04.192 00 SCX_CPU1_CS_CO/1365     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:16:04.200 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:04.201 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:16:04.201 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:04.202 00 SCX_CPU1_CS_CO/1366     
21-217-18:16:04.202 00 SCX_CPU1_CS_CO/1367     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:16:04.203 00 SCX_CPU1_CS_CO/1368     
21-217-18:16:04.203 00 SCX_CPU1_CS_CO/1370     rawcmd = "189Fc000000209B0"
21-217-18:16:04.203 00 SCX_CPU1_CS_CO/1371     
21-217-18:16:04.203 00 SCX_CPU1_CS_CO/1372     if ("CPU1" = "CPU2") then
21-217-18:16:04.203 00 SCX_CPU1_CS_CO/1374     elseif ("CPU1" = "CPU3") then
21-217-18:16:04.203 00 SCX_CPU1_CS_CO/1376     endif
21-217-18:16:04.203 00 SCX_CPU1_CS_CO/1377     
21-217-18:16:04.204 00 SCX_CPU1_CS_CO/1378     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:16:04.218 00     SPR-I:OPRO         Sending:  189Fc000000209B0
21-217-18:16:04.230 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:16:04.231 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:16:04.917 00    TLMH-I:STS          58-012-14:11:06.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 9, Len = 9, Expected = 8
21-217-18:16:07.234 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:07.239 00 SCX_CPU1_CS_CO/1379     
21-217-18:16:07.239 00 SCX_CPU1_CS_CO/1380     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:16:07.246 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:07.246 00 SCX_CPU1_CS_CO/1381     if (UT_TW_Status = UT_Success) then
21-217-18:16:07.246 00 SCX_CPU1_CS_CO/1382       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:16:07.246 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:16:07.246 00 SCX_CPU1_CS_CO/1383       ut_setrequirements CS_1002, "P"
21-217-18:16:07.247 00 SCX_CPU1_CS_CO/1384       ut_setrequirements CS_1004, "P"
21-217-18:16:07.249 00 SCX_CPU1_CS_CO/1389     endif
21-217-18:16:07.249 00 SCX_CPU1_CS_CO/1390     
21-217-18:16:07.249 00 SCX_CPU1_CS_CO/1391     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:16:07.249 00 SCX_CPU1_CS_CO/1392       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:16:07.249 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:16:07.249 00 SCX_CPU1_CS_CO/1393       ut_setrequirements CS_1004, "P"
21-217-18:16:07.278 00 SCX_CPU1_CS_CO/1397     endif
21-217-18:16:07.279 00 SCX_CPU1_CS_CO/1398     
21-217-18:16:07.279 00 SCX_CPU1_CS_CO/1399     wait 5
21-217-18:16:07.279 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:16:12.283 00 SCX_CPU1_CS_CO/1400     
21-217-18:16:12.283 00 SCX_CPU1_CS_CO/1401     write ";*********************************************************************"
21-217-18:16:12.283 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:12.283 00 SCX_CPU1_CS_CO/1402     write ";  Step 4.8: Send the Report cFE Code Segment CRC command with an      "
21-217-18:16:12.283 00     SPR-I:OPRO         ;  Step 4.8: Send the Report cFE Code Segment CRC command with an      
21-217-18:16:12.283 00 SCX_CPU1_CS_CO/1403     write ";  invalid length."
21-217-18:16:12.284 00     SPR-I:OPRO         ;  invalid length.
21-217-18:16:12.284 00 SCX_CPU1_CS_CO/1404     write ";*********************************************************************"
21-217-18:16:12.284 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:12.284 00 SCX_CPU1_CS_CO/1405     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-217-18:16:12.291 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:12.292 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-217-18:16:12.292 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:12.293 00 SCX_CPU1_CS_CO/1406     
21-217-18:16:12.293 00 SCX_CPU1_CS_CO/1407     local errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:16:12.293 00 SCX_CPU1_CS_CO/1408     
21-217-18:16:12.293 00 SCX_CPU1_CS_CO/1410     rawcmd = "189Fc000000208B4"
21-217-18:16:12.294 00 SCX_CPU1_CS_CO/1411     
21-217-18:16:12.294 00 SCX_CPU1_CS_CO/1412     if ("CPU1" = "CPU2") then
21-217-18:16:12.294 00 SCX_CPU1_CS_CO/1414     elseif ("CPU1" = "CPU3") then
21-217-18:16:12.294 00 SCX_CPU1_CS_CO/1416     endif
21-217-18:16:12.294 00 SCX_CPU1_CS_CO/1417     
21-217-18:16:12.294 00 SCX_CPU1_CS_CO/1418     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-217-18:16:12.299 00     SPR-I:OPRO         Sending:  189Fc000000208B4
21-217-18:16:12.314 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-217-18:16:12.314 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:16:12.924 00    TLMH-I:STS          58-012-14:11:14.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 8, Len = 9, Expected = 8
21-217-18:16:15.318 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:15.322 00 SCX_CPU1_CS_CO/1419     
21-217-18:16:15.322 00 SCX_CPU1_CS_CO/1420     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:16:15.326 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:15.326 00 SCX_CPU1_CS_CO/1421     if (UT_TW_Status = UT_Success) then
21-217-18:16:15.326 00 SCX_CPU1_CS_CO/1422       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-217-18:16:15.326 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-217-18:16:15.326 00 SCX_CPU1_CS_CO/1423       ut_setrequirements CS_1002, "P"
21-217-18:16:15.327 00 SCX_CPU1_CS_CO/1424       ut_setrequirements CS_1004, "P"
21-217-18:16:15.328 00 SCX_CPU1_CS_CO/1429     endif
21-217-18:16:15.328 00 SCX_CPU1_CS_CO/1430     
21-217-18:16:15.328 00 SCX_CPU1_CS_CO/1431     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-217-18:16:15.328 00 SCX_CPU1_CS_CO/1432       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-217-18:16:15.328 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-217-18:16:15.328 00 SCX_CPU1_CS_CO/1433       ut_setrequirements CS_1004, "P"
21-217-18:16:15.354 00 SCX_CPU1_CS_CO/1437     endif
21-217-18:16:15.354 00 SCX_CPU1_CS_CO/1438     
21-217-18:16:15.354 00 SCX_CPU1_CS_CO/1439     wait 5
21-217-18:16:15.354 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:16:20.358 00 SCX_CPU1_CS_CO/1440     
21-217-18:16:20.358 00 SCX_CPU1_CS_CO/1441     write ";*********************************************************************"
21-217-18:16:20.358 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:20.358 00 SCX_CPU1_CS_CO/1442     write ";  Step 4.9: Send the Recompute OS Code Segment command.              "
21-217-18:16:20.358 00     SPR-I:OPRO         ;  Step 4.9: Send the Recompute OS Code Segment command.              
21-217-18:16:20.358 00 SCX_CPU1_CS_CO/1443     write ";*********************************************************************"
21-217-18:16:20.359 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:20.359 00 SCX_CPU1_CS_CO/1444     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_OS_STARTED_DBG_EID, "DEBUG", 1
21-217-18:16:20.364 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:20.365 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 17
21-217-18:16:20.365 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:20.365 00 SCX_CPU1_CS_CO/1445     
21-217-18:16:20.365 00 SCX_CPU1_CS_CO/1446     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:16:20.365 00 SCX_CPU1_CS_CO/1448     /SCX_CPU1_CS_RecomputeOS
21-217-18:16:20.377 00 SCX_CPU1_CS_CO/1449     
21-217-18:16:20.377 00 SCX_CPU1_CS_CO/1450     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:16:20.381 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:16:20.922 00    TLMH-I:STS          58-012-14:11:22.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=17 Recompute of OS code segment started
21-217-18:16:20.923 00    TLMH-I:STS          58-012-14:11:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:20.924 00    TLMH-I:STS          58-012-14:11:22.002 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:21.919 00    TLMH-I:STS          58-012-14:11:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:22.921 00    TLMH-I:STS          58-012-14:11:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:22.922 00    TLMH-I:STS          58-012-14:11:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:23.385 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:23.386 00 SCX_CPU1_CS_CO/1451     if (UT_TW_Status = UT_Success) then
21-217-18:16:23.386 00 SCX_CPU1_CS_CO/1452       write "<*> Passed (1003;3004) - CS RecomputeOS command sent properly."
21-217-18:16:23.387 00     SPR-I:OPRO         <*> Passed (1003;3004) - CS RecomputeOS command sent properly.
21-217-18:16:23.387 00 SCX_CPU1_CS_CO/1453       ut_setrequirements CS_1003, "P"
21-217-18:16:23.389 00 SCX_CPU1_CS_CO/1454       ut_setrequirements CS_3004, "P"
21-217-18:16:23.391 00 SCX_CPU1_CS_CO/1459     endif
21-217-18:16:23.391 00 SCX_CPU1_CS_CO/1460     
21-217-18:16:23.391 00 SCX_CPU1_CS_CO/1462     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:16:23.394 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:23.394 00 SCX_CPU1_CS_CO/1463     if (UT_TW_Status = UT_Success) then
21-217-18:16:23.394 00 SCX_CPU1_CS_CO/1464       write "<*> Passed (1003;3004) - Expected Event Msg ",CS_RECOMPUTE_OS_STARTED_DBG_EID," rcv'd."
21-217-18:16:23.394 00     SPR-I:OPRO         <*> Passed (1003;3004) - Expected Event Msg 17 rcv'd.
21-217-18:16:23.394 00 SCX_CPU1_CS_CO/1465       ut_setrequirements CS_1003, "P"
21-217-18:16:23.414 00 SCX_CPU1_CS_CO/1466       ut_setrequirements CS_3004, "P"
21-217-18:16:23.415 00 SCX_CPU1_CS_CO/1471     endif
21-217-18:16:23.415 00 SCX_CPU1_CS_CO/1472     
21-217-18:16:23.415 00 SCX_CPU1_CS_CO/1474     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:16:23.415 00 SCX_CPU1_CS_CO/1475       write "<*> Passed (3004) - In Progress Flag set to True as expected."
21-217-18:16:23.415 00     SPR-I:OPRO         <*> Passed (3004) - In Progress Flag set to True as expected.
21-217-18:16:23.415 00 SCX_CPU1_CS_CO/1476       ut_setrequirements CS_3004, "P"
21-217-18:16:23.416 00 SCX_CPU1_CS_CO/1480     endif
21-217-18:16:23.416 00 SCX_CPU1_CS_CO/1481     
21-217-18:16:23.416 00 SCX_CPU1_CS_CO/1482     write ";*********************************************************************"
21-217-18:16:23.416 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:23.416 00 SCX_CPU1_CS_CO/1483     write ";  Step 4.10: Send the Recompute OS Code Segment command again. This  "
21-217-18:16:23.416 00     SPR-I:OPRO         ;  Step 4.10: Send the Recompute OS Code Segment command again. This  
21-217-18:16:23.416 00 SCX_CPU1_CS_CO/1484     write ";  command should fail since there is already a recompute active.     "
21-217-18:16:23.416 00     SPR-I:OPRO         ;  command should fail since there is already a recompute active.     
21-217-18:16:23.416 00 SCX_CPU1_CS_CO/1485     write ";*********************************************************************"
21-217-18:16:23.416 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:23.432 00 SCX_CPU1_CS_CO/1486     ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_OS_CHDTASK_ERR_EID,"ERROR", 1
21-217-18:16:23.434 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:23.434 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 19
21-217-18:16:23.434 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:23.435 00 SCX_CPU1_CS_CO/1487     
21-217-18:16:23.435 00 SCX_CPU1_CS_CO/1488     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:16:23.435 00 SCX_CPU1_CS_CO/1490     /SCX_CPU1_CS_RecomputeOS
21-217-18:16:23.436 00 SCX_CPU1_CS_CO/1491     
21-217-18:16:23.436 00 SCX_CPU1_CS_CO/1492     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:16:23.441 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:16:23.915 00    TLMH-I:STS          58-012-14:11:25.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=19 Recompute OS code segment failed: child task in use
21-217-18:16:23.916 00    TLMH-I:STS          58-012-14:11:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:24.921 00    TLMH-I:STS          58-012-14:11:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:24.923 00    TLMH-I:STS          58-012-14:11:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:25.918 00    TLMH-I:STS          58-012-14:11:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:26.924 00    TLMH-I:STS          58-012-14:11:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:26.925 00    TLMH-I:STS          58-012-14:11:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:27.445 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:27.446 00 SCX_CPU1_CS_CO/1493     if (UT_TW_Status = UT_Success) then
21-217-18:16:27.447 00 SCX_CPU1_CS_CO/1494       write "<*> Passed (1004;3004.2) - CS RecomputeOS command failed as expected."
21-217-18:16:27.447 00     SPR-I:OPRO         <*> Passed (1004;3004.2) - CS RecomputeOS command failed as expected.
21-217-18:16:27.447 00 SCX_CPU1_CS_CO/1495       ut_setrequirements CS_1004, "P"
21-217-18:16:27.449 00 SCX_CPU1_CS_CO/1496       ut_setrequirements CS_30042, "P"
21-217-18:16:27.450 00 SCX_CPU1_CS_CO/1501     endif
21-217-18:16:27.450 00 SCX_CPU1_CS_CO/1502     
21-217-18:16:27.451 00 SCX_CPU1_CS_CO/1504     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:16:27.453 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:27.454 00 SCX_CPU1_CS_CO/1505     if (UT_TW_Status = UT_Success) then
21-217-18:16:27.454 00 SCX_CPU1_CS_CO/1506       write "<*> Passed (1004) - Expected Event Msg ",CS_RECOMPUTE_OS_CHDTASK_ERR_EID," rcv'd."
21-217-18:16:27.454 00     SPR-I:OPRO         <*> Passed (1004) - Expected Event Msg 19 rcv'd.
21-217-18:16:27.454 00 SCX_CPU1_CS_CO/1507       ut_setrequirements CS_1004, "P"
21-217-18:16:27.476 00 SCX_CPU1_CS_CO/1511     endif
21-217-18:16:27.476 00 SCX_CPU1_CS_CO/1512     
21-217-18:16:27.476 00 SCX_CPU1_CS_CO/1513     write ";*********************************************************************"
21-217-18:16:27.476 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:27.476 00 SCX_CPU1_CS_CO/1514     write ";  Step 4.11: Send the Recompute cFE Code Segment command again. This "
21-217-18:16:27.476 00     SPR-I:OPRO         ;  Step 4.11: Send the Recompute cFE Code Segment command again. This 
21-217-18:16:27.476 00 SCX_CPU1_CS_CO/1515     write ";  command should fail since there is already a recompute active.     "
21-217-18:16:27.476 00     SPR-I:OPRO         ;  command should fail since there is already a recompute active.     
21-217-18:16:27.476 00 SCX_CPU1_CS_CO/1516     write ";*********************************************************************"
21-217-18:16:27.476 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:27.476 00 SCX_CPU1_CS_CO/1517     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_CHDTASK_ERR_EID, "ERROR", 1
21-217-18:16:27.478 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:27.478 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 16
21-217-18:16:27.478 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:27.478 00 SCX_CPU1_CS_CO/1518     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:16:27.479 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:27.480 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:16:27.480 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:27.489 00 SCX_CPU1_CS_CO/1519     
21-217-18:16:27.489 00 SCX_CPU1_CS_CO/1520     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:16:27.489 00 SCX_CPU1_CS_CO/1522     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:16:27.500 00 SCX_CPU1_CS_CO/1523     
21-217-18:16:27.500 00 SCX_CPU1_CS_CO/1524     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:16:27.503 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:16:27.920 00    TLMH-I:STS          58-012-14:11:29.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=16 Recompute cFE core failed: child task in use
21-217-18:16:27.921 00    TLMH-I:STS          58-012-14:11:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:28.914 00    TLMH-I:STS          58-012-14:11:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:28.915 00    TLMH-I:STS          58-012-14:11:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:29.920 00    TLMH-I:STS          58-012-14:11:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:30.917 00    TLMH-I:STS          58-012-14:11:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:30.918 00    TLMH-I:STS          58-012-14:11:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:31.507 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:31.507 00 SCX_CPU1_CS_CO/1525     if (UT_TW_Status = UT_Success) then
21-217-18:16:31.508 00 SCX_CPU1_CS_CO/1526       write "<*> Passed (1004;3009.2) - CS RecomputeCFECore command failed as expected."
21-217-18:16:31.508 00     SPR-I:OPRO         <*> Passed (1004;3009.2) - CS RecomputeCFECore command failed as expected.
21-217-18:16:31.508 00 SCX_CPU1_CS_CO/1527       ut_setrequirements CS_1004, "P"
21-217-18:16:31.509 00 SCX_CPU1_CS_CO/1528       ut_setrequirements CS_30092, "P"
21-217-18:16:31.510 00 SCX_CPU1_CS_CO/1533     endif
21-217-18:16:31.510 00 SCX_CPU1_CS_CO/1534     
21-217-18:16:31.510 00 SCX_CPU1_CS_CO/1536     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:16:31.513 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:31.513 00 SCX_CPU1_CS_CO/1537     if (UT_TW_Status = UT_Success) then
21-217-18:16:31.513 00 SCX_CPU1_CS_CO/1538       write "<*> Passed (1004) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_CHDTASK_ERR_EID," rcv'd."
21-217-18:16:31.514 00     SPR-I:OPRO         <*> Passed (1004) - Expected Event Msg 16 rcv'd.
21-217-18:16:31.514 00 SCX_CPU1_CS_CO/1539       ut_setrequirements CS_1004, "P"
21-217-18:16:31.534 00 SCX_CPU1_CS_CO/1543     endif
21-217-18:16:31.534 00 SCX_CPU1_CS_CO/1544     
21-217-18:16:31.534 00 SCX_CPU1_CS_CO/1545     write ";*********************************************************************"
21-217-18:16:31.534 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:31.534 00 SCX_CPU1_CS_CO/1546     write ";  Step 4.12: Send the One Shot CRC command. This should fail since "
21-217-18:16:31.534 00     SPR-I:OPRO         ;  Step 4.12: Send the One Shot CRC command. This should fail since 
21-217-18:16:31.534 00 SCX_CPU1_CS_CO/1547     write ";  there is already a recompute active.     "
21-217-18:16:31.534 00     SPR-I:OPRO         ;  there is already a recompute active.     
21-217-18:16:31.534 00 SCX_CPU1_CS_CO/1548     write ";*********************************************************************"
21-217-18:16:31.534 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:16:31.534 00 SCX_CPU1_CS_CO/1549     ut_setupevents "SCX", "CPU1",{CSAppName},CS_ONESHOT_CHDTASK_ERR_EID, "ERROR", 1
21-217-18:16:31.536 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:31.536 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 22
21-217-18:16:31.536 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:16:31.536 00 SCX_CPU1_CS_CO/1550     
21-217-18:16:31.536 00 SCX_CPU1_CS_CO/1551     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:16:31.536 00 SCX_CPU1_CS_CO/1553     /SCX_CPU1_CS_OneShot Address=SCX_CPU1_TST_CS_StartAddr[1] RegionSize=2048 MaxBytes=2048
21-217-18:16:31.548 00 SCX_CPU1_CS_CO/1554     
21-217-18:16:31.548 00 SCX_CPU1_CS_CO/1555     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:16:31.550 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:16:31.921 00    TLMH-I:STS          58-012-14:11:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:32.420 00    TLMH-I:STS          58-012-14:11:33.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=22 OneShot checksum failed: child task in use
21-217-18:16:32.917 00    TLMH-I:STS          58-012-14:11:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:32.918 00    TLMH-I:STS          58-012-14:11:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:33.913 00    TLMH-I:STS          58-012-14:11:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:34.917 00    TLMH-I:STS          58-012-14:11:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:34.918 00    TLMH-I:STS          58-012-14:11:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:35.556 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:16:35.558 00 SCX_CPU1_CS_CO/1556     if (UT_TW_Status = UT_Success) then
21-217-18:16:35.558 00 SCX_CPU1_CS_CO/1557       write "<*> Passed (1004;3009.2) - One Shot CRC command failed as expected."
21-217-18:16:35.558 00     SPR-I:OPRO         <*> Passed (1004;3009.2) - One Shot CRC command failed as expected.
21-217-18:16:35.558 00 SCX_CPU1_CS_CO/1558       ut_setrequirements CS_1004, "P"
21-217-18:16:35.562 00 SCX_CPU1_CS_CO/1559       ut_setrequirements CS_30092, "P"
21-217-18:16:35.562 00 SCX_CPU1_CS_CO/1564     endif
21-217-18:16:35.562 00 SCX_CPU1_CS_CO/1565     
21-217-18:16:35.562 00 SCX_CPU1_CS_CO/1567     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 300
21-217-18:16:35.565 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:16:35.920 00    TLMH-I:STS          58-012-14:11:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:36.923 00    TLMH-I:STS          58-012-14:11:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:36.925 00    TLMH-I:STS          58-012-14:11:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:37.916 00    TLMH-I:STS          58-012-14:11:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:38.923 00    TLMH-I:STS          58-012-14:11:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:38.924 00    TLMH-I:STS          58-012-14:11:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:39.917 00    TLMH-I:STS          58-012-14:11:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:40.923 00    TLMH-I:STS          58-012-14:11:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:40.924 00    TLMH-I:STS          58-012-14:11:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:41.919 00    TLMH-I:STS          58-012-14:11:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:42.919 00    TLMH-I:STS          58-012-14:11:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:42.920 00    TLMH-I:STS          58-012-14:11:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:43.916 00    TLMH-I:STS          58-012-14:11:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:44.922 00    TLMH-I:STS          58-012-14:11:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:44.923 00    TLMH-I:STS          58-012-14:11:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:45.920 00    TLMH-I:STS          58-012-14:11:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:46.918 00    TLMH-I:STS          58-012-14:11:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:46.919 00    TLMH-I:STS          58-012-14:11:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:47.923 00    TLMH-I:STS          58-012-14:11:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:48.919 00    TLMH-I:STS          58-012-14:11:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:48.921 00    TLMH-I:STS          58-012-14:11:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:49.915 00    TLMH-I:STS          58-012-14:11:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:50.922 00    TLMH-I:STS          58-012-14:11:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:50.923 00    TLMH-I:STS          58-012-14:11:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:51.917 00    TLMH-I:STS          58-012-14:11:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:52.923 00    TLMH-I:STS          58-012-14:11:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:52.924 00    TLMH-I:STS          58-012-14:11:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:53.919 00    TLMH-I:STS          58-012-14:11:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:54.919 00    TLMH-I:STS          58-012-14:11:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:54.920 00    TLMH-I:STS          58-012-14:11:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:55.923 00    TLMH-I:STS          58-012-14:11:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:56.920 00    TLMH-I:STS          58-012-14:11:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:56.922 00    TLMH-I:STS          58-012-14:11:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:57.915 00    TLMH-I:STS          58-012-14:11:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:58.924 00    TLMH-I:STS          58-012-14:12:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:58.926 00    TLMH-I:STS          58-012-14:12:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:16:59.919 00    TLMH-I:STS          58-012-14:12:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:00.922 00    TLMH-I:STS          58-012-14:12:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:00.924 00    TLMH-I:STS          58-012-14:12:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:01.915 00    TLMH-I:STS          58-012-14:12:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:02.921 00    TLMH-I:STS          58-012-14:12:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:02.922 00    TLMH-I:STS          58-012-14:12:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:03.916 00    TLMH-I:STS          58-012-14:12:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:04.923 00    TLMH-I:STS          58-012-14:12:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:04.924 00    TLMH-I:STS          58-012-14:12:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:05.921 00    TLMH-I:STS          58-012-14:12:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:06.917 00    TLMH-I:STS          58-012-14:12:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:06.918 00    TLMH-I:STS          58-012-14:12:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:07.920 00    TLMH-I:STS          58-012-14:12:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:08.913 00    TLMH-I:STS          58-012-14:12:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:08.915 00    TLMH-I:STS          58-012-14:12:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:09.920 00    TLMH-I:STS          58-012-14:12:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:10.917 00    TLMH-I:STS          58-012-14:12:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:10.918 00    TLMH-I:STS          58-012-14:12:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:11.914 00    TLMH-I:STS          58-012-14:12:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:12.920 00    TLMH-I:STS          58-012-14:12:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:12.923 00    TLMH-I:STS          58-012-14:12:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:13.916 00    TLMH-I:STS          58-012-14:12:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:14.921 00    TLMH-I:STS          58-012-14:12:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:14.922 00    TLMH-I:STS          58-012-14:12:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:15.917 00    TLMH-I:STS          58-012-14:12:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:16.915 00    TLMH-I:STS          58-012-14:12:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:16.917 00    TLMH-I:STS          58-012-14:12:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:17.923 00    TLMH-I:STS          58-012-14:12:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:18.923 00    TLMH-I:STS          58-012-14:12:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:18.925 00    TLMH-I:STS          58-012-14:12:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:19.917 00    TLMH-I:STS          58-012-14:12:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:20.922 00    TLMH-I:STS          58-012-14:12:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:20.923 00    TLMH-I:STS          58-012-14:12:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:21.917 00    TLMH-I:STS          58-012-14:12:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:22.915 00    TLMH-I:STS          58-012-14:12:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:22.916 00    TLMH-I:STS          58-012-14:12:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:23.922 00    TLMH-I:STS          58-012-14:12:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:24.917 00    TLMH-I:STS          58-012-14:12:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:24.919 00    TLMH-I:STS          58-012-14:12:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:25.913 00    TLMH-I:STS          58-012-14:12:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:26.916 00    TLMH-I:STS          58-012-14:12:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:26.917 00    TLMH-I:STS          58-012-14:12:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:27.920 00    TLMH-I:STS          58-012-14:12:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:28.916 00    TLMH-I:STS          58-012-14:12:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:28.917 00    TLMH-I:STS          58-012-14:12:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:29.921 00    TLMH-I:STS          58-012-14:12:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:30.918 00    TLMH-I:STS          58-012-14:12:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:30.919 00    TLMH-I:STS          58-012-14:12:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:31.920 00    TLMH-I:STS          58-012-14:12:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:32.921 00    TLMH-I:STS          58-012-14:12:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:32.922 00    TLMH-I:STS          58-012-14:12:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:33.917 00    TLMH-I:STS          58-012-14:12:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:34.924 00    TLMH-I:STS          58-012-14:12:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:34.925 00    TLMH-I:STS          58-012-14:12:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:35.919 00    TLMH-I:STS          58-012-14:12:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:36.917 00    TLMH-I:STS          58-012-14:12:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:36.919 00    TLMH-I:STS          58-012-14:12:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:37.923 00    TLMH-I:STS          58-012-14:12:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:38.919 00    TLMH-I:STS          58-012-14:12:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:38.920 00    TLMH-I:STS          58-012-14:12:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:39.913 00    TLMH-I:STS          58-012-14:12:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:40.919 00    TLMH-I:STS          58-012-14:12:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:40.919 00    TLMH-I:STS          58-012-14:12:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:41.916 00    TLMH-I:STS          58-012-14:12:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:42.924 00    TLMH-I:STS          58-012-14:12:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:42.925 00    TLMH-I:STS          58-012-14:12:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:43.918 00    TLMH-I:STS          58-012-14:12:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:44.913 00    TLMH-I:STS          58-012-14:12:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:44.914 00    TLMH-I:STS          58-012-14:12:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:45.918 00    TLMH-I:STS          58-012-14:12:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:46.913 00    TLMH-I:STS          58-012-14:12:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:46.913 00    TLMH-I:STS          58-012-14:12:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:47.919 00    TLMH-I:STS          58-012-14:12:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:48.916 00    TLMH-I:STS          58-012-14:12:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:48.917 00    TLMH-I:STS          58-012-14:12:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:49.921 00    TLMH-I:STS          58-012-14:12:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:50.919 00    TLMH-I:STS          58-012-14:12:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:50.921 00    TLMH-I:STS          58-012-14:12:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:51.915 00    TLMH-I:STS          58-012-14:12:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:52.912 00    TLMH-I:STS          58-012-14:12:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:52.912 00    TLMH-I:STS          58-012-14:12:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:53.918 00    TLMH-I:STS          58-012-14:12:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:54.923 00    TLMH-I:STS          58-012-14:12:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:54.923 00    TLMH-I:STS          58-012-14:12:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:55.920 00    TLMH-I:STS          58-012-14:12:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:56.915 00    TLMH-I:STS          58-012-14:12:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:56.916 00    TLMH-I:STS          58-012-14:12:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:57.913 00    TLMH-I:STS          58-012-14:12:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:58.922 00    TLMH-I:STS          58-012-14:13:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:58.922 00    TLMH-I:STS          58-012-14:13:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:17:59.920 00    TLMH-I:STS          58-012-14:13:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:00.923 00    TLMH-I:STS          58-012-14:13:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:00.925 00    TLMH-I:STS          58-012-14:13:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:01.916 00    TLMH-I:STS          58-012-14:13:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:02.921 00    TLMH-I:STS          58-012-14:13:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:02.923 00    TLMH-I:STS          58-012-14:13:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:03.918 00    TLMH-I:STS          58-012-14:13:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:04.914 00    TLMH-I:STS          58-012-14:13:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:04.916 00    TLMH-I:STS          58-012-14:13:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:05.919 00    TLMH-I:STS          58-012-14:13:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:05.921 00    TLMH-I:STS          58-012-14:13:07.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 OS entry 0 recompute finished. New baseline is 0XFFFFB69D
21-217-18:18:06.669 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:06.672 00 SCX_CPU1_CS_CO/1568     if (UT_TW_Status = UT_Success) then
21-217-18:18:06.672 00 SCX_CPU1_CS_CO/1569       write "<*> Passed - RecomputeCFE task completed."
21-217-18:18:06.672 00     SPR-I:OPRO         <*> Passed - RecomputeCFE task completed.
21-217-18:18:06.672 00 SCX_CPU1_CS_CO/1572     endif
21-217-18:18:06.672 00 SCX_CPU1_CS_CO/1573     
21-217-18:18:06.672 00 SCX_CPU1_CS_CO/1575     currSCnt = {seqTlmItem}
21-217-18:18:06.672 00 SCX_CPU1_CS_CO/1576     expectedSCnt = currSCnt + 1
21-217-18:18:06.672 00 SCX_CPU1_CS_CO/1577     
21-217-18:18:06.673 00 SCX_CPU1_CS_CO/1578     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:18:06.684 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:07.685 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:07.687 00 SCX_CPU1_CS_CO/1580     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:18:07.687 00 SCX_CPU1_CS_CO/1581       write "<*> Passed (3009.1) - In Progress Flag set to False as expected."
21-217-18:18:07.687 00     SPR-I:OPRO         <*> Passed (3009.1) - In Progress Flag set to False as expected.
21-217-18:18:07.687 00 SCX_CPU1_CS_CO/1582       ut_setrequirements CS_30091, "P"
21-217-18:18:07.690 00 SCX_CPU1_CS_CO/1586     endif
21-217-18:18:07.690 00 SCX_CPU1_CS_CO/1587     
21-217-18:18:07.690 00 SCX_CPU1_CS_CO/1588     write ";*********************************************************************"
21-217-18:18:07.690 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:07.690 00 SCX_CPU1_CS_CO/1589     write ";  Step 4.13: Send the Recompute cFE Code Segment command.              "
21-217-18:18:07.690 00     SPR-I:OPRO         ;  Step 4.13: Send the Recompute cFE Code Segment command.              
21-217-18:18:07.690 00 SCX_CPU1_CS_CO/1590     write ";*********************************************************************"
21-217-18:18:07.691 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:07.691 00 SCX_CPU1_CS_CO/1591     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_STARTED_DBG_EID, "DEBUG", 1
21-217-18:18:07.692 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:07.692 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 14
21-217-18:18:07.692 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:07.693 00 SCX_CPU1_CS_CO/1592     
21-217-18:18:07.703 00 SCX_CPU1_CS_CO/1593     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:18:07.703 00 SCX_CPU1_CS_CO/1595     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:18:07.714 00 SCX_CPU1_CS_CO/1596     
21-217-18:18:07.714 00 SCX_CPU1_CS_CO/1597     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:18:07.717 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:08.415 00    TLMH-I:STS          58-012-14:13:09.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=14 Recompute of cFE core started
21-217-18:18:08.920 00    TLMH-I:STS          58-012-14:13:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:08.921 00    TLMH-I:STS          58-012-14:13:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:09.918 00    TLMH-I:STS          58-012-14:13:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:10.921 00    TLMH-I:STS          58-012-14:13:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:10.921 00    TLMH-I:STS          58-012-14:13:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:11.722 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:11.723 00 SCX_CPU1_CS_CO/1598     if (UT_TW_Status = UT_Success) then
21-217-18:18:11.724 00 SCX_CPU1_CS_CO/1599       write "<*> Passed (1003;3009) - CS RecomputeCFECore command sent properly."
21-217-18:18:11.724 00     SPR-I:OPRO         <*> Passed (1003;3009) - CS RecomputeCFECore command sent properly.
21-217-18:18:11.724 00 SCX_CPU1_CS_CO/1600       ut_setrequirements CS_1003, "P"
21-217-18:18:11.726 00 SCX_CPU1_CS_CO/1601       ut_setrequirements CS_3009, "P"
21-217-18:18:11.727 00 SCX_CPU1_CS_CO/1606     endif
21-217-18:18:11.727 00 SCX_CPU1_CS_CO/1607     
21-217-18:18:11.727 00 SCX_CPU1_CS_CO/1609     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:18:11.731 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:11.731 00 SCX_CPU1_CS_CO/1610     if (UT_TW_Status = UT_Success) then
21-217-18:18:11.731 00 SCX_CPU1_CS_CO/1611       write "<*> Passed (1003;3009) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_STARTED_DBG_EID," rcv'd."
21-217-18:18:11.731 00     SPR-I:OPRO         <*> Passed (1003;3009) - Expected Event Msg 14 rcv'd.
21-217-18:18:11.731 00 SCX_CPU1_CS_CO/1612       ut_setrequirements CS_1003, "P"
21-217-18:18:11.753 00 SCX_CPU1_CS_CO/1613       ut_setrequirements CS_3009, "P"
21-217-18:18:11.754 00 SCX_CPU1_CS_CO/1618     endif
21-217-18:18:11.754 00 SCX_CPU1_CS_CO/1619     
21-217-18:18:11.754 00 SCX_CPU1_CS_CO/1621     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:18:11.754 00 SCX_CPU1_CS_CO/1622       write "<*> Passed (3009) - In Progress Flag set to True as expected."
21-217-18:18:11.754 00     SPR-I:OPRO         <*> Passed (3009) - In Progress Flag set to True as expected.
21-217-18:18:11.754 00 SCX_CPU1_CS_CO/1623       ut_setrequirements CS_3009, "P"
21-217-18:18:11.755 00 SCX_CPU1_CS_CO/1627     endif
21-217-18:18:11.755 00 SCX_CPU1_CS_CO/1628     
21-217-18:18:11.755 00 SCX_CPU1_CS_CO/1629     write ";*********************************************************************"
21-217-18:18:11.755 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:11.755 00 SCX_CPU1_CS_CO/1630     write ";  Step 4.14: Send the Recompute cFE Code Segment command again. This "
21-217-18:18:11.755 00     SPR-I:OPRO         ;  Step 4.14: Send the Recompute cFE Code Segment command again. This 
21-217-18:18:11.755 00 SCX_CPU1_CS_CO/1631     write ";  command should fail since there is already a recompute active.     "
21-217-18:18:11.755 00     SPR-I:OPRO         ;  command should fail since there is already a recompute active.     
21-217-18:18:11.755 00 SCX_CPU1_CS_CO/1632     write ";*********************************************************************"
21-217-18:18:11.755 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:11.773 00 SCX_CPU1_CS_CO/1633     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_CHDTASK_ERR_EID, "ERROR", 1
21-217-18:18:11.775 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:11.775 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 16
21-217-18:18:11.775 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:11.776 00 SCX_CPU1_CS_CO/1634     
21-217-18:18:11.776 00 SCX_CPU1_CS_CO/1635     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:18:11.776 00 SCX_CPU1_CS_CO/1637     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:18:11.787 00 SCX_CPU1_CS_CO/1638     
21-217-18:18:11.787 00 SCX_CPU1_CS_CO/1639     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:18:11.790 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:11.913 00    TLMH-I:STS          58-012-14:13:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:12.422 00    TLMH-I:STS          58-012-14:13:13.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=16 Recompute cFE core failed: child task in use
21-217-18:18:12.913 00    TLMH-I:STS          58-012-14:13:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:12.914 00    TLMH-I:STS          58-012-14:13:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:13.919 00    TLMH-I:STS          58-012-14:13:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:14.916 00    TLMH-I:STS          58-012-14:13:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:14.917 00    TLMH-I:STS          58-012-14:13:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:15.795 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:15.797 00 SCX_CPU1_CS_CO/1640     if (UT_TW_Status = UT_Success) then
21-217-18:18:15.797 00 SCX_CPU1_CS_CO/1641       write "<*> Passed (1004;3009.2) - CS RecomputeCFECore command failed as expected."
21-217-18:18:15.797 00     SPR-I:OPRO         <*> Passed (1004;3009.2) - CS RecomputeCFECore command failed as expected.
21-217-18:18:15.798 00 SCX_CPU1_CS_CO/1642       ut_setrequirements CS_1004, "P"
21-217-18:18:15.801 00 SCX_CPU1_CS_CO/1643       ut_setrequirements CS_30092, "P"
21-217-18:18:15.805 00 SCX_CPU1_CS_CO/1648     endif
21-217-18:18:15.805 00 SCX_CPU1_CS_CO/1649     
21-217-18:18:15.805 00 SCX_CPU1_CS_CO/1651     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:18:15.816 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:15.818 00 SCX_CPU1_CS_CO/1652     if (UT_TW_Status = UT_Success) then
21-217-18:18:15.818 00 SCX_CPU1_CS_CO/1653       write "<*> Passed (1004) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_CHDTASK_ERR_EID," rcv'd."
21-217-18:18:15.819 00     SPR-I:OPRO         <*> Passed (1004) - Expected Event Msg 16 rcv'd.
21-217-18:18:15.819 00 SCX_CPU1_CS_CO/1654       ut_setrequirements CS_1004, "P"
21-217-18:18:15.858 00 SCX_CPU1_CS_CO/1658     endif
21-217-18:18:15.858 00 SCX_CPU1_CS_CO/1659     
21-217-18:18:15.858 00 SCX_CPU1_CS_CO/1660     write ";*********************************************************************"
21-217-18:18:15.858 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:15.858 00 SCX_CPU1_CS_CO/1661     write ";  Step 4.15: Send the Recompute OS Code Segment command again. This  "
21-217-18:18:15.858 00     SPR-I:OPRO         ;  Step 4.15: Send the Recompute OS Code Segment command again. This  
21-217-18:18:15.858 00 SCX_CPU1_CS_CO/1662     write ";  command should fail since there is already a recompute active.     "
21-217-18:18:15.858 00     SPR-I:OPRO         ;  command should fail since there is already a recompute active.     
21-217-18:18:15.858 00 SCX_CPU1_CS_CO/1663     write ";*********************************************************************"
21-217-18:18:15.858 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:15.858 00 SCX_CPU1_CS_CO/1664     ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_OS_CHDTASK_ERR_EID,"ERROR", 1
21-217-18:18:15.859 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:15.860 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 19
21-217-18:18:15.860 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:15.860 00 SCX_CPU1_CS_CO/1665     ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID,"INFO", 2
21-217-18:18:15.861 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:15.862 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:18:15.862 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:15.872 00 SCX_CPU1_CS_CO/1666     
21-217-18:18:15.872 00 SCX_CPU1_CS_CO/1667     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:18:15.872 00 SCX_CPU1_CS_CO/1669     /SCX_CPU1_CS_RecomputeOS
21-217-18:18:15.884 00 SCX_CPU1_CS_CO/1670     
21-217-18:18:15.884 00 SCX_CPU1_CS_CO/1671     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:18:15.887 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:15.919 00    TLMH-I:STS          58-012-14:13:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:16.417 00    TLMH-I:STS          58-012-14:13:17.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=19 Recompute OS code segment failed: child task in use
21-217-18:18:16.913 00    TLMH-I:STS          58-012-14:13:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:16.914 00    TLMH-I:STS          58-012-14:13:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:17.917 00    TLMH-I:STS          58-012-14:13:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:18.924 00    TLMH-I:STS          58-012-14:13:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:18.925 00    TLMH-I:STS          58-012-14:13:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:19.891 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:19.893 00 SCX_CPU1_CS_CO/1672     if (UT_TW_Status = UT_Success) then
21-217-18:18:19.893 00 SCX_CPU1_CS_CO/1673       write "<*> Passed (1004;3004.2) - CS RecomputeOS command failed as expected."
21-217-18:18:19.893 00     SPR-I:OPRO         <*> Passed (1004;3004.2) - CS RecomputeOS command failed as expected.
21-217-18:18:19.893 00 SCX_CPU1_CS_CO/1674       ut_setrequirements CS_1004, "P"
21-217-18:18:19.896 00 SCX_CPU1_CS_CO/1675       ut_setrequirements CS_30042, "P"
21-217-18:18:19.898 00 SCX_CPU1_CS_CO/1680     endif
21-217-18:18:19.898 00 SCX_CPU1_CS_CO/1681     
21-217-18:18:19.898 00 SCX_CPU1_CS_CO/1683     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:18:19.901 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:19.902 00 SCX_CPU1_CS_CO/1684     if (UT_TW_Status = UT_Success) then
21-217-18:18:19.902 00 SCX_CPU1_CS_CO/1685       write "<*> Passed (1004) - Expected Event Msg ",CS_RECOMPUTE_OS_CHDTASK_ERR_EID," rcv'd."
21-217-18:18:19.902 00     SPR-I:OPRO         <*> Passed (1004) - Expected Event Msg 19 rcv'd.
21-217-18:18:19.902 00 SCX_CPU1_CS_CO/1686       ut_setrequirements CS_1004, "P"
21-217-18:18:19.914 00    TLMH-I:STS          58-012-14:13:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:19.926 00 SCX_CPU1_CS_CO/1690     endif
21-217-18:18:19.926 00 SCX_CPU1_CS_CO/1691     
21-217-18:18:19.926 00 SCX_CPU1_CS_CO/1692     write ";*********************************************************************"
21-217-18:18:19.926 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:19.926 00 SCX_CPU1_CS_CO/1693     write ";  Step 4.16: Send the One Shot CRC command. This should fail since "
21-217-18:18:19.926 00     SPR-I:OPRO         ;  Step 4.16: Send the One Shot CRC command. This should fail since 
21-217-18:18:19.926 00 SCX_CPU1_CS_CO/1694     write ";  there is already a recompute active.     "
21-217-18:18:19.926 00     SPR-I:OPRO         ;  there is already a recompute active.     
21-217-18:18:19.926 00 SCX_CPU1_CS_CO/1695     write ";*********************************************************************"
21-217-18:18:19.926 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:19.926 00 SCX_CPU1_CS_CO/1696     ut_setupevents "SCX","CPU1",{CSAppName},CS_ONESHOT_CHDTASK_ERR_EID, "ERROR", 1
21-217-18:18:19.928 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:19.928 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 22
21-217-18:18:19.928 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:19.928 00 SCX_CPU1_CS_CO/1697     
21-217-18:18:19.928 00 SCX_CPU1_CS_CO/1698     errcnt = SCX_CPU1_CS_CMDEC + 1
21-217-18:18:19.928 00 SCX_CPU1_CS_CO/1700     /SCX_CPU1_CS_OneShot Address=SCX_CPU1_TST_CS_StartAddr[1] RegionSize=2048 MaxBytes=2048
21-217-18:18:19.940 00 SCX_CPU1_CS_CO/1701     
21-217-18:18:19.940 00 SCX_CPU1_CS_CO/1702     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-217-18:18:19.943 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:20.422 00    TLMH-I:STS          58-012-14:13:21.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=22 OneShot checksum failed: child task in use
21-217-18:18:20.919 00    TLMH-I:STS          58-012-14:13:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:20.920 00    TLMH-I:STS          58-012-14:13:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:21.915 00    TLMH-I:STS          58-012-14:13:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:22.922 00    TLMH-I:STS          58-012-14:13:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:22.923 00    TLMH-I:STS          58-012-14:13:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:22.946 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:22.946 00 SCX_CPU1_CS_CO/1703     if (UT_TW_Status = UT_Success) then
21-217-18:18:22.946 00 SCX_CPU1_CS_CO/1704       write "<*> Passed (1004;3004.2) - One Shot CRC command failed as expected."
21-217-18:18:22.946 00     SPR-I:OPRO         <*> Passed (1004;3004.2) - One Shot CRC command failed as expected.
21-217-18:18:22.947 00 SCX_CPU1_CS_CO/1705       ut_setrequirements CS_1004, "P"
21-217-18:18:22.948 00 SCX_CPU1_CS_CO/1706       ut_setrequirements CS_30042, "P"
21-217-18:18:22.949 00 SCX_CPU1_CS_CO/1711     endif
21-217-18:18:22.949 00 SCX_CPU1_CS_CO/1712     
21-217-18:18:22.949 00 SCX_CPU1_CS_CO/1714     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 200
21-217-18:18:22.954 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:23.915 00    TLMH-I:STS          58-012-14:13:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:24.922 00    TLMH-I:STS          58-012-14:13:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:24.923 00    TLMH-I:STS          58-012-14:13:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:25.917 00    TLMH-I:STS          58-012-14:13:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:26.923 00    TLMH-I:STS          58-012-14:13:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:26.924 00    TLMH-I:STS          58-012-14:13:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:27.916 00    TLMH-I:STS          58-012-14:13:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:28.922 00    TLMH-I:STS          58-012-14:13:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:28.923 00    TLMH-I:STS          58-012-14:13:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:29.918 00    TLMH-I:STS          58-012-14:13:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:18:30.418 00    TLMH-I:STS          58-012-14:13:31.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 cFE Core entry 0 recompute finished. New baseline is 0X00007235
21-217-18:18:30.962 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1715     if (UT_TW_Status = UT_Success) then
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1716       write "<*> Passed - RecomputeOS task completed."
21-217-18:18:30.963 00     SPR-I:OPRO         <*> Passed - RecomputeOS task completed.
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1719     endif
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1720     
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1722     currSCnt = {seqTlmItem}
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1723     expectedSCnt = currSCnt + 1
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1724     
21-217-18:18:30.963 00 SCX_CPU1_CS_CO/1725     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:18:30.968 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:34.972 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:34.974 00 SCX_CPU1_CS_CO/1727     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:18:34.975 00 SCX_CPU1_CS_CO/1728       write "<*> Passed (3004.1) - In Progress Flag set to False as expected."
21-217-18:18:34.975 00     SPR-I:OPRO         <*> Passed (3004.1) - In Progress Flag set to False as expected.
21-217-18:18:34.975 00 SCX_CPU1_CS_CO/1729       ut_setrequirements CS_30041, "P"
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1733     endif
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1734     
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1735     write ";*********************************************************************"
21-217-18:18:34.978 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1736     write ";  Step 5.0: Disabled Checksum Test."
21-217-18:18:34.978 00     SPR-I:OPRO         ;  Step 5.0: Disabled Checksum Test.
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1737     write ";*********************************************************************"
21-217-18:18:34.978 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1738     write ";  Step 5.1: Send the Disable Checksum command.                       "
21-217-18:18:34.978 00     SPR-I:OPRO         ;  Step 5.1: Send the Disable Checksum command.                       
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1739     write ";*********************************************************************"
21-217-18:18:34.978 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:34.978 00 SCX_CPU1_CS_CO/1740     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_ALL_INF_EID, "INFO", 1
21-217-18:18:34.980 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:34.980 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 4
21-217-18:18:34.980 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:34.992 00 SCX_CPU1_CS_CO/1741     
21-217-18:18:34.992 00 SCX_CPU1_CS_CO/1742     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:18:34.992 00 SCX_CPU1_CS_CO/1744     /SCX_CPU1_CS_DisableAll
21-217-18:18:34.996 00 SCX_CPU1_CS_CO/1745     
21-217-18:18:34.996 00 SCX_CPU1_CS_CO/1746     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:18:34.999 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:35.414 00    TLMH-I:STS          58-012-14:13:36.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=4 Background Checksumming Disabled
21-217-18:18:39.004 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:39.005 00 SCX_CPU1_CS_CO/1747     if (UT_TW_Status = UT_Success) then
21-217-18:18:39.005 00 SCX_CPU1_CS_CO/1748       write "<*> Passed (1003;8001) - CS DisableALL command sent properly."
21-217-18:18:39.006 00     SPR-I:OPRO         <*> Passed (1003;8001) - CS DisableALL command sent properly.
21-217-18:18:39.006 00 SCX_CPU1_CS_CO/1749       ut_setrequirements CS_1003, "P"
21-217-18:18:39.008 00 SCX_CPU1_CS_CO/1750       ut_setrequirements CS_8001, "P"
21-217-18:18:39.012 00 SCX_CPU1_CS_CO/1755     endif
21-217-18:18:39.012 00 SCX_CPU1_CS_CO/1756     
21-217-18:18:39.012 00 SCX_CPU1_CS_CO/1758     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:18:39.026 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:39.028 00 SCX_CPU1_CS_CO/1759     if (UT_TW_Status = UT_Success) then
21-217-18:18:39.028 00 SCX_CPU1_CS_CO/1760       write "<*> Passed (1003;8001) - Expected Event Msg ",CS_DISABLE_ALL_INF_EID," rcv'd."
21-217-18:18:39.028 00     SPR-I:OPRO         <*> Passed (1003;8001) - Expected Event Msg 4 rcv'd.
21-217-18:18:39.028 00 SCX_CPU1_CS_CO/1761       ut_setrequirements CS_1003, "P"
21-217-18:18:39.065 00 SCX_CPU1_CS_CO/1762       ut_setrequirements CS_8001, "P"
21-217-18:18:39.066 00 SCX_CPU1_CS_CO/1767     endif
21-217-18:18:39.066 00 SCX_CPU1_CS_CO/1768     
21-217-18:18:39.066 00 SCX_CPU1_CS_CO/1769     wait 5
21-217-18:18:39.066 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:18:44.070 00 SCX_CPU1_CS_CO/1770     
21-217-18:18:44.070 00 SCX_CPU1_CS_CO/1772     if (p@scx_cpu1_CS_State = "Disabled") then
21-217-18:18:44.071 00 SCX_CPU1_CS_CO/1773       write "<*> Passed (8000) - Overall CS State set to 'Disabled'."
21-217-18:18:44.071 00     SPR-I:OPRO         <*> Passed (8000) - Overall CS State set to 'Disabled'.
21-217-18:18:44.071 00 SCX_CPU1_CS_CO/1774       ut_setrequirements CS_8000, "P"
21-217-18:18:44.074 00 SCX_CPU1_CS_CO/1778     endif
21-217-18:18:44.074 00 SCX_CPU1_CS_CO/1779     
21-217-18:18:44.074 00 SCX_CPU1_CS_CO/1780     write ";*********************************************************************"
21-217-18:18:44.074 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:44.074 00 SCX_CPU1_CS_CO/1781     write ";  Step 5.2: Send the Disable OS Code Segment command.                "
21-217-18:18:44.074 00     SPR-I:OPRO         ;  Step 5.2: Send the Disable OS Code Segment command.                
21-217-18:18:44.074 00 SCX_CPU1_CS_CO/1782     write ";*********************************************************************"
21-217-18:18:44.075 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:18:44.075 00 SCX_CPU1_CS_CO/1783     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_OS_INF_EID, "INFO", 1
21-217-18:18:44.081 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:44.081 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 8
21-217-18:18:44.081 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:44.082 00 SCX_CPU1_CS_CO/1784     
21-217-18:18:44.082 00 SCX_CPU1_CS_CO/1785     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:18:44.083 00 SCX_CPU1_CS_CO/1786     
21-217-18:18:44.083 00 SCX_CPU1_CS_CO/1788     /SCX_CPU1_CS_DisableOS
21-217-18:18:44.088 00 SCX_CPU1_CS_CO/1789     
21-217-18:18:44.088 00 SCX_CPU1_CS_CO/1790     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:18:44.101 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:44.916 00    TLMH-I:STS          58-012-14:13:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=8 Checksumming of OS code segment is Disabled
21-217-18:18:47.105 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:47.107 00 SCX_CPU1_CS_CO/1791     if (UT_TW_Status = UT_Success) then
21-217-18:18:47.108 00 SCX_CPU1_CS_CO/1792       write "<*> Passed (1003;3003) - CS DisableOS command sent properly."
21-217-18:18:47.108 00     SPR-I:OPRO         <*> Passed (1003;3003) - CS DisableOS command sent properly.
21-217-18:18:47.108 00 SCX_CPU1_CS_CO/1793       ut_setrequirements CS_1003, "P"
21-217-18:18:47.112 00 SCX_CPU1_CS_CO/1794       ut_setrequirements CS_3003, "P"
21-217-18:18:47.113 00 SCX_CPU1_CS_CO/1799     endif
21-217-18:18:47.113 00 SCX_CPU1_CS_CO/1800     
21-217-18:18:47.113 00 SCX_CPU1_CS_CO/1802     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:18:47.118 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:47.119 00 SCX_CPU1_CS_CO/1803     if (UT_TW_Status = UT_Success) then
21-217-18:18:47.119 00 SCX_CPU1_CS_CO/1804       write "<*> Passed (1003;3003) - Expected Event Msg ",CS_DISABLE_OS_INF_EID," rcv'd."
21-217-18:18:47.119 00     SPR-I:OPRO         <*> Passed (1003;3003) - Expected Event Msg 8 rcv'd.
21-217-18:18:47.119 00 SCX_CPU1_CS_CO/1805       ut_setrequirements CS_1003, "P"
21-217-18:18:47.146 00 SCX_CPU1_CS_CO/1806       ut_setrequirements CS_3003, "P"
21-217-18:18:47.147 00 SCX_CPU1_CS_CO/1811     endif
21-217-18:18:47.147 00 SCX_CPU1_CS_CO/1812     
21-217-18:18:47.147 00 SCX_CPU1_CS_CO/1813     wait 5
21-217-18:18:47.147 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:18:52.151 00 SCX_CPU1_CS_CO/1814     
21-217-18:18:52.151 00 SCX_CPU1_CS_CO/1816     if (p@scx_cpu1_CS_OSState = "Disabled") then
21-217-18:18:52.151 00 SCX_CPU1_CS_CO/1817       write "<*> Passed (3003) - OS State set to 'Disabled'."
21-217-18:18:52.151 00     SPR-I:OPRO         <*> Passed (3003) - OS State set to 'Disabled'.
21-217-18:18:52.151 00 SCX_CPU1_CS_CO/1818       ut_setrequirements CS_3003, "P"
21-217-18:18:52.155 00 SCX_CPU1_CS_CO/1822     endif
21-217-18:18:52.155 00 SCX_CPU1_CS_CO/1823      
21-217-18:18:52.155 00 SCX_CPU1_CS_CO/1824     write ";**********************************************************************"
21-217-18:18:52.155 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:18:52.155 00 SCX_CPU1_CS_CO/1825     write ";  Step 5.3: Send the Recompute OS Code Segment command.               "
21-217-18:18:52.155 00     SPR-I:OPRO         ;  Step 5.3: Send the Recompute OS Code Segment command.               
21-217-18:18:52.155 00 SCX_CPU1_CS_CO/1826     write ";**********************************************************************"
21-217-18:18:52.155 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:18:52.155 00 SCX_CPU1_CS_CO/1827     ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_OS_STARTED_DBG_EID,"DEBUG", 1
21-217-18:18:52.159 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:52.159 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 17
21-217-18:18:52.159 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:52.160 00 SCX_CPU1_CS_CO/1828     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:18:52.161 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:52.162 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:18:52.162 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:18:52.162 00 SCX_CPU1_CS_CO/1829     
21-217-18:18:52.175 00 SCX_CPU1_CS_CO/1830     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:18:52.176 00 SCX_CPU1_CS_CO/1832     /SCX_CPU1_CS_RecomputeOS
21-217-18:18:52.188 00 SCX_CPU1_CS_CO/1833     
21-217-18:18:52.188 00 SCX_CPU1_CS_CO/1834     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:18:52.191 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:18:52.916 00    TLMH-I:STS          58-012-14:13:54.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=17 Recompute of OS code segment started
21-217-18:18:55.195 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:55.197 00 SCX_CPU1_CS_CO/1835     if (UT_TW_Status = UT_Success) then
21-217-18:18:55.197 00 SCX_CPU1_CS_CO/1836       write "<*> Passed (1003;3004) - CS RecomputeOS command sent properly."
21-217-18:18:55.197 00     SPR-I:OPRO         <*> Passed (1003;3004) - CS RecomputeOS command sent properly.
21-217-18:18:55.197 00 SCX_CPU1_CS_CO/1837       ut_setrequirements CS_1003, "P"
21-217-18:18:55.200 00 SCX_CPU1_CS_CO/1838       ut_setrequirements CS_3004, "P"
21-217-18:18:55.201 00 SCX_CPU1_CS_CO/1843     endif
21-217-18:18:55.201 00 SCX_CPU1_CS_CO/1844     
21-217-18:18:55.201 00 SCX_CPU1_CS_CO/1846     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:18:55.203 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:18:55.204 00 SCX_CPU1_CS_CO/1847     if (UT_TW_Status = UT_Success) then
21-217-18:18:55.204 00 SCX_CPU1_CS_CO/1848       write "<*> Passed (1003;3004) - Expected Event Msg ",CS_RECOMPUTE_OS_STARTED_DBG_EID," rcv'd."
21-217-18:18:55.204 00     SPR-I:OPRO         <*> Passed (1003;3004) - Expected Event Msg 17 rcv'd.
21-217-18:18:55.204 00 SCX_CPU1_CS_CO/1849       ut_setrequirements CS_1003, "P"
21-217-18:18:55.223 00 SCX_CPU1_CS_CO/1850       ut_setrequirements CS_3004, "P"
21-217-18:18:55.224 00 SCX_CPU1_CS_CO/1855     endif
21-217-18:18:55.224 00 SCX_CPU1_CS_CO/1856     
21-217-18:18:55.224 00 SCX_CPU1_CS_CO/1858     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:18:55.224 00 SCX_CPU1_CS_CO/1859       write "<*> Passed (3004) - In Progress Flag set to True as expected."
21-217-18:18:55.224 00     SPR-I:OPRO         <*> Passed (3004) - In Progress Flag set to True as expected.
21-217-18:18:55.224 00 SCX_CPU1_CS_CO/1860       ut_setrequirements CS_3004, "P"
21-217-18:18:55.225 00 SCX_CPU1_CS_CO/1864     endif
21-217-18:18:55.225 00 SCX_CPU1_CS_CO/1865     
21-217-18:18:55.225 00 SCX_CPU1_CS_CO/1867     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 300
21-217-18:18:55.227 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:20:37.917 00    TLMH-I:STS          58-012-14:15:39.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 OS entry 0 recompute finished. New baseline is 0XFFFFB69D
21-217-18:20:38.341 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:38.342 00 SCX_CPU1_CS_CO/1868     if (UT_TW_Status = UT_Success) then
21-217-18:20:38.342 00 SCX_CPU1_CS_CO/1869       write "<*> Passed (3004.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:20:38.342 00     SPR-I:OPRO         <*> Passed (3004.1) - Expected Event Msg 95 rcv'd.
21-217-18:20:38.342 00 SCX_CPU1_CS_CO/1870       ut_setrequirements CS_30041, "P"
21-217-18:20:38.343 00 SCX_CPU1_CS_CO/1874     endif
21-217-18:20:38.343 00 SCX_CPU1_CS_CO/1875     
21-217-18:20:38.343 00 SCX_CPU1_CS_CO/1877     currSCnt = {seqTlmItem}
21-217-18:20:38.343 00 SCX_CPU1_CS_CO/1878     expectedSCnt = currSCnt + 1
21-217-18:20:38.343 00 SCX_CPU1_CS_CO/1879     
21-217-18:20:38.343 00 SCX_CPU1_CS_CO/1880     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:20:38.346 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:20:39.347 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:39.347 00 SCX_CPU1_CS_CO/1882     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1883       write "<*> Passed (3004.1) - In Progress Flag set to False as expected."
21-217-18:20:39.348 00     SPR-I:OPRO         <*> Passed (3004.1) - In Progress Flag set to False as expected.
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1884       ut_setrequirements CS_30041, "P"
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1888     endif
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1889     
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1890     write ";*********************************************************************"
21-217-18:20:39.348 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1891     write ";  Step 5.4: Send the Report OS Code Segment command.                 "
21-217-18:20:39.348 00     SPR-I:OPRO         ;  Step 5.4: Send the Report OS Code Segment command.                 
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1892     write ";*********************************************************************"
21-217-18:20:39.348 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:20:39.348 00 SCX_CPU1_CS_CO/1893     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_OS_INF_EID, "INFO", 1
21-217-18:20:39.350 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:39.350 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 12
21-217-18:20:39.350 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:39.351 00 SCX_CPU1_CS_CO/1894     
21-217-18:20:39.361 00 SCX_CPU1_CS_CO/1895     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:20:39.361 00 SCX_CPU1_CS_CO/1897     /SCX_CPU1_CS_ReportOS
21-217-18:20:39.373 00 SCX_CPU1_CS_CO/1898     
21-217-18:20:39.373 00 SCX_CPU1_CS_CO/1899     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:20:39.376 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:20:39.912 00    TLMH-I:STS          58-012-14:15:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=12 Baseline of OS code segment is 0xFFFFB69D
21-217-18:20:43.378 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:43.379 00 SCX_CPU1_CS_CO/1900     if (UT_TW_Status = UT_Success) then
21-217-18:20:43.379 00 SCX_CPU1_CS_CO/1901       write "<*> Passed (1003;3005) - CS ReportOS command sent properly."
21-217-18:20:43.379 00     SPR-I:OPRO         <*> Passed (1003;3005) - CS ReportOS command sent properly.
21-217-18:20:43.379 00 SCX_CPU1_CS_CO/1902       ut_setrequirements CS_1003, "P"
21-217-18:20:43.380 00 SCX_CPU1_CS_CO/1903       ut_setrequirements CS_3005, "P"
21-217-18:20:43.381 00 SCX_CPU1_CS_CO/1908     endif
21-217-18:20:43.381 00 SCX_CPU1_CS_CO/1909     
21-217-18:20:43.381 00 SCX_CPU1_CS_CO/1911     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:20:43.384 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:43.384 00 SCX_CPU1_CS_CO/1912     if (UT_TW_Status = UT_Success) then
21-217-18:20:43.384 00 SCX_CPU1_CS_CO/1913       write "<*> Passed (1003;3005) - Expected Event Msg ",CS_BASELINE_OS_INF_EID," rcv'd."
21-217-18:20:43.384 00     SPR-I:OPRO         <*> Passed (1003;3005) - Expected Event Msg 12 rcv'd.
21-217-18:20:43.384 00 SCX_CPU1_CS_CO/1914       ut_setrequirements CS_1003, "P"
21-217-18:20:43.405 00 SCX_CPU1_CS_CO/1915       ut_setrequirements CS_3005, "P"
21-217-18:20:43.405 00 SCX_CPU1_CS_CO/1920     endif
21-217-18:20:43.405 00 SCX_CPU1_CS_CO/1921     
21-217-18:20:43.405 00 SCX_CPU1_CS_CO/1922     wait 5
21-217-18:20:43.406 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:20:48.407 00 SCX_CPU1_CS_CO/1923     
21-217-18:20:48.407 00 SCX_CPU1_CS_CO/1924     write ";*********************************************************************"
21-217-18:20:48.407 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:20:48.407 00 SCX_CPU1_CS_CO/1925     write ";  Step 5.5: Send the Enable OS Code Segment command.                 "
21-217-18:20:48.407 00     SPR-I:OPRO         ;  Step 5.5: Send the Enable OS Code Segment command.                 
21-217-18:20:48.407 00 SCX_CPU1_CS_CO/1926     write ";*********************************************************************"
21-217-18:20:48.407 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:20:48.407 00 SCX_CPU1_CS_CO/1927     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_OS_INF_EID, "INFO", 1
21-217-18:20:48.409 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:48.409 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 9
21-217-18:20:48.409 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:48.409 00 SCX_CPU1_CS_CO/1928     
21-217-18:20:48.409 00 SCX_CPU1_CS_CO/1929     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:20:48.409 00 SCX_CPU1_CS_CO/1930     
21-217-18:20:48.409 00 SCX_CPU1_CS_CO/1932     /SCX_CPU1_CS_EnableOS
21-217-18:20:48.421 00 SCX_CPU1_CS_CO/1933     
21-217-18:20:48.421 00 SCX_CPU1_CS_CO/1934     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:20:48.423 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:20:48.913 00    TLMH-I:STS          58-012-14:15:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=9 Checksumming of OS code segment is Enabled
21-217-18:20:51.425 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:51.425 00 SCX_CPU1_CS_CO/1935     if (UT_TW_Status = UT_Success) then
21-217-18:20:51.425 00 SCX_CPU1_CS_CO/1936       write "<*> Passed (1003;3002) - CS EnableOS command sent properly."
21-217-18:20:51.425 00     SPR-I:OPRO         <*> Passed (1003;3002) - CS EnableOS command sent properly.
21-217-18:20:51.425 00 SCX_CPU1_CS_CO/1937       ut_setrequirements CS_1003, "P"
21-217-18:20:51.426 00 SCX_CPU1_CS_CO/1938       ut_setrequirements CS_3002, "P"
21-217-18:20:51.428 00 SCX_CPU1_CS_CO/1943     endif
21-217-18:20:51.428 00 SCX_CPU1_CS_CO/1944     
21-217-18:20:51.428 00 SCX_CPU1_CS_CO/1946     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:20:51.431 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:51.431 00 SCX_CPU1_CS_CO/1947     if (UT_TW_Status = UT_Success) then
21-217-18:20:51.431 00 SCX_CPU1_CS_CO/1948       write "<*> Passed (1003;3002) - Expected Event Msg ",CS_ENABLE_OS_INF_EID," rcv'd."
21-217-18:20:51.431 00     SPR-I:OPRO         <*> Passed (1003;3002) - Expected Event Msg 9 rcv'd.
21-217-18:20:51.431 00 SCX_CPU1_CS_CO/1949       ut_setrequirements CS_1003, "P"
21-217-18:20:51.451 00 SCX_CPU1_CS_CO/1950       ut_setrequirements CS_3002, "P"
21-217-18:20:51.451 00 SCX_CPU1_CS_CO/1955     endif
21-217-18:20:51.451 00 SCX_CPU1_CS_CO/1956     
21-217-18:20:51.452 00 SCX_CPU1_CS_CO/1957     wait 5
21-217-18:20:51.452 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:20:56.454 00 SCX_CPU1_CS_CO/1958     
21-217-18:20:56.454 00 SCX_CPU1_CS_CO/1960     if (p@scx_cpu1_CS_OSState = "Enabled") then
21-217-18:20:56.454 00 SCX_CPU1_CS_CO/1961       write "<*> Passed (3003) - OS State set to 'Enabled'."
21-217-18:20:56.454 00     SPR-I:OPRO         <*> Passed (3003) - OS State set to 'Enabled'.
21-217-18:20:56.455 00 SCX_CPU1_CS_CO/1962       ut_setrequirements CS_3003, "P"
21-217-18:20:56.458 00 SCX_CPU1_CS_CO/1966     endif
21-217-18:20:56.458 00 SCX_CPU1_CS_CO/1967     
21-217-18:20:56.458 00 SCX_CPU1_CS_CO/1968     write ";**********************************************************************"
21-217-18:20:56.458 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:20:56.458 00 SCX_CPU1_CS_CO/1969     write ";  Step 5.6: Send the Recompute OS Code Segment command.               "
21-217-18:20:56.458 00     SPR-I:OPRO         ;  Step 5.6: Send the Recompute OS Code Segment command.               
21-217-18:20:56.458 00 SCX_CPU1_CS_CO/1970     write ";**********************************************************************"
21-217-18:20:56.458 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:20:56.459 00 SCX_CPU1_CS_CO/1971     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_OS_STARTED_DBG_EID, "DEBUG", 1
21-217-18:20:56.461 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:56.461 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 17
21-217-18:20:56.461 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:56.461 00 SCX_CPU1_CS_CO/1972     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:20:56.462 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:56.463 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:20:56.463 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:20:56.463 00 SCX_CPU1_CS_CO/1973     
21-217-18:20:56.472 00 SCX_CPU1_CS_CO/1974     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:20:56.472 00 SCX_CPU1_CS_CO/1976     /SCX_CPU1_CS_RecomputeOS
21-217-18:20:56.483 00 SCX_CPU1_CS_CO/1977     
21-217-18:20:56.483 00 SCX_CPU1_CS_CO/1978     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:20:56.486 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:20:56.916 00    TLMH-I:STS          58-012-14:15:58.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=17 Recompute of OS code segment started
21-217-18:20:59.489 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:59.489 00 SCX_CPU1_CS_CO/1979     if (UT_TW_Status = UT_Success) then
21-217-18:20:59.489 00 SCX_CPU1_CS_CO/1980       write "<*> Passed (1003;3004) - CS RecomputeOS command sent properly."
21-217-18:20:59.489 00     SPR-I:OPRO         <*> Passed (1003;3004) - CS RecomputeOS command sent properly.
21-217-18:20:59.489 00 SCX_CPU1_CS_CO/1981       ut_setrequirements CS_1003, "P"
21-217-18:20:59.491 00 SCX_CPU1_CS_CO/1982       ut_setrequirements CS_3004, "P"
21-217-18:20:59.492 00 SCX_CPU1_CS_CO/1987     endif
21-217-18:20:59.492 00 SCX_CPU1_CS_CO/1988     
21-217-18:20:59.492 00 SCX_CPU1_CS_CO/1990     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:20:59.495 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:20:59.496 00 SCX_CPU1_CS_CO/1991     if (UT_TW_Status = UT_Success) then
21-217-18:20:59.496 00 SCX_CPU1_CS_CO/1992       write "<*> Passed (1003;3004) - Expected Event Msg ",CS_RECOMPUTE_OS_STARTED_DBG_EID," rcv'd."
21-217-18:20:59.496 00     SPR-I:OPRO         <*> Passed (1003;3004) - Expected Event Msg 17 rcv'd.
21-217-18:20:59.496 00 SCX_CPU1_CS_CO/1993       ut_setrequirements CS_1003, "P"
21-217-18:20:59.517 00 SCX_CPU1_CS_CO/1994       ut_setrequirements CS_3004, "P"
21-217-18:20:59.518 00 SCX_CPU1_CS_CO/1999     endif
21-217-18:20:59.518 00 SCX_CPU1_CS_CO/2000     
21-217-18:20:59.518 00 SCX_CPU1_CS_CO/2002     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:20:59.519 00 SCX_CPU1_CS_CO/2003       write "<*> Passed (3004) - In Progress Flag set to True as expected."
21-217-18:20:59.519 00     SPR-I:OPRO         <*> Passed (3004) - In Progress Flag set to True as expected.
21-217-18:20:59.519 00 SCX_CPU1_CS_CO/2004       ut_setrequirements CS_3004, "P"
21-217-18:20:59.519 00 SCX_CPU1_CS_CO/2008     endif
21-217-18:20:59.519 00 SCX_CPU1_CS_CO/2009     
21-217-18:20:59.519 00 SCX_CPU1_CS_CO/2011     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 300
21-217-18:20:59.522 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:22:41.918 00    TLMH-I:STS          58-012-14:17:43.033 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 OS entry 0 recompute finished. New baseline is 0XFFFFB69D
21-217-18:22:42.635 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:22:42.638 00 SCX_CPU1_CS_CO/2012     if (UT_TW_Status = UT_Success) then
21-217-18:22:42.638 00 SCX_CPU1_CS_CO/2013       write "<*> Passed (3004.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:22:42.638 00     SPR-I:OPRO         <*> Passed (3004.1) - Expected Event Msg 95 rcv'd.
21-217-18:22:42.638 00 SCX_CPU1_CS_CO/2014       ut_setrequirements CS_30041, "P"
21-217-18:22:42.641 00 SCX_CPU1_CS_CO/2018     endif
21-217-18:22:42.641 00 SCX_CPU1_CS_CO/2019     
21-217-18:22:42.641 00 SCX_CPU1_CS_CO/2021     currSCnt = {seqTlmItem}
21-217-18:22:42.641 00 SCX_CPU1_CS_CO/2022     expectedSCnt = currSCnt + 1
21-217-18:22:42.641 00 SCX_CPU1_CS_CO/2023     
21-217-18:22:42.641 00 SCX_CPU1_CS_CO/2024     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:22:42.645 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:22:43.646 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:22:43.648 00 SCX_CPU1_CS_CO/2026     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:22:43.649 00 SCX_CPU1_CS_CO/2027       write "<*> Passed (3004.1) - In Progress Flag set to False as expected."
21-217-18:22:43.649 00     SPR-I:OPRO         <*> Passed (3004.1) - In Progress Flag set to False as expected.
21-217-18:22:43.649 00 SCX_CPU1_CS_CO/2028       ut_setrequirements CS_30041, "P"
21-217-18:22:43.651 00 SCX_CPU1_CS_CO/2032     endif
21-217-18:22:43.651 00 SCX_CPU1_CS_CO/2033     
21-217-18:22:43.651 00 SCX_CPU1_CS_CO/2034     wait 5
21-217-18:22:43.652 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:22:48.656 00 SCX_CPU1_CS_CO/2035     
21-217-18:22:48.656 00 SCX_CPU1_CS_CO/2036     write ";*********************************************************************"
21-217-18:22:48.656 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:22:48.656 00 SCX_CPU1_CS_CO/2037     write ";  Step 5.7: Send the Report OS Code Segment command.                 "
21-217-18:22:48.657 00     SPR-I:OPRO         ;  Step 5.7: Send the Report OS Code Segment command.                 
21-217-18:22:48.657 00 SCX_CPU1_CS_CO/2038     write ";*********************************************************************"
21-217-18:22:48.657 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:22:48.657 00 SCX_CPU1_CS_CO/2039     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_OS_INF_EID, "INFO", 1
21-217-18:22:48.662 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:22:48.662 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 12
21-217-18:22:48.662 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:22:48.663 00 SCX_CPU1_CS_CO/2040     
21-217-18:22:48.663 00 SCX_CPU1_CS_CO/2041     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:22:48.663 00 SCX_CPU1_CS_CO/2043     /SCX_CPU1_CS_ReportOS
21-217-18:22:48.675 00 SCX_CPU1_CS_CO/2044     
21-217-18:22:48.675 00 SCX_CPU1_CS_CO/2045     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:22:48.679 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:22:49.418 00    TLMH-I:STS          58-012-14:17:50.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=12 Baseline of OS code segment is 0xFFFFB69D
21-217-18:22:51.683 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:22:51.685 00 SCX_CPU1_CS_CO/2046     if (UT_TW_Status = UT_Success) then
21-217-18:22:51.685 00 SCX_CPU1_CS_CO/2047       write "<*> Passed (1003;3005) - CS ReportOS command sent properly."
21-217-18:22:51.685 00     SPR-I:OPRO         <*> Passed (1003;3005) - CS ReportOS command sent properly.
21-217-18:22:51.685 00 SCX_CPU1_CS_CO/2048       ut_setrequirements CS_1003, "P"
21-217-18:22:51.689 00 SCX_CPU1_CS_CO/2049       ut_setrequirements CS_3005, "P"
21-217-18:22:51.691 00 SCX_CPU1_CS_CO/2054     endif
21-217-18:22:51.691 00 SCX_CPU1_CS_CO/2055     
21-217-18:22:51.691 00 SCX_CPU1_CS_CO/2057     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:22:51.695 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:22:51.695 00 SCX_CPU1_CS_CO/2058     if (UT_TW_Status = UT_Success) then
21-217-18:22:51.695 00 SCX_CPU1_CS_CO/2059       write "<*> Passed (1003;3005) - Expected Event Msg ",CS_BASELINE_OS_INF_EID," rcv'd."
21-217-18:22:51.695 00     SPR-I:OPRO         <*> Passed (1003;3005) - Expected Event Msg 12 rcv'd.
21-217-18:22:51.695 00 SCX_CPU1_CS_CO/2060       ut_setrequirements CS_1003, "P"
21-217-18:22:51.722 00 SCX_CPU1_CS_CO/2061       ut_setrequirements CS_3005, "P"
21-217-18:22:51.723 00 SCX_CPU1_CS_CO/2066     endif
21-217-18:22:51.724 00 SCX_CPU1_CS_CO/2067     
21-217-18:22:51.724 00 SCX_CPU1_CS_CO/2068     wait 5
21-217-18:22:51.724 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:22:56.729 00 SCX_CPU1_CS_CO/2069     
21-217-18:22:56.729 00 SCX_CPU1_CS_CO/2070     write ";*********************************************************************"
21-217-18:22:56.729 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:22:56.729 00 SCX_CPU1_CS_CO/2071     write ";  Step 5.8: Send the Disable cFE Code Segment command.                "
21-217-18:22:56.730 00     SPR-I:OPRO         ;  Step 5.8: Send the Disable cFE Code Segment command.                
21-217-18:22:56.730 00 SCX_CPU1_CS_CO/2072     write ";*********************************************************************"
21-217-18:22:56.730 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:22:56.730 00 SCX_CPU1_CS_CO/2073     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_CFECORE_INF_EID, "INFO", 1
21-217-18:22:56.735 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:22:56.735 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 6
21-217-18:22:56.735 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:22:56.736 00 SCX_CPU1_CS_CO/2074     
21-217-18:22:56.736 00 SCX_CPU1_CS_CO/2075     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:22:56.736 00 SCX_CPU1_CS_CO/2077     /SCX_CPU1_CS_DisableCFECore
21-217-18:22:56.748 00 SCX_CPU1_CS_CO/2078     
21-217-18:22:56.748 00 SCX_CPU1_CS_CO/2079     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:22:56.752 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:22:57.413 00    TLMH-I:STS          58-012-14:17:58.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=6 Checksumming of cFE Core is Disabled
21-217-18:22:59.756 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:22:59.758 00 SCX_CPU1_CS_CO/2080     if (UT_TW_Status = UT_Success) then
21-217-18:22:59.758 00 SCX_CPU1_CS_CO/2081       write "<*> Passed (1003;3008) - CS DisableCFECore command sent properly."
21-217-18:22:59.758 00     SPR-I:OPRO         <*> Passed (1003;3008) - CS DisableCFECore command sent properly.
21-217-18:22:59.758 00 SCX_CPU1_CS_CO/2082       ut_setrequirements CS_1003, "P"
21-217-18:22:59.762 00 SCX_CPU1_CS_CO/2083       ut_setrequirements CS_3008, "P"
21-217-18:22:59.765 00 SCX_CPU1_CS_CO/2088     endif
21-217-18:22:59.765 00 SCX_CPU1_CS_CO/2089     
21-217-18:22:59.765 00 SCX_CPU1_CS_CO/2091     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:22:59.777 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:22:59.779 00 SCX_CPU1_CS_CO/2092     if (UT_TW_Status = UT_Success) then
21-217-18:22:59.779 00 SCX_CPU1_CS_CO/2093       write "<*> Passed (1003;3008) - Expected Event Msg ",CS_DISABLE_CFECORE_INF_EID," rcv'd."
21-217-18:22:59.779 00     SPR-I:OPRO         <*> Passed (1003;3008) - Expected Event Msg 6 rcv'd.
21-217-18:22:59.779 00 SCX_CPU1_CS_CO/2094       ut_setrequirements CS_1003, "P"
21-217-18:22:59.818 00 SCX_CPU1_CS_CO/2095       ut_setrequirements CS_3008, "P"
21-217-18:22:59.819 00 SCX_CPU1_CS_CO/2100     endif
21-217-18:22:59.819 00 SCX_CPU1_CS_CO/2101     
21-217-18:22:59.819 00 SCX_CPU1_CS_CO/2102     wait 5
21-217-18:22:59.819 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:23:04.823 00 SCX_CPU1_CS_CO/2103     
21-217-18:23:04.823 00 SCX_CPU1_CS_CO/2105     if (p@scx_cpu1_CS_CFECoreState = "Disabled") then
21-217-18:23:04.823 00 SCX_CPU1_CS_CO/2106       write "<*> Passed (3008) - cFE Core State set to 'Disabled'."
21-217-18:23:04.823 00     SPR-I:OPRO         <*> Passed (3008) - cFE Core State set to 'Disabled'.
21-217-18:23:04.823 00 SCX_CPU1_CS_CO/2107       ut_setrequirements CS_3008, "P"
21-217-18:23:04.827 00 SCX_CPU1_CS_CO/2111     endif
21-217-18:23:04.827 00 SCX_CPU1_CS_CO/2112     
21-217-18:23:04.827 00 SCX_CPU1_CS_CO/2113     write ";**********************************************************************"
21-217-18:23:04.827 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:23:04.827 00 SCX_CPU1_CS_CO/2114     write ";  Step 5.9: Send the Recompute cFE Code Segment command.               "
21-217-18:23:04.827 00     SPR-I:OPRO         ;  Step 5.9: Send the Recompute cFE Code Segment command.               
21-217-18:23:04.827 00 SCX_CPU1_CS_CO/2115     write ";**********************************************************************"
21-217-18:23:04.827 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:23:04.827 00 SCX_CPU1_CS_CO/2116     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_STARTED_DBG_EID, "DEBUG", 1
21-217-18:23:04.829 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:04.829 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 14
21-217-18:23:04.829 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:04.829 00 SCX_CPU1_CS_CO/2117     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:23:04.831 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:04.831 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:23:04.831 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:04.831 00 SCX_CPU1_CS_CO/2118     
21-217-18:23:04.840 00 SCX_CPU1_CS_CO/2119     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:23:04.840 00 SCX_CPU1_CS_CO/2121     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:23:04.852 00 SCX_CPU1_CS_CO/2122     
21-217-18:23:04.852 00 SCX_CPU1_CS_CO/2123     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:23:04.855 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:23:05.411 00    TLMH-I:STS          58-012-14:18:06.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=14 Recompute of cFE core started
21-217-18:23:07.858 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:07.859 00 SCX_CPU1_CS_CO/2124     if (UT_TW_Status = UT_Success) then
21-217-18:23:07.860 00 SCX_CPU1_CS_CO/2125       write "<*> Passed (1003;3009) - CS RecomputeCFECore command sent properly."
21-217-18:23:07.860 00     SPR-I:OPRO         <*> Passed (1003;3009) - CS RecomputeCFECore command sent properly.
21-217-18:23:07.860 00 SCX_CPU1_CS_CO/2126       ut_setrequirements CS_1003, "P"
21-217-18:23:07.862 00 SCX_CPU1_CS_CO/2127       ut_setrequirements CS_3009, "P"
21-217-18:23:07.864 00 SCX_CPU1_CS_CO/2132     endif
21-217-18:23:07.864 00 SCX_CPU1_CS_CO/2133     
21-217-18:23:07.864 00 SCX_CPU1_CS_CO/2135     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:23:07.867 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:07.867 00 SCX_CPU1_CS_CO/2136     if (UT_TW_Status = UT_Success) then
21-217-18:23:07.867 00 SCX_CPU1_CS_CO/2137       write "<*> Passed (1003;3009) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_STARTED_DBG_EID," rcv'd."
21-217-18:23:07.867 00     SPR-I:OPRO         <*> Passed (1003;3009) - Expected Event Msg 14 rcv'd.
21-217-18:23:07.867 00 SCX_CPU1_CS_CO/2138       ut_setrequirements CS_1003, "P"
21-217-18:23:07.888 00 SCX_CPU1_CS_CO/2139       ut_setrequirements CS_3009, "P"
21-217-18:23:07.889 00 SCX_CPU1_CS_CO/2144     endif
21-217-18:23:07.889 00 SCX_CPU1_CS_CO/2145     
21-217-18:23:07.889 00 SCX_CPU1_CS_CO/2147     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:23:07.889 00 SCX_CPU1_CS_CO/2148       write "<*> Passed (3009) - In Progress Flag set to True as expected."
21-217-18:23:07.889 00     SPR-I:OPRO         <*> Passed (3009) - In Progress Flag set to True as expected.
21-217-18:23:07.889 00 SCX_CPU1_CS_CO/2149       ut_setrequirements CS_3009, "P"
21-217-18:23:07.890 00 SCX_CPU1_CS_CO/2153     endif
21-217-18:23:07.890 00 SCX_CPU1_CS_CO/2154     
21-217-18:23:07.890 00 SCX_CPU1_CS_CO/2156     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 200
21-217-18:23:07.892 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:23:27.418 00    TLMH-I:STS          58-012-14:18:28.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 cFE Core entry 0 recompute finished. New baseline is 0X00007235
21-217-18:23:27.915 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:27.917 00 SCX_CPU1_CS_CO/2157     if (UT_TW_Status = UT_Success) then
21-217-18:23:27.917 00 SCX_CPU1_CS_CO/2158       write "<*> Passed (3009.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:23:27.918 00     SPR-I:OPRO         <*> Passed (3009.1) - Expected Event Msg 95 rcv'd.
21-217-18:23:27.918 00 SCX_CPU1_CS_CO/2159       ut_setrequirements CS_30091, "P"
21-217-18:23:27.921 00 SCX_CPU1_CS_CO/2163     endif
21-217-18:23:27.921 00 SCX_CPU1_CS_CO/2164     
21-217-18:23:27.921 00 SCX_CPU1_CS_CO/2166     currSCnt = {seqTlmItem}
21-217-18:23:27.921 00 SCX_CPU1_CS_CO/2167     expectedSCnt = currSCnt + 1
21-217-18:23:27.922 00 SCX_CPU1_CS_CO/2168     
21-217-18:23:27.922 00 SCX_CPU1_CS_CO/2169     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:23:27.934 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:23:30.938 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:30.940 00 SCX_CPU1_CS_CO/2171     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:23:30.941 00 SCX_CPU1_CS_CO/2172       write "<*> Passed (3009.1) - In Progress Flag set to False as expected."
21-217-18:23:30.941 00     SPR-I:OPRO         <*> Passed (3009.1) - In Progress Flag set to False as expected.
21-217-18:23:30.941 00 SCX_CPU1_CS_CO/2173       ut_setrequirements CS_30091, "P"
21-217-18:23:30.944 00 SCX_CPU1_CS_CO/2177     endif
21-217-18:23:30.944 00 SCX_CPU1_CS_CO/2178     
21-217-18:23:30.944 00 SCX_CPU1_CS_CO/2179     wait 5
21-217-18:23:30.944 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:23:35.948 00 SCX_CPU1_CS_CO/2180     
21-217-18:23:35.948 00 SCX_CPU1_CS_CO/2181     write ";*********************************************************************"
21-217-18:23:35.949 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:23:35.949 00 SCX_CPU1_CS_CO/2182     write ";  Step 5.10: Send the Report cFE Code Segment command.               "
21-217-18:23:35.949 00     SPR-I:OPRO         ;  Step 5.10: Send the Report cFE Code Segment command.               
21-217-18:23:35.949 00 SCX_CPU1_CS_CO/2183     write ";*********************************************************************"
21-217-18:23:35.949 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:23:35.949 00 SCX_CPU1_CS_CO/2184     ut_setupevents "SCX","CPU1",{CSAppName},CS_BASELINE_CFECORE_INF_EID,"INFO", 1
21-217-18:23:35.957 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:35.957 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 10
21-217-18:23:35.957 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:35.960 00 SCX_CPU1_CS_CO/2185     
21-217-18:23:35.960 00 SCX_CPU1_CS_CO/2186     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:23:35.960 00 SCX_CPU1_CS_CO/2188     /SCX_CPU1_CS_ReportCFECore
21-217-18:23:35.975 00 SCX_CPU1_CS_CO/2189     
21-217-18:23:35.975 00 SCX_CPU1_CS_CO/2190     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:23:35.982 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:23:36.417 00    TLMH-I:STS          58-012-14:18:37.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=10 Baseline of cFE Core is 0x00007235
21-217-18:23:38.986 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:38.988 00 SCX_CPU1_CS_CO/2191     if (UT_TW_Status = UT_Success) then
21-217-18:23:38.988 00 SCX_CPU1_CS_CO/2192       write "<*> Passed (1003;3010) - CS ReportCFECore command sent properly."
21-217-18:23:38.988 00     SPR-I:OPRO         <*> Passed (1003;3010) - CS ReportCFECore command sent properly.
21-217-18:23:38.988 00 SCX_CPU1_CS_CO/2193       ut_setrequirements CS_1003, "P"
21-217-18:23:38.992 00 SCX_CPU1_CS_CO/2194       ut_setrequirements CS_3010, "P"
21-217-18:23:38.995 00 SCX_CPU1_CS_CO/2199     endif
21-217-18:23:38.996 00 SCX_CPU1_CS_CO/2200     
21-217-18:23:38.996 00 SCX_CPU1_CS_CO/2202     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:23:39.008 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:39.010 00 SCX_CPU1_CS_CO/2203     if (UT_TW_Status = UT_Success) then
21-217-18:23:39.010 00 SCX_CPU1_CS_CO/2204       write "<*> Passed (1003;3010) - Expected Event Msg ",CS_BASELINE_CFECORE_INF_EID," rcv'd."
21-217-18:23:39.010 00     SPR-I:OPRO         <*> Passed (1003;3010) - Expected Event Msg 10 rcv'd.
21-217-18:23:39.011 00 SCX_CPU1_CS_CO/2205       ut_setrequirements CS_1003, "P"
21-217-18:23:39.050 00 SCX_CPU1_CS_CO/2206       ut_setrequirements CS_3010, "P"
21-217-18:23:39.051 00 SCX_CPU1_CS_CO/2211     endif
21-217-18:23:39.051 00 SCX_CPU1_CS_CO/2212     
21-217-18:23:39.051 00 SCX_CPU1_CS_CO/2213     wait 5
21-217-18:23:39.051 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:23:44.056 00 SCX_CPU1_CS_CO/2214     
21-217-18:23:44.056 00 SCX_CPU1_CS_CO/2215     write ";*********************************************************************"
21-217-18:23:44.056 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:23:44.056 00 SCX_CPU1_CS_CO/2216     write ";  Step 5.11: Send the Enable cFE Code Segment command.               "
21-217-18:23:44.056 00     SPR-I:OPRO         ;  Step 5.11: Send the Enable cFE Code Segment command.               
21-217-18:23:44.056 00 SCX_CPU1_CS_CO/2217     write ";*********************************************************************"
21-217-18:23:44.057 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:23:44.057 00 SCX_CPU1_CS_CO/2218     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_CFECORE_INF_EID, "INFO", 1
21-217-18:23:44.062 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:44.062 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 7
21-217-18:23:44.062 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:44.063 00 SCX_CPU1_CS_CO/2219     
21-217-18:23:44.063 00 SCX_CPU1_CS_CO/2220     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:23:44.063 00 SCX_CPU1_CS_CO/2221     
21-217-18:23:44.063 00 SCX_CPU1_CS_CO/2223     /SCX_CPU1_CS_EnableCFECore
21-217-18:23:44.075 00 SCX_CPU1_CS_CO/2224     
21-217-18:23:44.075 00 SCX_CPU1_CS_CO/2225     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:23:44.082 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:23:44.910 00    TLMH-I:STS          58-012-14:18:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=7 Checksumming of cFE Core is Enabled
21-217-18:23:47.086 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:47.088 00 SCX_CPU1_CS_CO/2226     if (UT_TW_Status = UT_Success) then
21-217-18:23:47.088 00 SCX_CPU1_CS_CO/2227       write "<*> Passed (1003;3007) - CS EnableCFECore command sent properly."
21-217-18:23:47.088 00     SPR-I:OPRO         <*> Passed (1003;3007) - CS EnableCFECore command sent properly.
21-217-18:23:47.089 00 SCX_CPU1_CS_CO/2228       ut_setrequirements CS_1003, "P"
21-217-18:23:47.092 00 SCX_CPU1_CS_CO/2229       ut_setrequirements CS_3007, "P"
21-217-18:23:47.093 00 SCX_CPU1_CS_CO/2234     endif
21-217-18:23:47.093 00 SCX_CPU1_CS_CO/2235     
21-217-18:23:47.093 00 SCX_CPU1_CS_CO/2237     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:23:47.097 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:47.098 00 SCX_CPU1_CS_CO/2238     if (UT_TW_Status = UT_Success) then
21-217-18:23:47.098 00 SCX_CPU1_CS_CO/2239       write "<*> Passed (1003;3007) - Expected Event Msg ",CS_ENABLE_CFECORE_INF_EID," rcv'd."
21-217-18:23:47.098 00     SPR-I:OPRO         <*> Passed (1003;3007) - Expected Event Msg 7 rcv'd.
21-217-18:23:47.098 00 SCX_CPU1_CS_CO/2240       ut_setrequirements CS_1003, "P"
21-217-18:23:47.124 00 SCX_CPU1_CS_CO/2241       ut_setrequirements CS_3007, "P"
21-217-18:23:47.125 00 SCX_CPU1_CS_CO/2246     endif
21-217-18:23:47.125 00 SCX_CPU1_CS_CO/2247     
21-217-18:23:47.125 00 SCX_CPU1_CS_CO/2248     wait 5
21-217-18:23:47.125 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:23:52.129 00 SCX_CPU1_CS_CO/2249     
21-217-18:23:52.129 00 SCX_CPU1_CS_CO/2251     if (p@scx_cpu1_CS_CFECoreState = "Enabled") then
21-217-18:23:52.129 00 SCX_CPU1_CS_CO/2252       write "<*> Passed (3007) - cFE Core State set to 'Enabled'."
21-217-18:23:52.129 00     SPR-I:OPRO         <*> Passed (3007) - cFE Core State set to 'Enabled'.
21-217-18:23:52.129 00 SCX_CPU1_CS_CO/2253       ut_setrequirements CS_3007, "P"
21-217-18:23:52.131 00 SCX_CPU1_CS_CO/2257     endif
21-217-18:23:52.131 00 SCX_CPU1_CS_CO/2258     
21-217-18:23:52.131 00 SCX_CPU1_CS_CO/2259     write ";**********************************************************************"
21-217-18:23:52.131 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:23:52.131 00 SCX_CPU1_CS_CO/2260     write ";  Step 5.12: Send the Recompute cFE Code Segment command.             "
21-217-18:23:52.131 00     SPR-I:OPRO         ;  Step 5.12: Send the Recompute cFE Code Segment command.             
21-217-18:23:52.131 00 SCX_CPU1_CS_CO/2261     write ";**********************************************************************"
21-217-18:23:52.131 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:23:52.131 00 SCX_CPU1_CS_CO/2262     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_STARTED_DBG_EID, "DEBUG", 1
21-217-18:23:52.133 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:52.134 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 14
21-217-18:23:52.134 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:52.134 00 SCX_CPU1_CS_CO/2263     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:23:52.136 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:52.136 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:23:52.136 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:23:52.137 00 SCX_CPU1_CS_CO/2264     
21-217-18:23:52.152 00 SCX_CPU1_CS_CO/2265     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:23:52.152 00 SCX_CPU1_CS_CO/2267     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:23:52.164 00 SCX_CPU1_CS_CO/2268     
21-217-18:23:52.164 00 SCX_CPU1_CS_CO/2269     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:23:52.167 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:23:52.915 00    TLMH-I:STS          58-012-14:18:54.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=14 Recompute of cFE core started
21-217-18:23:55.170 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:55.173 00 SCX_CPU1_CS_CO/2270     if (UT_TW_Status = UT_Success) then
21-217-18:23:55.173 00 SCX_CPU1_CS_CO/2271       write "<*> Passed (1003;3009) - CS RecomputeCFECore command sent properly."
21-217-18:23:55.173 00     SPR-I:OPRO         <*> Passed (1003;3009) - CS RecomputeCFECore command sent properly.
21-217-18:23:55.174 00 SCX_CPU1_CS_CO/2272       ut_setrequirements CS_1003, "P"
21-217-18:23:55.176 00 SCX_CPU1_CS_CO/2273       ut_setrequirements CS_3009, "P"
21-217-18:23:55.178 00 SCX_CPU1_CS_CO/2278     endif
21-217-18:23:55.178 00 SCX_CPU1_CS_CO/2279     
21-217-18:23:55.178 00 SCX_CPU1_CS_CO/2281     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:23:55.182 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:23:55.183 00 SCX_CPU1_CS_CO/2282     if (UT_TW_Status = UT_Success) then
21-217-18:23:55.183 00 SCX_CPU1_CS_CO/2283       write "<*> Passed (1003;3009) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_STARTED_DBG_EID," rcv'd."
21-217-18:23:55.183 00     SPR-I:OPRO         <*> Passed (1003;3009) - Expected Event Msg 14 rcv'd.
21-217-18:23:55.183 00 SCX_CPU1_CS_CO/2284       ut_setrequirements CS_1003, "P"
21-217-18:23:55.209 00 SCX_CPU1_CS_CO/2285       ut_setrequirements CS_3009, "P"
21-217-18:23:55.210 00 SCX_CPU1_CS_CO/2290     endif
21-217-18:23:55.210 00 SCX_CPU1_CS_CO/2291     
21-217-18:23:55.210 00 SCX_CPU1_CS_CO/2293     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:23:55.210 00 SCX_CPU1_CS_CO/2294       write "<*> Passed (3009) - In Progress Flag set to True as expected."
21-217-18:23:55.210 00     SPR-I:OPRO         <*> Passed (3009) - In Progress Flag set to True as expected.
21-217-18:23:55.210 00 SCX_CPU1_CS_CO/2295       ut_setrequirements CS_3009, "P"
21-217-18:23:55.211 00 SCX_CPU1_CS_CO/2299     endif
21-217-18:23:55.211 00 SCX_CPU1_CS_CO/2300     
21-217-18:23:55.211 00 SCX_CPU1_CS_CO/2302     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 200
21-217-18:23:55.215 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:24:14.917 00    TLMH-I:STS          58-012-14:19:16.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 cFE Core entry 0 recompute finished. New baseline is 0X00007235
21-217-18:24:15.238 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:15.240 00 SCX_CPU1_CS_CO/2303     if (UT_TW_Status = UT_Success) then
21-217-18:24:15.240 00 SCX_CPU1_CS_CO/2304       write "<*> Passed (3009.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:24:15.240 00     SPR-I:OPRO         <*> Passed (3009.1) - Expected Event Msg 95 rcv'd.
21-217-18:24:15.240 00 SCX_CPU1_CS_CO/2305       ut_setrequirements CS_30091, "P"
21-217-18:24:15.244 00 SCX_CPU1_CS_CO/2309     endif
21-217-18:24:15.244 00 SCX_CPU1_CS_CO/2310     
21-217-18:24:15.244 00 SCX_CPU1_CS_CO/2312     currSCnt = {seqTlmItem}
21-217-18:24:15.244 00 SCX_CPU1_CS_CO/2313     expectedSCnt = currSCnt + 1
21-217-18:24:15.244 00 SCX_CPU1_CS_CO/2314     
21-217-18:24:15.245 00 SCX_CPU1_CS_CO/2315     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:24:15.257 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:24:19.262 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:19.264 00 SCX_CPU1_CS_CO/2317     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:24:19.264 00 SCX_CPU1_CS_CO/2318       write "<*> Passed (3009.1) - In Progress Flag set to False as expected."
21-217-18:24:19.265 00     SPR-I:OPRO         <*> Passed (3009.1) - In Progress Flag set to False as expected.
21-217-18:24:19.265 00 SCX_CPU1_CS_CO/2319       ut_setrequirements CS_30091, "P"
21-217-18:24:19.268 00 SCX_CPU1_CS_CO/2323     endif
21-217-18:24:19.268 00 SCX_CPU1_CS_CO/2324     
21-217-18:24:19.268 00 SCX_CPU1_CS_CO/2325     wait 5
21-217-18:24:19.268 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:24:24.273 00 SCX_CPU1_CS_CO/2326     
21-217-18:24:24.273 00 SCX_CPU1_CS_CO/2327     write ";*********************************************************************"
21-217-18:24:24.273 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:24:24.273 00 SCX_CPU1_CS_CO/2328     write ";  Step 5.13: Send the Report cFE Code Segment command.               "
21-217-18:24:24.273 00     SPR-I:OPRO         ;  Step 5.13: Send the Report cFE Code Segment command.               
21-217-18:24:24.273 00 SCX_CPU1_CS_CO/2329     write ";*********************************************************************"
21-217-18:24:24.274 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:24:24.274 00 SCX_CPU1_CS_CO/2330     ut_setupevents "SCX","CPU1",{CSAppName},CS_BASELINE_CFECORE_INF_EID, "INFO", 1
21-217-18:24:24.281 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:24.282 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 10
21-217-18:24:24.282 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:24.283 00 SCX_CPU1_CS_CO/2331     
21-217-18:24:24.284 00 SCX_CPU1_CS_CO/2332     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:24:24.284 00 SCX_CPU1_CS_CO/2334     /SCX_CPU1_CS_ReportCFECore
21-217-18:24:24.299 00 SCX_CPU1_CS_CO/2335     
21-217-18:24:24.299 00 SCX_CPU1_CS_CO/2336     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:24:24.310 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:24:24.909 00    TLMH-I:STS          58-012-14:19:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=10 Baseline of cFE Core is 0x00007235
21-217-18:24:27.314 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:27.316 00 SCX_CPU1_CS_CO/2337     if (UT_TW_Status = UT_Success) then
21-217-18:24:27.316 00 SCX_CPU1_CS_CO/2338       write "<*> Passed (1003;3010) - CS ReportCFECore command sent properly."
21-217-18:24:27.316 00     SPR-I:OPRO         <*> Passed (1003;3010) - CS ReportCFECore command sent properly.
21-217-18:24:27.316 00 SCX_CPU1_CS_CO/2339       ut_setrequirements CS_1003, "P"
21-217-18:24:27.319 00 SCX_CPU1_CS_CO/2340       ut_setrequirements CS_3010, "P"
21-217-18:24:27.321 00 SCX_CPU1_CS_CO/2345     endif
21-217-18:24:27.321 00 SCX_CPU1_CS_CO/2346     
21-217-18:24:27.321 00 SCX_CPU1_CS_CO/2348     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:24:27.324 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:27.324 00 SCX_CPU1_CS_CO/2349     if (UT_TW_Status = UT_Success) then
21-217-18:24:27.325 00 SCX_CPU1_CS_CO/2350       write "<*> Passed (1003;3010) - Expected Event Msg ",CS_BASELINE_CFECORE_INF_EID," rcv'd."
21-217-18:24:27.325 00     SPR-I:OPRO         <*> Passed (1003;3010) - Expected Event Msg 10 rcv'd.
21-217-18:24:27.325 00 SCX_CPU1_CS_CO/2351       ut_setrequirements CS_1003, "P"
21-217-18:24:27.352 00 SCX_CPU1_CS_CO/2352       ut_setrequirements CS_3010, "P"
21-217-18:24:27.353 00 SCX_CPU1_CS_CO/2357     endif
21-217-18:24:27.353 00 SCX_CPU1_CS_CO/2358     
21-217-18:24:27.353 00 SCX_CPU1_CS_CO/2359     wait 5
21-217-18:24:27.353 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:24:32.357 00 SCX_CPU1_CS_CO/2360     
21-217-18:24:32.357 00 SCX_CPU1_CS_CO/2361     write ";*********************************************************************"
21-217-18:24:32.357 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:24:32.357 00 SCX_CPU1_CS_CO/2362     write ";  Step 5.14: Send the Enable Checksum command.                       "
21-217-18:24:32.357 00     SPR-I:OPRO         ;  Step 5.14: Send the Enable Checksum command.                       
21-217-18:24:32.357 00 SCX_CPU1_CS_CO/2363     write ";*********************************************************************"
21-217-18:24:32.358 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:24:32.358 00 SCX_CPU1_CS_CO/2364     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_ALL_INF_EID, "INFO", 1
21-217-18:24:32.364 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:32.365 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 5
21-217-18:24:32.365 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:32.367 00 SCX_CPU1_CS_CO/2365     
21-217-18:24:32.367 00 SCX_CPU1_CS_CO/2366     local cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:24:32.367 00 SCX_CPU1_CS_CO/2368     /SCX_CPU1_CS_EnableAll
21-217-18:24:32.382 00 SCX_CPU1_CS_CO/2369     
21-217-18:24:32.382 00 SCX_CPU1_CS_CO/2370     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:24:32.394 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:24:32.907 00    TLMH-I:STS          58-012-14:19:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=5 Background Checksumming Enabled
21-217-18:24:35.397 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:35.399 00 SCX_CPU1_CS_CO/2371     if (UT_TW_Status = UT_Success) then
21-217-18:24:35.399 00 SCX_CPU1_CS_CO/2372       write "<*> Passed (1003;8000) - CS EnableALL command sent properly."
21-217-18:24:35.399 00     SPR-I:OPRO         <*> Passed (1003;8000) - CS EnableALL command sent properly.
21-217-18:24:35.400 00 SCX_CPU1_CS_CO/2373       ut_setrequirements CS_1003, "P"
21-217-18:24:35.402 00 SCX_CPU1_CS_CO/2374       ut_setrequirements CS_8000, "P"
21-217-18:24:35.403 00 SCX_CPU1_CS_CO/2379     endif
21-217-18:24:35.403 00 SCX_CPU1_CS_CO/2380     
21-217-18:24:35.403 00 SCX_CPU1_CS_CO/2382     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:24:35.406 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:35.407 00 SCX_CPU1_CS_CO/2383     if (UT_TW_Status = UT_Success) then
21-217-18:24:35.407 00 SCX_CPU1_CS_CO/2384       write "<*> Passed (1003;8000) - Expected Event Msg ",CS_ENABLE_ALL_INF_EID," rcv'd."
21-217-18:24:35.407 00     SPR-I:OPRO         <*> Passed (1003;8000) - Expected Event Msg 5 rcv'd.
21-217-18:24:35.407 00 SCX_CPU1_CS_CO/2385       ut_setrequirements CS_1003, "P"
21-217-18:24:35.430 00 SCX_CPU1_CS_CO/2386       ut_setrequirements CS_8000, "P"
21-217-18:24:35.431 00 SCX_CPU1_CS_CO/2391     endif
21-217-18:24:35.431 00 SCX_CPU1_CS_CO/2392     
21-217-18:24:35.431 00 SCX_CPU1_CS_CO/2393     wait 5
21-217-18:24:35.431 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:24:40.435 00 SCX_CPU1_CS_CO/2394     
21-217-18:24:40.435 00 SCX_CPU1_CS_CO/2396     if (p@scx_cpu1_CS_State = "Enabled") then
21-217-18:24:40.436 00 SCX_CPU1_CS_CO/2397       write "<*> Passed (8000) - Overall State set to 'Enabled'."
21-217-18:24:40.436 00     SPR-I:OPRO         <*> Passed (8000) - Overall State set to 'Enabled'.
21-217-18:24:40.436 00 SCX_CPU1_CS_CO/2398       ut_setrequirements CS_8000, "P"
21-217-18:24:40.440 00 SCX_CPU1_CS_CO/2402     endif
21-217-18:24:40.440 00 SCX_CPU1_CS_CO/2403     
21-217-18:24:40.440 00 SCX_CPU1_CS_CO/2404     write ";*********************************************************************"
21-217-18:24:40.440 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:24:40.440 00 SCX_CPU1_CS_CO/2405     write ";  Step 5.15: Send the Disable OS Code Segment command.                "
21-217-18:24:40.440 00     SPR-I:OPRO         ;  Step 5.15: Send the Disable OS Code Segment command.                
21-217-18:24:40.441 00 SCX_CPU1_CS_CO/2406     write ";*********************************************************************"
21-217-18:24:40.441 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:24:40.441 00 SCX_CPU1_CS_CO/2407     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_OS_INF_EID, "INFO", 1
21-217-18:24:40.443 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:40.443 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 8
21-217-18:24:40.443 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:40.444 00 SCX_CPU1_CS_CO/2408     
21-217-18:24:40.444 00 SCX_CPU1_CS_CO/2409     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:24:40.444 00 SCX_CPU1_CS_CO/2410     
21-217-18:24:40.444 00 SCX_CPU1_CS_CO/2412     /SCX_CPU1_CS_DisableOS
21-217-18:24:40.456 00 SCX_CPU1_CS_CO/2413     
21-217-18:24:40.456 00 SCX_CPU1_CS_CO/2414     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:24:40.465 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:24:40.912 00    TLMH-I:STS          58-012-14:19:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=8 Checksumming of OS code segment is Disabled
21-217-18:24:43.469 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:43.471 00 SCX_CPU1_CS_CO/2415     if (UT_TW_Status = UT_Success) then
21-217-18:24:43.471 00 SCX_CPU1_CS_CO/2416       write "<*> Passed (1003;3003) - CS DisableOS command sent properly."
21-217-18:24:43.471 00     SPR-I:OPRO         <*> Passed (1003;3003) - CS DisableOS command sent properly.
21-217-18:24:43.471 00 SCX_CPU1_CS_CO/2417       ut_setrequirements CS_1003, "P"
21-217-18:24:43.474 00 SCX_CPU1_CS_CO/2418       ut_setrequirements CS_3003, "P"
21-217-18:24:43.475 00 SCX_CPU1_CS_CO/2423     endif
21-217-18:24:43.475 00 SCX_CPU1_CS_CO/2424     
21-217-18:24:43.475 00 SCX_CPU1_CS_CO/2426     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:24:43.479 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:43.480 00 SCX_CPU1_CS_CO/2427     if (UT_TW_Status = UT_Success) then
21-217-18:24:43.480 00 SCX_CPU1_CS_CO/2428       write "<*> Passed (1003;3003) - Expected Event Msg ",CS_DISABLE_OS_INF_EID," rcv'd."
21-217-18:24:43.480 00     SPR-I:OPRO         <*> Passed (1003;3003) - Expected Event Msg 8 rcv'd.
21-217-18:24:43.480 00 SCX_CPU1_CS_CO/2429       ut_setrequirements CS_1003, "P"
21-217-18:24:43.507 00 SCX_CPU1_CS_CO/2430       ut_setrequirements CS_3003, "P"
21-217-18:24:43.508 00 SCX_CPU1_CS_CO/2435     endif
21-217-18:24:43.508 00 SCX_CPU1_CS_CO/2436     
21-217-18:24:43.508 00 SCX_CPU1_CS_CO/2437     wait 5
21-217-18:24:43.508 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:24:48.512 00 SCX_CPU1_CS_CO/2438     
21-217-18:24:48.512 00 SCX_CPU1_CS_CO/2440     if (p@scx_cpu1_CS_OSState = "Disabled") then
21-217-18:24:48.512 00 SCX_CPU1_CS_CO/2441       write "<*> Passed (3003) - OS State set to 'Disabled'."
21-217-18:24:48.512 00     SPR-I:OPRO         <*> Passed (3003) - OS State set to 'Disabled'.
21-217-18:24:48.512 00 SCX_CPU1_CS_CO/2442       ut_setrequirements CS_3003, "P"
21-217-18:24:48.516 00 SCX_CPU1_CS_CO/2446     endif
21-217-18:24:48.516 00 SCX_CPU1_CS_CO/2447     
21-217-18:24:48.516 00 SCX_CPU1_CS_CO/2448     write ";**********************************************************************"
21-217-18:24:48.516 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:24:48.516 00 SCX_CPU1_CS_CO/2449     write ";  Step 5.16: Send the Recompute OS Code Segment command.               "
21-217-18:24:48.516 00     SPR-I:OPRO         ;  Step 5.16: Send the Recompute OS Code Segment command.               
21-217-18:24:48.516 00 SCX_CPU1_CS_CO/2450     write ";**********************************************************************"
21-217-18:24:48.517 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:24:48.517 00 SCX_CPU1_CS_CO/2451     ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_OS_STARTED_DBG_EID,"DEBUG", 1
21-217-18:24:48.519 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:48.520 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 17
21-217-18:24:48.520 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:48.520 00 SCX_CPU1_CS_CO/2452     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:24:48.522 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:48.522 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:24:48.522 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:24:48.523 00 SCX_CPU1_CS_CO/2453     
21-217-18:24:48.534 00 SCX_CPU1_CS_CO/2454     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:24:48.534 00 SCX_CPU1_CS_CO/2456     /SCX_CPU1_CS_RecomputeOS
21-217-18:24:48.536 00 SCX_CPU1_CS_CO/2457     
21-217-18:24:48.536 00 SCX_CPU1_CS_CO/2458     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:24:48.539 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:24:49.410 00    TLMH-I:STS          58-012-14:19:50.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=17 Recompute of OS code segment started
21-217-18:24:49.909 00    TLMH-I:STS          58-012-14:19:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:50.913 00    TLMH-I:STS          58-012-14:19:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:50.913 00    TLMH-I:STS          58-012-14:19:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:51.543 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:51.546 00 SCX_CPU1_CS_CO/2459     if (UT_TW_Status = UT_Success) then
21-217-18:24:51.546 00 SCX_CPU1_CS_CO/2460       write "<*> Passed (1003;3004) - CS RecomputeOS command sent properly."
21-217-18:24:51.547 00     SPR-I:OPRO         <*> Passed (1003;3004) - CS RecomputeOS command sent properly.
21-217-18:24:51.547 00 SCX_CPU1_CS_CO/2461       ut_setrequirements CS_1003, "P"
21-217-18:24:51.549 00 SCX_CPU1_CS_CO/2462       ut_setrequirements CS_3004, "P"
21-217-18:24:51.550 00 SCX_CPU1_CS_CO/2467     endif
21-217-18:24:51.551 00 SCX_CPU1_CS_CO/2468     
21-217-18:24:51.551 00 SCX_CPU1_CS_CO/2470     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:24:51.556 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:24:51.556 00 SCX_CPU1_CS_CO/2471     if (UT_TW_Status = UT_Success) then
21-217-18:24:51.556 00 SCX_CPU1_CS_CO/2472       write "<*> Passed (1003;3004) - Expected Event Msg ",CS_RECOMPUTE_OS_STARTED_DBG_EID," rcv'd."
21-217-18:24:51.556 00     SPR-I:OPRO         <*> Passed (1003;3004) - Expected Event Msg 17 rcv'd.
21-217-18:24:51.556 00 SCX_CPU1_CS_CO/2473       ut_setrequirements CS_1003, "P"
21-217-18:24:51.583 00 SCX_CPU1_CS_CO/2474       ut_setrequirements CS_3004, "P"
21-217-18:24:51.584 00 SCX_CPU1_CS_CO/2479     endif
21-217-18:24:51.584 00 SCX_CPU1_CS_CO/2480     
21-217-18:24:51.584 00 SCX_CPU1_CS_CO/2482     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:24:51.584 00 SCX_CPU1_CS_CO/2483       write "<*> Passed (3004) - In Progress Flag set to True as expected."
21-217-18:24:51.584 00     SPR-I:OPRO         <*> Passed (3004) - In Progress Flag set to True as expected.
21-217-18:24:51.584 00 SCX_CPU1_CS_CO/2484       ut_setrequirements CS_3004, "P"
21-217-18:24:51.585 00 SCX_CPU1_CS_CO/2488     endif
21-217-18:24:51.585 00 SCX_CPU1_CS_CO/2489     
21-217-18:24:51.585 00 SCX_CPU1_CS_CO/2491     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 300
21-217-18:24:51.588 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:24:51.917 00    TLMH-I:STS          58-012-14:19:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:52.911 00    TLMH-I:STS          58-012-14:19:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:52.912 00    TLMH-I:STS          58-012-14:19:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:53.913 00    TLMH-I:STS          58-012-14:19:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:54.912 00    TLMH-I:STS          58-012-14:19:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:54.913 00    TLMH-I:STS          58-012-14:19:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:55.916 00    TLMH-I:STS          58-012-14:19:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:56.913 00    TLMH-I:STS          58-012-14:19:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:56.914 00    TLMH-I:STS          58-012-14:19:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:57.909 00    TLMH-I:STS          58-012-14:19:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:58.916 00    TLMH-I:STS          58-012-14:20:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:58.917 00    TLMH-I:STS          58-012-14:20:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:24:59.912 00    TLMH-I:STS          58-012-14:20:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:00.915 00    TLMH-I:STS          58-012-14:20:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:00.917 00    TLMH-I:STS          58-012-14:20:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:01.918 00    TLMH-I:STS          58-012-14:20:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:02.912 00    TLMH-I:STS          58-012-14:20:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:02.913 00    TLMH-I:STS          58-012-14:20:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:03.914 00    TLMH-I:STS          58-012-14:20:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:04.909 00    TLMH-I:STS          58-012-14:20:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:04.910 00    TLMH-I:STS          58-012-14:20:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:05.915 00    TLMH-I:STS          58-012-14:20:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:06.913 00    TLMH-I:STS          58-012-14:20:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:06.914 00    TLMH-I:STS          58-012-14:20:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:07.917 00    TLMH-I:STS          58-012-14:20:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:08.912 00    TLMH-I:STS          58-012-14:20:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:08.913 00    TLMH-I:STS          58-012-14:20:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:09.909 00    TLMH-I:STS          58-012-14:20:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:10.915 00    TLMH-I:STS          58-012-14:20:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:10.916 00    TLMH-I:STS          58-012-14:20:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:11.910 00    TLMH-I:STS          58-012-14:20:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:12.916 00    TLMH-I:STS          58-012-14:20:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:12.918 00    TLMH-I:STS          58-012-14:20:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:13.914 00    TLMH-I:STS          58-012-14:20:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:14.912 00    TLMH-I:STS          58-012-14:20:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:14.913 00    TLMH-I:STS          58-012-14:20:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:15.914 00    TLMH-I:STS          58-012-14:20:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:16.917 00    TLMH-I:STS          58-012-14:20:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:16.918 00    TLMH-I:STS          58-012-14:20:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:17.912 00    TLMH-I:STS          58-012-14:20:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:18.918 00    TLMH-I:STS          58-012-14:20:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:18.918 00    TLMH-I:STS          58-012-14:20:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:19.912 00    TLMH-I:STS          58-012-14:20:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:20.909 00    TLMH-I:STS          58-012-14:20:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:20.910 00    TLMH-I:STS          58-012-14:20:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:21.914 00    TLMH-I:STS          58-012-14:20:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:22.911 00    TLMH-I:STS          58-012-14:20:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:22.912 00    TLMH-I:STS          58-012-14:20:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:23.915 00    TLMH-I:STS          58-012-14:20:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:24.911 00    TLMH-I:STS          58-012-14:20:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:24.912 00    TLMH-I:STS          58-012-14:20:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:25.918 00    TLMH-I:STS          58-012-14:20:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:26.916 00    TLMH-I:STS          58-012-14:20:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:26.917 00    TLMH-I:STS          58-012-14:20:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:27.913 00    TLMH-I:STS          58-012-14:20:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:28.918 00    TLMH-I:STS          58-012-14:20:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:28.919 00    TLMH-I:STS          58-012-14:20:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:29.915 00    TLMH-I:STS          58-012-14:20:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:30.913 00    TLMH-I:STS          58-012-14:20:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:30.915 00    TLMH-I:STS          58-012-14:20:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:31.911 00    TLMH-I:STS          58-012-14:20:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:32.918 00    TLMH-I:STS          58-012-14:20:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:32.919 00    TLMH-I:STS          58-012-14:20:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:33.914 00    TLMH-I:STS          58-012-14:20:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:34.911 00    TLMH-I:STS          58-012-14:20:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:34.912 00    TLMH-I:STS          58-012-14:20:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:35.917 00    TLMH-I:STS          58-012-14:20:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:36.913 00    TLMH-I:STS          58-012-14:20:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:36.915 00    TLMH-I:STS          58-012-14:20:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:37.910 00    TLMH-I:STS          58-012-14:20:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:38.917 00    TLMH-I:STS          58-012-14:20:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:38.918 00    TLMH-I:STS          58-012-14:20:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:39.911 00    TLMH-I:STS          58-012-14:20:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:40.918 00    TLMH-I:STS          58-012-14:20:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:40.919 00    TLMH-I:STS          58-012-14:20:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:41.914 00    TLMH-I:STS          58-012-14:20:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:42.913 00    TLMH-I:STS          58-012-14:20:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:42.914 00    TLMH-I:STS          58-012-14:20:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:43.916 00    TLMH-I:STS          58-012-14:20:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:44.911 00    TLMH-I:STS          58-012-14:20:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:44.912 00    TLMH-I:STS          58-012-14:20:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:45.910 00    TLMH-I:STS          58-012-14:20:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:46.911 00    TLMH-I:STS          58-012-14:20:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:46.912 00    TLMH-I:STS          58-012-14:20:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:47.909 00    TLMH-I:STS          58-012-14:20:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:48.916 00    TLMH-I:STS          58-012-14:20:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:48.917 00    TLMH-I:STS          58-012-14:20:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:49.912 00    TLMH-I:STS          58-012-14:20:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:50.919 00    TLMH-I:STS          58-012-14:20:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:50.920 00    TLMH-I:STS          58-012-14:20:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:51.917 00    TLMH-I:STS          58-012-14:20:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:52.914 00    TLMH-I:STS          58-012-14:20:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:52.915 00    TLMH-I:STS          58-012-14:20:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:53.913 00    TLMH-I:STS          58-012-14:20:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:54.911 00    TLMH-I:STS          58-012-14:20:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:54.912 00    TLMH-I:STS          58-012-14:20:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:55.917 00    TLMH-I:STS          58-012-14:20:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:56.912 00    TLMH-I:STS          58-012-14:20:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:56.913 00    TLMH-I:STS          58-012-14:20:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:57.909 00    TLMH-I:STS          58-012-14:20:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:58.919 00    TLMH-I:STS          58-012-14:21:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:58.920 00    TLMH-I:STS          58-012-14:21:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:25:59.916 00    TLMH-I:STS          58-012-14:21:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:00.911 00    TLMH-I:STS          58-012-14:21:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:00.913 00    TLMH-I:STS          58-012-14:21:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:01.914 00    TLMH-I:STS          58-012-14:21:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:02.917 00    TLMH-I:STS          58-012-14:21:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:02.918 00    TLMH-I:STS          58-012-14:21:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:03.910 00    TLMH-I:STS          58-012-14:21:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:04.916 00    TLMH-I:STS          58-012-14:21:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:04.917 00    TLMH-I:STS          58-012-14:21:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:05.912 00    TLMH-I:STS          58-012-14:21:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:06.919 00    TLMH-I:STS          58-012-14:21:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:06.920 00    TLMH-I:STS          58-012-14:21:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:07.912 00    TLMH-I:STS          58-012-14:21:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:08.909 00    TLMH-I:STS          58-012-14:21:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:08.911 00    TLMH-I:STS          58-012-14:21:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:09.916 00    TLMH-I:STS          58-012-14:21:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:10.913 00    TLMH-I:STS          58-012-14:21:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:10.913 00    TLMH-I:STS          58-012-14:21:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:11.910 00    TLMH-I:STS          58-012-14:21:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:12.908 00    TLMH-I:STS          58-012-14:21:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:12.910 00    TLMH-I:STS          58-012-14:21:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:13.914 00    TLMH-I:STS          58-012-14:21:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:14.910 00    TLMH-I:STS          58-012-14:21:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:14.911 00    TLMH-I:STS          58-012-14:21:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:15.916 00    TLMH-I:STS          58-012-14:21:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:16.915 00    TLMH-I:STS          58-012-14:21:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:16.916 00    TLMH-I:STS          58-012-14:21:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:17.911 00    TLMH-I:STS          58-012-14:21:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:18.918 00    TLMH-I:STS          58-012-14:21:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:18.919 00    TLMH-I:STS          58-012-14:21:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:19.916 00    TLMH-I:STS          58-012-14:21:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:20.912 00    TLMH-I:STS          58-012-14:21:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:20.913 00    TLMH-I:STS          58-012-14:21:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:21.910 00    TLMH-I:STS          58-012-14:21:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:22.915 00    TLMH-I:STS          58-012-14:21:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:22.916 00    TLMH-I:STS          58-012-14:21:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:23.910 00    TLMH-I:STS          58-012-14:21:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:24.917 00    TLMH-I:STS          58-012-14:21:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:24.919 00    TLMH-I:STS          58-012-14:21:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:25.914 00    TLMH-I:STS          58-012-14:21:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:26.909 00    TLMH-I:STS          58-012-14:21:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:26.910 00    TLMH-I:STS          58-012-14:21:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:27.917 00    TLMH-I:STS          58-012-14:21:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:28.914 00    TLMH-I:STS          58-012-14:21:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:28.916 00    TLMH-I:STS          58-012-14:21:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:29.912 00    TLMH-I:STS          58-012-14:21:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:30.911 00    TLMH-I:STS          58-012-14:21:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:30.912 00    TLMH-I:STS          58-012-14:21:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:31.913 00    TLMH-I:STS          58-012-14:21:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:32.916 00    TLMH-I:STS          58-012-14:21:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:32.917 00    TLMH-I:STS          58-012-14:21:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:33.908 00    TLMH-I:STS          58-012-14:21:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:34.415 00    TLMH-I:STS          58-012-14:21:35.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 OS entry 0 recompute finished. New baseline is 0XFFFFB69D
21-217-18:26:34.717 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:34.719 00 SCX_CPU1_CS_CO/2492     if (UT_TW_Status = UT_Success) then
21-217-18:26:34.719 00 SCX_CPU1_CS_CO/2493       write "<*> Passed (3004.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:26:34.719 00     SPR-I:OPRO         <*> Passed (3004.1) - Expected Event Msg 95 rcv'd.
21-217-18:26:34.719 00 SCX_CPU1_CS_CO/2494       ut_setrequirements CS_30041, "P"
21-217-18:26:34.723 00 SCX_CPU1_CS_CO/2498     endif
21-217-18:26:34.723 00 SCX_CPU1_CS_CO/2499     
21-217-18:26:34.723 00 SCX_CPU1_CS_CO/2501     currSCnt = {seqTlmItem}
21-217-18:26:34.723 00 SCX_CPU1_CS_CO/2502     expectedSCnt = currSCnt + 1
21-217-18:26:34.723 00 SCX_CPU1_CS_CO/2503     
21-217-18:26:34.723 00 SCX_CPU1_CS_CO/2504     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:26:34.725 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:26:35.726 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:35.728 00 SCX_CPU1_CS_CO/2506     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:26:35.728 00 SCX_CPU1_CS_CO/2507       write "<*> Passed (3004.1) - In Progress Flag set to False as expected."
21-217-18:26:35.728 00     SPR-I:OPRO         <*> Passed (3004.1) - In Progress Flag set to False as expected.
21-217-18:26:35.728 00 SCX_CPU1_CS_CO/2508       ut_setrequirements CS_30041, "P"
21-217-18:26:35.732 00 SCX_CPU1_CS_CO/2512     endif
21-217-18:26:35.732 00 SCX_CPU1_CS_CO/2513     
21-217-18:26:35.732 00 SCX_CPU1_CS_CO/2514     wait 5
21-217-18:26:35.732 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:26:40.737 00 SCX_CPU1_CS_CO/2515     
21-217-18:26:40.737 00 SCX_CPU1_CS_CO/2516     write ";*********************************************************************"
21-217-18:26:40.737 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:26:40.737 00 SCX_CPU1_CS_CO/2517     write ";  Step 5.17: Send the Report OS Code Segment command.                 "
21-217-18:26:40.737 00     SPR-I:OPRO         ;  Step 5.17: Send the Report OS Code Segment command.                 
21-217-18:26:40.737 00 SCX_CPU1_CS_CO/2518     write ";*********************************************************************"
21-217-18:26:40.737 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:26:40.738 00 SCX_CPU1_CS_CO/2519     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_OS_INF_EID, "INFO", 1
21-217-18:26:40.742 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:40.742 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 12
21-217-18:26:40.742 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:40.743 00 SCX_CPU1_CS_CO/2520     
21-217-18:26:40.743 00 SCX_CPU1_CS_CO/2521     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:26:40.743 00 SCX_CPU1_CS_CO/2523     /SCX_CPU1_CS_ReportOS
21-217-18:26:40.755 00 SCX_CPU1_CS_CO/2524     
21-217-18:26:40.755 00 SCX_CPU1_CS_CO/2525     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:26:40.759 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:26:41.409 00    TLMH-I:STS          58-012-14:21:42.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=12 Baseline of OS code segment is 0xFFFFB69D
21-217-18:26:43.762 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:43.765 00 SCX_CPU1_CS_CO/2526     if (UT_TW_Status = UT_Success) then
21-217-18:26:43.765 00 SCX_CPU1_CS_CO/2527       write "<*> Passed (1003;3005) - CS ReportOS command sent properly."
21-217-18:26:43.765 00     SPR-I:OPRO         <*> Passed (1003;3005) - CS ReportOS command sent properly.
21-217-18:26:43.765 00 SCX_CPU1_CS_CO/2528       ut_setrequirements CS_1003, "P"
21-217-18:26:43.768 00 SCX_CPU1_CS_CO/2529       ut_setrequirements CS_3005, "P"
21-217-18:26:43.769 00 SCX_CPU1_CS_CO/2534     endif
21-217-18:26:43.769 00 SCX_CPU1_CS_CO/2535     
21-217-18:26:43.769 00 SCX_CPU1_CS_CO/2537     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:26:43.774 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:43.774 00 SCX_CPU1_CS_CO/2538     if (UT_TW_Status = UT_Success) then
21-217-18:26:43.774 00 SCX_CPU1_CS_CO/2539       write "<*> Passed (1003;3005) - Expected Event Msg ",CS_BASELINE_OS_INF_EID," rcv'd."
21-217-18:26:43.774 00     SPR-I:OPRO         <*> Passed (1003;3005) - Expected Event Msg 12 rcv'd.
21-217-18:26:43.774 00 SCX_CPU1_CS_CO/2540       ut_setrequirements CS_1003, "P"
21-217-18:26:43.802 00 SCX_CPU1_CS_CO/2541       ut_setrequirements CS_3005, "P"
21-217-18:26:43.803 00 SCX_CPU1_CS_CO/2546     endif
21-217-18:26:43.803 00 SCX_CPU1_CS_CO/2547     
21-217-18:26:43.803 00 SCX_CPU1_CS_CO/2548     wait 5
21-217-18:26:43.803 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:26:48.807 00 SCX_CPU1_CS_CO/2549     
21-217-18:26:48.807 00 SCX_CPU1_CS_CO/2550     write ";*********************************************************************"
21-217-18:26:48.807 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:26:48.807 00 SCX_CPU1_CS_CO/2551     write ";  Step 5.18: Send the Enable OS Code Segment command.                 "
21-217-18:26:48.807 00     SPR-I:OPRO         ;  Step 5.18: Send the Enable OS Code Segment command.                 
21-217-18:26:48.807 00 SCX_CPU1_CS_CO/2552     write ";*********************************************************************"
21-217-18:26:48.807 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:26:48.808 00 SCX_CPU1_CS_CO/2553     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_OS_INF_EID, "INFO", 1
21-217-18:26:48.813 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:48.814 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 9
21-217-18:26:48.814 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:48.814 00 SCX_CPU1_CS_CO/2554     
21-217-18:26:48.814 00 SCX_CPU1_CS_CO/2555     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:26:48.814 00 SCX_CPU1_CS_CO/2556     
21-217-18:26:48.814 00 SCX_CPU1_CS_CO/2558     /SCX_CPU1_CS_EnableOS
21-217-18:26:48.826 00 SCX_CPU1_CS_CO/2559     
21-217-18:26:48.826 00 SCX_CPU1_CS_CO/2560     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:26:48.834 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:26:49.413 00    TLMH-I:STS          58-012-14:21:50.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=9 Checksumming of OS code segment is Enabled
21-217-18:26:51.837 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:51.839 00 SCX_CPU1_CS_CO/2561     if (UT_TW_Status = UT_Success) then
21-217-18:26:51.840 00 SCX_CPU1_CS_CO/2562       write "<*> Passed (1003;3002) - CS EnableOS command sent properly."
21-217-18:26:51.840 00     SPR-I:OPRO         <*> Passed (1003;3002) - CS EnableOS command sent properly.
21-217-18:26:51.840 00 SCX_CPU1_CS_CO/2563       ut_setrequirements CS_1003, "P"
21-217-18:26:51.843 00 SCX_CPU1_CS_CO/2564       ut_setrequirements CS_3002, "P"
21-217-18:26:51.844 00 SCX_CPU1_CS_CO/2569     endif
21-217-18:26:51.844 00 SCX_CPU1_CS_CO/2570     
21-217-18:26:51.844 00 SCX_CPU1_CS_CO/2572     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:26:51.848 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:51.848 00 SCX_CPU1_CS_CO/2573     if (UT_TW_Status = UT_Success) then
21-217-18:26:51.848 00 SCX_CPU1_CS_CO/2574       write "<*> Passed (1003;3002) - Expected Event Msg ",CS_ENABLE_OS_INF_EID," rcv'd."
21-217-18:26:51.849 00     SPR-I:OPRO         <*> Passed (1003;3002) - Expected Event Msg 9 rcv'd.
21-217-18:26:51.849 00 SCX_CPU1_CS_CO/2575       ut_setrequirements CS_1003, "P"
21-217-18:26:51.872 00 SCX_CPU1_CS_CO/2576       ut_setrequirements CS_3002, "P"
21-217-18:26:51.873 00 SCX_CPU1_CS_CO/2581     endif
21-217-18:26:51.873 00 SCX_CPU1_CS_CO/2582     
21-217-18:26:51.873 00 SCX_CPU1_CS_CO/2583     wait 5
21-217-18:26:51.873 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:26:56.877 00 SCX_CPU1_CS_CO/2584     
21-217-18:26:56.877 00 SCX_CPU1_CS_CO/2586     if (p@scx_cpu1_CS_OSState = "Enabled") then
21-217-18:26:56.878 00 SCX_CPU1_CS_CO/2587       write "<*> Passed (3003) - OS State set to 'Enabled'."
21-217-18:26:56.878 00     SPR-I:OPRO         <*> Passed (3003) - OS State set to 'Enabled'.
21-217-18:26:56.878 00 SCX_CPU1_CS_CO/2588       ut_setrequirements CS_3003, "P"
21-217-18:26:56.882 00 SCX_CPU1_CS_CO/2592     endif
21-217-18:26:56.883 00 SCX_CPU1_CS_CO/2593     
21-217-18:26:56.883 00 SCX_CPU1_CS_CO/2594     write ";**********************************************************************"
21-217-18:26:56.883 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:26:56.883 00 SCX_CPU1_CS_CO/2595     write ";  Step 5.19: Send the Recompute OS Code Segment command.               "
21-217-18:26:56.883 00     SPR-I:OPRO         ;  Step 5.19: Send the Recompute OS Code Segment command.               
21-217-18:26:56.883 00 SCX_CPU1_CS_CO/2596     write ";**********************************************************************"
21-217-18:26:56.883 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:26:56.883 00 SCX_CPU1_CS_CO/2597     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_OS_STARTED_DBG_EID, "DEBUG", 1
21-217-18:26:56.886 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:56.886 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 17
21-217-18:26:56.886 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:56.886 00 SCX_CPU1_CS_CO/2598     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:26:56.888 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:56.888 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:26:56.888 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:26:56.889 00 SCX_CPU1_CS_CO/2599     
21-217-18:26:56.901 00 SCX_CPU1_CS_CO/2600     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:26:56.901 00 SCX_CPU1_CS_CO/2602     /SCX_CPU1_CS_RecomputeOS
21-217-18:26:56.904 00 SCX_CPU1_CS_CO/2603     
21-217-18:26:56.904 00 SCX_CPU1_CS_CO/2604     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:26:56.908 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:26:57.412 00    TLMH-I:STS          58-012-14:21:58.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=17 Recompute of OS code segment started
21-217-18:26:57.908 00    TLMH-I:STS          58-012-14:21:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:58.915 00    TLMH-I:STS          58-012-14:22:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:58.916 00    TLMH-I:STS          58-012-14:22:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:59.911 00    TLMH-I:STS          58-012-14:22:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:26:59.911 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:59.914 00 SCX_CPU1_CS_CO/2605     if (UT_TW_Status = UT_Success) then
21-217-18:26:59.914 00 SCX_CPU1_CS_CO/2606       write "<*> Passed (1003;3004) - CS RecomputeOS command sent properly."
21-217-18:26:59.914 00     SPR-I:OPRO         <*> Passed (1003;3004) - CS RecomputeOS command sent properly.
21-217-18:26:59.914 00 SCX_CPU1_CS_CO/2607       ut_setrequirements CS_1003, "P"
21-217-18:26:59.916 00 SCX_CPU1_CS_CO/2608       ut_setrequirements CS_3004, "P"
21-217-18:26:59.918 00 SCX_CPU1_CS_CO/2613     endif
21-217-18:26:59.918 00 SCX_CPU1_CS_CO/2614     
21-217-18:26:59.918 00 SCX_CPU1_CS_CO/2616     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:26:59.921 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:26:59.922 00 SCX_CPU1_CS_CO/2617     if (UT_TW_Status = UT_Success) then
21-217-18:26:59.922 00 SCX_CPU1_CS_CO/2618       write "<*> Passed (1003;3004) - Expected Event Msg ",CS_RECOMPUTE_OS_STARTED_DBG_EID," rcv'd."
21-217-18:26:59.922 00     SPR-I:OPRO         <*> Passed (1003;3004) - Expected Event Msg 17 rcv'd.
21-217-18:26:59.922 00 SCX_CPU1_CS_CO/2619       ut_setrequirements CS_1003, "P"
21-217-18:26:59.946 00 SCX_CPU1_CS_CO/2620       ut_setrequirements CS_3004, "P"
21-217-18:26:59.947 00 SCX_CPU1_CS_CO/2625     endif
21-217-18:26:59.947 00 SCX_CPU1_CS_CO/2626     
21-217-18:26:59.947 00 SCX_CPU1_CS_CO/2628     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:26:59.947 00 SCX_CPU1_CS_CO/2629       write "<*> Passed (3004) - In Progress Flag set to True as expected."
21-217-18:26:59.947 00     SPR-I:OPRO         <*> Passed (3004) - In Progress Flag set to True as expected.
21-217-18:26:59.947 00 SCX_CPU1_CS_CO/2630       ut_setrequirements CS_3004, "P"
21-217-18:26:59.948 00 SCX_CPU1_CS_CO/2634     endif
21-217-18:26:59.948 00 SCX_CPU1_CS_CO/2635     
21-217-18:26:59.948 00 SCX_CPU1_CS_CO/2637     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 300
21-217-18:26:59.951 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:27:00.913 00    TLMH-I:STS          58-012-14:22:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:00.915 00    TLMH-I:STS          58-012-14:22:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:01.916 00    TLMH-I:STS          58-012-14:22:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:02.909 00    TLMH-I:STS          58-012-14:22:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:02.910 00    TLMH-I:STS          58-012-14:22:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:03.912 00    TLMH-I:STS          58-012-14:22:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:04.915 00    TLMH-I:STS          58-012-14:22:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:04.916 00    TLMH-I:STS          58-012-14:22:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:05.910 00    TLMH-I:STS          58-012-14:22:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:06.918 00    TLMH-I:STS          58-012-14:22:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:06.919 00    TLMH-I:STS          58-012-14:22:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:07.912 00    TLMH-I:STS          58-012-14:22:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:08.910 00    TLMH-I:STS          58-012-14:22:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:08.911 00    TLMH-I:STS          58-012-14:22:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:09.917 00    TLMH-I:STS          58-012-14:22:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:10.914 00    TLMH-I:STS          58-012-14:22:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:10.915 00    TLMH-I:STS          58-012-14:22:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:11.912 00    TLMH-I:STS          58-012-14:22:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:12.916 00    TLMH-I:STS          58-012-14:22:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:12.917 00    TLMH-I:STS          58-012-14:22:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:13.912 00    TLMH-I:STS          58-012-14:22:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:14.909 00    TLMH-I:STS          58-012-14:22:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:14.910 00    TLMH-I:STS          58-012-14:22:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:15.915 00    TLMH-I:STS          58-012-14:22:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:16.912 00    TLMH-I:STS          58-012-14:22:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:16.914 00    TLMH-I:STS          58-012-14:22:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:17.909 00    TLMH-I:STS          58-012-14:22:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:18.916 00    TLMH-I:STS          58-012-14:22:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:18.917 00    TLMH-I:STS          58-012-14:22:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:19.912 00    TLMH-I:STS          58-012-14:22:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:20.910 00    TLMH-I:STS          58-012-14:22:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:20.911 00    TLMH-I:STS          58-012-14:22:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:21.916 00    TLMH-I:STS          58-012-14:22:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:22.913 00    TLMH-I:STS          58-012-14:22:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:22.914 00    TLMH-I:STS          58-012-14:22:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:23.908 00    TLMH-I:STS          58-012-14:22:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:24.914 00    TLMH-I:STS          58-012-14:22:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:24.916 00    TLMH-I:STS          58-012-14:22:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:25.911 00    TLMH-I:STS          58-012-14:22:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:26.918 00    TLMH-I:STS          58-012-14:22:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:26.919 00    TLMH-I:STS          58-012-14:22:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:27.914 00    TLMH-I:STS          58-012-14:22:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:28.910 00    TLMH-I:STS          58-012-14:22:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:28.912 00    TLMH-I:STS          58-012-14:22:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:29.907 00    TLMH-I:STS          58-012-14:22:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:30.914 00    TLMH-I:STS          58-012-14:22:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:30.915 00    TLMH-I:STS          58-012-14:22:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:31.912 00    TLMH-I:STS          58-012-14:22:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:32.911 00    TLMH-I:STS          58-012-14:22:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:32.912 00    TLMH-I:STS          58-012-14:22:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:33.909 00    TLMH-I:STS          58-012-14:22:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:34.912 00    TLMH-I:STS          58-012-14:22:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:34.913 00    TLMH-I:STS          58-012-14:22:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:35.906 00    TLMH-I:STS          58-012-14:22:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:36.913 00    TLMH-I:STS          58-012-14:22:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:36.915 00    TLMH-I:STS          58-012-14:22:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:37.911 00    TLMH-I:STS          58-012-14:22:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:38.909 00    TLMH-I:STS          58-012-14:22:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:38.910 00    TLMH-I:STS          58-012-14:22:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:39.915 00    TLMH-I:STS          58-012-14:22:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:40.912 00    TLMH-I:STS          58-012-14:22:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:40.914 00    TLMH-I:STS          58-012-14:22:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:41.910 00    TLMH-I:STS          58-012-14:22:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:42.916 00    TLMH-I:STS          58-012-14:22:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:42.917 00    TLMH-I:STS          58-012-14:22:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:43.913 00    TLMH-I:STS          58-012-14:22:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:44.908 00    TLMH-I:STS          58-012-14:22:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:44.909 00    TLMH-I:STS          58-012-14:22:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:45.915 00    TLMH-I:STS          58-012-14:22:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:46.914 00    TLMH-I:STS          58-012-14:22:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:46.915 00    TLMH-I:STS          58-012-14:22:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:47.910 00    TLMH-I:STS          58-012-14:22:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:48.908 00    TLMH-I:STS          58-012-14:22:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:48.909 00    TLMH-I:STS          58-012-14:22:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:49.914 00    TLMH-I:STS          58-012-14:22:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:50.910 00    TLMH-I:STS          58-012-14:22:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:50.911 00    TLMH-I:STS          58-012-14:22:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:51.907 00    TLMH-I:STS          58-012-14:22:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:52.913 00    TLMH-I:STS          58-012-14:22:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:52.915 00    TLMH-I:STS          58-012-14:22:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:53.911 00    TLMH-I:STS          58-012-14:22:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:54.911 00    TLMH-I:STS          58-012-14:22:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:54.912 00    TLMH-I:STS          58-012-14:22:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:55.907 00    TLMH-I:STS          58-012-14:22:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:56.913 00    TLMH-I:STS          58-012-14:22:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:56.914 00    TLMH-I:STS          58-012-14:22:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:57.911 00    TLMH-I:STS          58-012-14:22:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:58.910 00    TLMH-I:STS          58-012-14:23:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:58.911 00    TLMH-I:STS          58-012-14:23:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:27:59.915 00    TLMH-I:STS          58-012-14:23:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:00.908 00    TLMH-I:STS          58-012-14:23:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:00.910 00    TLMH-I:STS          58-012-14:23:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:01.910 00    TLMH-I:STS          58-012-14:23:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:02.913 00    TLMH-I:STS          58-012-14:23:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:02.914 00    TLMH-I:STS          58-012-14:23:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:03.914 00    TLMH-I:STS          58-012-14:23:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:04.907 00    TLMH-I:STS          58-012-14:23:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:04.908 00    TLMH-I:STS          58-012-14:23:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:05.914 00    TLMH-I:STS          58-012-14:23:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:06.913 00    TLMH-I:STS          58-012-14:23:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:06.914 00    TLMH-I:STS          58-012-14:23:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:07.907 00    TLMH-I:STS          58-012-14:23:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:08.912 00    TLMH-I:STS          58-012-14:23:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:08.913 00    TLMH-I:STS          58-012-14:23:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:09.912 00    TLMH-I:STS          58-012-14:23:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:10.909 00    TLMH-I:STS          58-012-14:23:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:10.910 00    TLMH-I:STS          58-012-14:23:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:11.907 00    TLMH-I:STS          58-012-14:23:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:12.915 00    TLMH-I:STS          58-012-14:23:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:12.917 00    TLMH-I:STS          58-012-14:23:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:13.908 00    TLMH-I:STS          58-012-14:23:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:14.915 00    TLMH-I:STS          58-012-14:23:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:14.916 00    TLMH-I:STS          58-012-14:23:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:15.911 00    TLMH-I:STS          58-012-14:23:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:16.909 00    TLMH-I:STS          58-012-14:23:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:16.910 00    TLMH-I:STS          58-012-14:23:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:17.916 00    TLMH-I:STS          58-012-14:23:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:18.915 00    TLMH-I:STS          58-012-14:23:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:18.916 00    TLMH-I:STS          58-012-14:23:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:19.911 00    TLMH-I:STS          58-012-14:23:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:20.908 00    TLMH-I:STS          58-012-14:23:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:20.909 00    TLMH-I:STS          58-012-14:23:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:21.907 00    TLMH-I:STS          58-012-14:23:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:22.913 00    TLMH-I:STS          58-012-14:23:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:22.915 00    TLMH-I:STS          58-012-14:23:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:23.909 00    TLMH-I:STS          58-012-14:23:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:24.914 00    TLMH-I:STS          58-012-14:23:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:24.916 00    TLMH-I:STS          58-012-14:23:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:25.912 00    TLMH-I:STS          58-012-14:23:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:26.916 00    TLMH-I:STS          58-012-14:23:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:26.917 00    TLMH-I:STS          58-012-14:23:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:27.914 00    TLMH-I:STS          58-012-14:23:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:28.913 00    TLMH-I:STS          58-012-14:23:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:28.914 00    TLMH-I:STS          58-012-14:23:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:29.909 00    TLMH-I:STS          58-012-14:23:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:30.915 00    TLMH-I:STS          58-012-14:23:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:30.917 00    TLMH-I:STS          58-012-14:23:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:31.911 00    TLMH-I:STS          58-012-14:23:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:32.908 00    TLMH-I:STS          58-012-14:23:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:32.910 00    TLMH-I:STS          58-012-14:23:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:33.916 00    TLMH-I:STS          58-012-14:23:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:34.914 00    TLMH-I:STS          58-012-14:23:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:34.915 00    TLMH-I:STS          58-012-14:23:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:35.912 00    TLMH-I:STS          58-012-14:23:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:36.916 00    TLMH-I:STS          58-012-14:23:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:36.918 00    TLMH-I:STS          58-012-14:23:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:37.914 00    TLMH-I:STS          58-012-14:23:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:38.910 00    TLMH-I:STS          58-012-14:23:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:38.911 00    TLMH-I:STS          58-012-14:23:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:39.907 00    TLMH-I:STS          58-012-14:23:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:40.914 00    TLMH-I:STS          58-012-14:23:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:40.915 00    TLMH-I:STS          58-012-14:23:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:41.910 00    TLMH-I:STS          58-012-14:23:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:28:42.409 00    TLMH-I:STS          58-012-14:23:43.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 OS entry 0 recompute finished. New baseline is 0XFFFFB69D
21-217-18:28:43.081 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:28:43.083 00 SCX_CPU1_CS_CO/2638     if (UT_TW_Status = UT_Success) then
21-217-18:28:43.083 00 SCX_CPU1_CS_CO/2639       write "<*> Passed (3004.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:28:43.084 00     SPR-I:OPRO         <*> Passed (3004.1) - Expected Event Msg 95 rcv'd.
21-217-18:28:43.084 00 SCX_CPU1_CS_CO/2640       ut_setrequirements CS_30041, "P"
21-217-18:28:43.087 00 SCX_CPU1_CS_CO/2644     endif
21-217-18:28:43.087 00 SCX_CPU1_CS_CO/2645     
21-217-18:28:43.087 00 SCX_CPU1_CS_CO/2647     currSCnt = {seqTlmItem}
21-217-18:28:43.087 00 SCX_CPU1_CS_CO/2648     expectedSCnt = currSCnt + 1
21-217-18:28:43.087 00 SCX_CPU1_CS_CO/2649     
21-217-18:28:43.087 00 SCX_CPU1_CS_CO/2650     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:28:43.091 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:28:47.096 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:28:47.098 00 SCX_CPU1_CS_CO/2652     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:28:47.099 00 SCX_CPU1_CS_CO/2653       write "<*> Passed (3004.1) - In Progress Flag set to False as expected."
21-217-18:28:47.099 00     SPR-I:OPRO         <*> Passed (3004.1) - In Progress Flag set to False as expected.
21-217-18:28:47.099 00 SCX_CPU1_CS_CO/2654       ut_setrequirements CS_30041, "P"
21-217-18:28:47.102 00 SCX_CPU1_CS_CO/2658     endif
21-217-18:28:47.102 00 SCX_CPU1_CS_CO/2659     
21-217-18:28:47.102 00 SCX_CPU1_CS_CO/2660     wait 5
21-217-18:28:47.102 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:28:52.106 00 SCX_CPU1_CS_CO/2661     
21-217-18:28:52.106 00 SCX_CPU1_CS_CO/2662     write ";*********************************************************************"
21-217-18:28:52.106 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:28:52.106 00 SCX_CPU1_CS_CO/2663     write ";  Step 5.20: Send the Report OS Code Segment command.                 "
21-217-18:28:52.106 00     SPR-I:OPRO         ;  Step 5.20: Send the Report OS Code Segment command.                 
21-217-18:28:52.106 00 SCX_CPU1_CS_CO/2664     write ";*********************************************************************"
21-217-18:28:52.106 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:28:52.106 00 SCX_CPU1_CS_CO/2665     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_OS_INF_EID, "INFO", 1
21-217-18:28:52.108 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:28:52.108 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 12
21-217-18:28:52.108 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:28:52.109 00 SCX_CPU1_CS_CO/2666     
21-217-18:28:52.109 00 SCX_CPU1_CS_CO/2667     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:28:52.109 00 SCX_CPU1_CS_CO/2669     /SCX_CPU1_CS_ReportOS
21-217-18:28:52.121 00 SCX_CPU1_CS_CO/2670     
21-217-18:28:52.121 00 SCX_CPU1_CS_CO/2671     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:28:52.124 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:28:52.908 00    TLMH-I:STS          58-012-14:23:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=12 Baseline of OS code segment is 0xFFFFB69D
21-217-18:28:55.128 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:28:55.129 00 SCX_CPU1_CS_CO/2672     if (UT_TW_Status = UT_Success) then
21-217-18:28:55.129 00 SCX_CPU1_CS_CO/2673       write "<*> Passed (1003;3005) - CS ReportOS command sent properly."
21-217-18:28:55.129 00     SPR-I:OPRO         <*> Passed (1003;3005) - CS ReportOS command sent properly.
21-217-18:28:55.129 00 SCX_CPU1_CS_CO/2674       ut_setrequirements CS_1003, "P"
21-217-18:28:55.132 00 SCX_CPU1_CS_CO/2675       ut_setrequirements CS_3005, "P"
21-217-18:28:55.133 00 SCX_CPU1_CS_CO/2680     endif
21-217-18:28:55.133 00 SCX_CPU1_CS_CO/2681     
21-217-18:28:55.133 00 SCX_CPU1_CS_CO/2683     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:28:55.137 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:28:55.138 00 SCX_CPU1_CS_CO/2684     if (UT_TW_Status = UT_Success) then
21-217-18:28:55.138 00 SCX_CPU1_CS_CO/2685       write "<*> Passed (1003;3005) - Expected Event Msg ",CS_BASELINE_OS_INF_EID," rcv'd."
21-217-18:28:55.138 00     SPR-I:OPRO         <*> Passed (1003;3005) - Expected Event Msg 12 rcv'd.
21-217-18:28:55.138 00 SCX_CPU1_CS_CO/2686       ut_setrequirements CS_1003, "P"
21-217-18:28:55.164 00 SCX_CPU1_CS_CO/2687       ut_setrequirements CS_3005, "P"
21-217-18:28:55.165 00 SCX_CPU1_CS_CO/2692     endif
21-217-18:28:55.165 00 SCX_CPU1_CS_CO/2693     
21-217-18:28:55.165 00 SCX_CPU1_CS_CO/2694     wait 5
21-217-18:28:55.165 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:29:00.169 00 SCX_CPU1_CS_CO/2695     
21-217-18:29:00.170 00 SCX_CPU1_CS_CO/2696     write ";*********************************************************************"
21-217-18:29:00.170 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:29:00.170 00 SCX_CPU1_CS_CO/2697     write ";  Step 5.21: Send the Disable cFE Code Segment command.                "
21-217-18:29:00.170 00     SPR-I:OPRO         ;  Step 5.21: Send the Disable cFE Code Segment command.                
21-217-18:29:00.170 00 SCX_CPU1_CS_CO/2698     write ";*********************************************************************"
21-217-18:29:00.170 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:29:00.170 00 SCX_CPU1_CS_CO/2699     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_CFECORE_INF_EID, "INFO", 1
21-217-18:29:00.175 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:00.176 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 6
21-217-18:29:00.176 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:00.176 00 SCX_CPU1_CS_CO/2700     
21-217-18:29:00.176 00 SCX_CPU1_CS_CO/2701     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:29:00.176 00 SCX_CPU1_CS_CO/2703     /SCX_CPU1_CS_DisableCFECore
21-217-18:29:00.187 00 SCX_CPU1_CS_CO/2704     
21-217-18:29:00.187 00 SCX_CPU1_CS_CO/2705     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:29:00.190 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:00.915 00    TLMH-I:STS          58-012-14:24:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=6 Checksumming of cFE Core is Disabled
21-217-18:29:03.194 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:03.196 00 SCX_CPU1_CS_CO/2706     if (UT_TW_Status = UT_Success) then
21-217-18:29:03.196 00 SCX_CPU1_CS_CO/2707       write "<*> Passed (1003;3008) - CS DisableCFECore command sent properly."
21-217-18:29:03.196 00     SPR-I:OPRO         <*> Passed (1003;3008) - CS DisableCFECore command sent properly.
21-217-18:29:03.196 00 SCX_CPU1_CS_CO/2708       ut_setrequirements CS_1003, "P"
21-217-18:29:03.199 00 SCX_CPU1_CS_CO/2709       ut_setrequirements CS_3008, "P"
21-217-18:29:03.200 00 SCX_CPU1_CS_CO/2714     endif
21-217-18:29:03.200 00 SCX_CPU1_CS_CO/2715     
21-217-18:29:03.200 00 SCX_CPU1_CS_CO/2717     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:29:03.202 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:03.203 00 SCX_CPU1_CS_CO/2718     if (UT_TW_Status = UT_Success) then
21-217-18:29:03.203 00 SCX_CPU1_CS_CO/2719       write "<*> Passed (1003;3008) - Expected Event Msg ",CS_DISABLE_CFECORE_INF_EID," rcv'd."
21-217-18:29:03.203 00     SPR-I:OPRO         <*> Passed (1003;3008) - Expected Event Msg 6 rcv'd.
21-217-18:29:03.203 00 SCX_CPU1_CS_CO/2720       ut_setrequirements CS_1003, "P"
21-217-18:29:03.224 00 SCX_CPU1_CS_CO/2721       ut_setrequirements CS_3008, "P"
21-217-18:29:03.225 00 SCX_CPU1_CS_CO/2726     endif
21-217-18:29:03.225 00 SCX_CPU1_CS_CO/2727     
21-217-18:29:03.225 00 SCX_CPU1_CS_CO/2728     wait 5
21-217-18:29:03.225 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:29:08.228 00 SCX_CPU1_CS_CO/2729     
21-217-18:29:08.229 00 SCX_CPU1_CS_CO/2731     if (p@scx_cpu1_CS_CFECoreState = "Disabled") then
21-217-18:29:08.229 00 SCX_CPU1_CS_CO/2732       write "<*> Passed (3008) - cFE Core State set to 'Disabled'."
21-217-18:29:08.229 00     SPR-I:OPRO         <*> Passed (3008) - cFE Core State set to 'Disabled'.
21-217-18:29:08.229 00 SCX_CPU1_CS_CO/2733       ut_setrequirements CS_3008, "P"
21-217-18:29:08.232 00 SCX_CPU1_CS_CO/2737     endif
21-217-18:29:08.232 00 SCX_CPU1_CS_CO/2738     
21-217-18:29:08.233 00 SCX_CPU1_CS_CO/2739     write ";**********************************************************************"
21-217-18:29:08.233 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:29:08.233 00 SCX_CPU1_CS_CO/2740     write ";  Step 5.22: Send the Recompute cFE Code Segment command.             "
21-217-18:29:08.233 00     SPR-I:OPRO         ;  Step 5.22: Send the Recompute cFE Code Segment command.             
21-217-18:29:08.233 00 SCX_CPU1_CS_CO/2741     write ";**********************************************************************"
21-217-18:29:08.233 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:29:08.233 00 SCX_CPU1_CS_CO/2742     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_STARTED_DBG_EID, "DEBUG", 1
21-217-18:29:08.235 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:08.235 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 14
21-217-18:29:08.235 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:08.235 00 SCX_CPU1_CS_CO/2743     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:29:08.236 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:08.236 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:29:08.236 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:08.237 00 SCX_CPU1_CS_CO/2744     
21-217-18:29:08.246 00 SCX_CPU1_CS_CO/2745     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:29:08.246 00 SCX_CPU1_CS_CO/2747     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:29:08.258 00 SCX_CPU1_CS_CO/2748     
21-217-18:29:08.258 00 SCX_CPU1_CS_CO/2749     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:29:08.261 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:08.907 00    TLMH-I:STS          58-012-14:24:10.000 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=14 Recompute of cFE core started
21-217-18:29:08.908 00    TLMH-I:STS          58-012-14:24:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:08.909 00    TLMH-I:STS          58-012-14:24:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:09.911 00    TLMH-I:STS          58-012-14:24:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:10.907 00    TLMH-I:STS          58-012-14:24:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:10.908 00    TLMH-I:STS          58-012-14:24:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:11.265 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:11.267 00 SCX_CPU1_CS_CO/2750     if (UT_TW_Status = UT_Success) then
21-217-18:29:11.267 00 SCX_CPU1_CS_CO/2751       write "<*> Passed (1003;3009) - CS RecomputeCFECore command sent properly."
21-217-18:29:11.267 00     SPR-I:OPRO         <*> Passed (1003;3009) - CS RecomputeCFECore command sent properly.
21-217-18:29:11.267 00 SCX_CPU1_CS_CO/2752       ut_setrequirements CS_1003, "P"
21-217-18:29:11.270 00 SCX_CPU1_CS_CO/2753       ut_setrequirements CS_3009, "P"
21-217-18:29:11.275 00 SCX_CPU1_CS_CO/2758     endif
21-217-18:29:11.275 00 SCX_CPU1_CS_CO/2759     
21-217-18:29:11.275 00 SCX_CPU1_CS_CO/2761     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:29:11.287 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:11.289 00 SCX_CPU1_CS_CO/2762     if (UT_TW_Status = UT_Success) then
21-217-18:29:11.289 00 SCX_CPU1_CS_CO/2763       write "<*> Passed (1003;3009) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_STARTED_DBG_EID," rcv'd."
21-217-18:29:11.289 00     SPR-I:OPRO         <*> Passed (1003;3009) - Expected Event Msg 14 rcv'd.
21-217-18:29:11.289 00 SCX_CPU1_CS_CO/2764       ut_setrequirements CS_1003, "P"
21-217-18:29:11.321 00 SCX_CPU1_CS_CO/2765       ut_setrequirements CS_3009, "P"
21-217-18:29:11.322 00 SCX_CPU1_CS_CO/2770     endif
21-217-18:29:11.322 00 SCX_CPU1_CS_CO/2771     
21-217-18:29:11.322 00 SCX_CPU1_CS_CO/2773     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:29:11.322 00 SCX_CPU1_CS_CO/2774       write "<*> Passed (3009) - In Progress Flag set to True as expected."
21-217-18:29:11.322 00     SPR-I:OPRO         <*> Passed (3009) - In Progress Flag set to True as expected.
21-217-18:29:11.322 00 SCX_CPU1_CS_CO/2775       ut_setrequirements CS_3009, "P"
21-217-18:29:11.323 00 SCX_CPU1_CS_CO/2779     endif
21-217-18:29:11.323 00 SCX_CPU1_CS_CO/2780     
21-217-18:29:11.323 00 SCX_CPU1_CS_CO/2782     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 200
21-217-18:29:11.327 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:11.909 00    TLMH-I:STS          58-012-14:24:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:12.914 00    TLMH-I:STS          58-012-14:24:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:12.916 00    TLMH-I:STS          58-012-14:24:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:13.910 00    TLMH-I:STS          58-012-14:24:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:14.915 00    TLMH-I:STS          58-012-14:24:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:14.916 00    TLMH-I:STS          58-012-14:24:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:15.911 00    TLMH-I:STS          58-012-14:24:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:16.906 00    TLMH-I:STS          58-012-14:24:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:16.907 00    TLMH-I:STS          58-012-14:24:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:17.913 00    TLMH-I:STS          58-012-14:24:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:18.910 00    TLMH-I:STS          58-012-14:24:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:18.911 00    TLMH-I:STS          58-012-14:24:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:19.906 00    TLMH-I:STS          58-012-14:24:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:20.914 00    TLMH-I:STS          58-012-14:24:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:20.915 00    TLMH-I:STS          58-012-14:24:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:21.910 00    TLMH-I:STS          58-012-14:24:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:22.916 00    TLMH-I:STS          58-012-14:24:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:22.917 00    TLMH-I:STS          58-012-14:24:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:23.913 00    TLMH-I:STS          58-012-14:24:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:24.910 00    TLMH-I:STS          58-012-14:24:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:24.911 00    TLMH-I:STS          58-012-14:24:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:25.916 00    TLMH-I:STS          58-012-14:24:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:26.914 00    TLMH-I:STS          58-012-14:24:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:26.915 00    TLMH-I:STS          58-012-14:24:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:27.911 00    TLMH-I:STS          58-012-14:24:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:28.907 00    TLMH-I:STS          58-012-14:24:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:28.908 00    TLMH-I:STS          58-012-14:24:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:29.913 00    TLMH-I:STS          58-012-14:24:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:30.910 00    TLMH-I:STS          58-012-14:24:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:30.911 00    TLMH-I:STS          58-012-14:24:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:30.912 00    TLMH-I:STS          58-012-14:24:32.033 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 cFE Core entry 0 recompute finished. New baseline is 0X00007235
21-217-18:29:31.352 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:31.354 00 SCX_CPU1_CS_CO/2783     if (UT_TW_Status = UT_Success) then
21-217-18:29:31.355 00 SCX_CPU1_CS_CO/2784       write "<*> Passed (3009.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:29:31.355 00     SPR-I:OPRO         <*> Passed (3009.1) - Expected Event Msg 95 rcv'd.
21-217-18:29:31.355 00 SCX_CPU1_CS_CO/2785       ut_setrequirements CS_30091, "P"
21-217-18:29:31.358 00 SCX_CPU1_CS_CO/2789     endif
21-217-18:29:31.358 00 SCX_CPU1_CS_CO/2790     
21-217-18:29:31.358 00 SCX_CPU1_CS_CO/2792     currSCnt = {seqTlmItem}
21-217-18:29:31.359 00 SCX_CPU1_CS_CO/2793     expectedSCnt = currSCnt + 1
21-217-18:29:31.359 00 SCX_CPU1_CS_CO/2794     
21-217-18:29:31.359 00 SCX_CPU1_CS_CO/2795     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:29:31.361 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:35.366 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:35.367 00 SCX_CPU1_CS_CO/2797     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:29:35.367 00 SCX_CPU1_CS_CO/2798       write "<*> Passed (3009.1) - In Progress Flag set to False as expected."
21-217-18:29:35.367 00     SPR-I:OPRO         <*> Passed (3009.1) - In Progress Flag set to False as expected.
21-217-18:29:35.367 00 SCX_CPU1_CS_CO/2799       ut_setrequirements CS_30091, "P"
21-217-18:29:35.369 00 SCX_CPU1_CS_CO/2803     endif
21-217-18:29:35.369 00 SCX_CPU1_CS_CO/2804     
21-217-18:29:35.369 00 SCX_CPU1_CS_CO/2805     wait 5
21-217-18:29:35.369 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:29:40.374 00 SCX_CPU1_CS_CO/2806     
21-217-18:29:40.374 00 SCX_CPU1_CS_CO/2807     write ";*********************************************************************"
21-217-18:29:40.374 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:29:40.374 00 SCX_CPU1_CS_CO/2808     write ";  Step 5.23: Send the Report cFE Code Segment command.               "
21-217-18:29:40.374 00     SPR-I:OPRO         ;  Step 5.23: Send the Report cFE Code Segment command.               
21-217-18:29:40.374 00 SCX_CPU1_CS_CO/2809     write ";*********************************************************************"
21-217-18:29:40.375 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:29:40.375 00 SCX_CPU1_CS_CO/2810     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_CFECORE_INF_EID, "INFO", 1
21-217-18:29:40.381 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:40.381 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 10
21-217-18:29:40.381 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:40.382 00 SCX_CPU1_CS_CO/2811     
21-217-18:29:40.382 00 SCX_CPU1_CS_CO/2812     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:29:40.382 00 SCX_CPU1_CS_CO/2814     /SCX_CPU1_CS_ReportCFECore
21-217-18:29:40.394 00 SCX_CPU1_CS_CO/2815     
21-217-18:29:40.394 00 SCX_CPU1_CS_CO/2816     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:29:40.398 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:40.912 00    TLMH-I:STS          58-012-14:24:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=10 Baseline of cFE Core is 0x00007235
21-217-18:29:43.400 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:43.401 00 SCX_CPU1_CS_CO/2817     if (UT_TW_Status = UT_Success) then
21-217-18:29:43.401 00 SCX_CPU1_CS_CO/2818       write "<*> Passed (1003;3010) - CS ReportCFECore command sent properly."
21-217-18:29:43.401 00     SPR-I:OPRO         <*> Passed (1003;3010) - CS ReportCFECore command sent properly.
21-217-18:29:43.401 00 SCX_CPU1_CS_CO/2819       ut_setrequirements CS_1003, "P"
21-217-18:29:43.402 00 SCX_CPU1_CS_CO/2820       ut_setrequirements CS_3010, "P"
21-217-18:29:43.403 00 SCX_CPU1_CS_CO/2825     endif
21-217-18:29:43.403 00 SCX_CPU1_CS_CO/2826     
21-217-18:29:43.403 00 SCX_CPU1_CS_CO/2828     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:29:43.406 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:43.406 00 SCX_CPU1_CS_CO/2829     if (UT_TW_Status = UT_Success) then
21-217-18:29:43.406 00 SCX_CPU1_CS_CO/2830       write "<*> Passed (1003;3010) - Expected Event Msg ",CS_BASELINE_CFECORE_INF_EID," rcv'd."
21-217-18:29:43.406 00     SPR-I:OPRO         <*> Passed (1003;3010) - Expected Event Msg 10 rcv'd.
21-217-18:29:43.407 00 SCX_CPU1_CS_CO/2831       ut_setrequirements CS_1003, "P"
21-217-18:29:43.427 00 SCX_CPU1_CS_CO/2832       ut_setrequirements CS_3010, "P"
21-217-18:29:43.428 00 SCX_CPU1_CS_CO/2837     endif
21-217-18:29:43.428 00 SCX_CPU1_CS_CO/2838     
21-217-18:29:43.428 00 SCX_CPU1_CS_CO/2839     wait 5
21-217-18:29:43.428 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:29:48.431 00 SCX_CPU1_CS_CO/2840     
21-217-18:29:48.431 00 SCX_CPU1_CS_CO/2841     write ";*********************************************************************"
21-217-18:29:48.431 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:29:48.431 00 SCX_CPU1_CS_CO/2842     write ";  Step 5.24: Send the Enable cFE Code Segment command.               "
21-217-18:29:48.431 00     SPR-I:OPRO         ;  Step 5.24: Send the Enable cFE Code Segment command.               
21-217-18:29:48.431 00 SCX_CPU1_CS_CO/2843     write ";*********************************************************************"
21-217-18:29:48.431 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:29:48.431 00 SCX_CPU1_CS_CO/2844     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_CFECORE_INF_EID, "INFO", 1
21-217-18:29:48.436 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:48.436 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 7
21-217-18:29:48.436 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:48.438 00 SCX_CPU1_CS_CO/2845     
21-217-18:29:48.438 00 SCX_CPU1_CS_CO/2846     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:29:48.438 00 SCX_CPU1_CS_CO/2847     
21-217-18:29:48.438 00 SCX_CPU1_CS_CO/2849     /SCX_CPU1_CS_EnableCFECore
21-217-18:29:48.449 00 SCX_CPU1_CS_CO/2850     
21-217-18:29:48.449 00 SCX_CPU1_CS_CO/2851     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:29:48.452 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:48.913 00    TLMH-I:STS          58-012-14:24:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=7 Checksumming of cFE Core is Enabled
21-217-18:29:51.456 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:51.458 00 SCX_CPU1_CS_CO/2852     if (UT_TW_Status = UT_Success) then
21-217-18:29:51.458 00 SCX_CPU1_CS_CO/2853       write "<*> Passed (1003;3007) - CS EnableCFECore command sent properly."
21-217-18:29:51.458 00     SPR-I:OPRO         <*> Passed (1003;3007) - CS EnableCFECore command sent properly.
21-217-18:29:51.458 00 SCX_CPU1_CS_CO/2854       ut_setrequirements CS_1003, "P"
21-217-18:29:51.461 00 SCX_CPU1_CS_CO/2855       ut_setrequirements CS_3007, "P"
21-217-18:29:51.462 00 SCX_CPU1_CS_CO/2860     endif
21-217-18:29:51.462 00 SCX_CPU1_CS_CO/2861     
21-217-18:29:51.462 00 SCX_CPU1_CS_CO/2863     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:29:51.465 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:51.466 00 SCX_CPU1_CS_CO/2864     if (UT_TW_Status = UT_Success) then
21-217-18:29:51.466 00 SCX_CPU1_CS_CO/2865       write "<*> Passed (1003;3007) - Expected Event Msg ",CS_ENABLE_CFECORE_INF_EID," rcv'd."
21-217-18:29:51.466 00     SPR-I:OPRO         <*> Passed (1003;3007) - Expected Event Msg 7 rcv'd.
21-217-18:29:51.466 00 SCX_CPU1_CS_CO/2866       ut_setrequirements CS_1003, "P"
21-217-18:29:51.486 00 SCX_CPU1_CS_CO/2867       ut_setrequirements CS_3007, "P"
21-217-18:29:51.487 00 SCX_CPU1_CS_CO/2872     endif
21-217-18:29:51.487 00 SCX_CPU1_CS_CO/2873     
21-217-18:29:51.487 00 SCX_CPU1_CS_CO/2874     wait 5
21-217-18:29:51.487 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:29:56.491 00 SCX_CPU1_CS_CO/2875     
21-217-18:29:56.491 00 SCX_CPU1_CS_CO/2877     if (p@scx_cpu1_CS_CFECoreState = "Enabled") then
21-217-18:29:56.491 00 SCX_CPU1_CS_CO/2878       write "<*> Passed (3007) - cFE Core State set to 'Enabled'."
21-217-18:29:56.491 00     SPR-I:OPRO         <*> Passed (3007) - cFE Core State set to 'Enabled'.
21-217-18:29:56.491 00 SCX_CPU1_CS_CO/2879       ut_setrequirements CS_3007, "P"
21-217-18:29:56.493 00 SCX_CPU1_CS_CO/2883     endif
21-217-18:29:56.493 00 SCX_CPU1_CS_CO/2884     
21-217-18:29:56.493 00 SCX_CPU1_CS_CO/2885     write ";**********************************************************************"
21-217-18:29:56.493 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:29:56.493 00 SCX_CPU1_CS_CO/2886     write ";  Step 5.25: Send the Recompute cFE Code Segment command.             "
21-217-18:29:56.493 00     SPR-I:OPRO         ;  Step 5.25: Send the Recompute cFE Code Segment command.             
21-217-18:29:56.493 00 SCX_CPU1_CS_CO/2887     write ";**********************************************************************"
21-217-18:29:56.493 00     SPR-I:OPRO         ;**********************************************************************
21-217-18:29:56.493 00 SCX_CPU1_CS_CO/2888     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_CFECORE_STARTED_DBG_EID, "DEBUG", 1
21-217-18:29:56.495 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:56.495 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 14
21-217-18:29:56.495 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:56.495 00 SCX_CPU1_CS_CO/2889     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-217-18:29:56.497 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:56.497 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-217-18:29:56.497 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:29:56.498 00 SCX_CPU1_CS_CO/2890     
21-217-18:29:56.510 00 SCX_CPU1_CS_CO/2891     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:29:56.510 00 SCX_CPU1_CS_CO/2893     /SCX_CPU1_CS_RecomputeCFECore
21-217-18:29:56.512 00 SCX_CPU1_CS_CO/2894     
21-217-18:29:56.512 00 SCX_CPU1_CS_CO/2895     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:29:56.516 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:56.914 00    TLMH-I:STS          58-012-14:24:58.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=14 Recompute of cFE core started
21-217-18:29:56.915 00    TLMH-I:STS          58-012-14:24:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:56.916 00    TLMH-I:STS          58-012-14:24:58.002 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:57.908 00    TLMH-I:STS          58-012-14:24:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:58.916 00    TLMH-I:STS          58-012-14:25:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:58.917 00    TLMH-I:STS          58-012-14:25:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:29:59.519 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:59.521 00 SCX_CPU1_CS_CO/2896     if (UT_TW_Status = UT_Success) then
21-217-18:29:59.521 00 SCX_CPU1_CS_CO/2897       write "<*> Passed (1003;3009) - CS RecomputeCFECore command sent properly."
21-217-18:29:59.521 00     SPR-I:OPRO         <*> Passed (1003;3009) - CS RecomputeCFECore command sent properly.
21-217-18:29:59.522 00 SCX_CPU1_CS_CO/2898       ut_setrequirements CS_1003, "P"
21-217-18:29:59.525 00 SCX_CPU1_CS_CO/2899       ut_setrequirements CS_3009, "P"
21-217-18:29:59.526 00 SCX_CPU1_CS_CO/2904     endif
21-217-18:29:59.526 00 SCX_CPU1_CS_CO/2905     
21-217-18:29:59.526 00 SCX_CPU1_CS_CO/2907     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:29:59.532 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:29:59.533 00 SCX_CPU1_CS_CO/2908     if (UT_TW_Status = UT_Success) then
21-217-18:29:59.533 00 SCX_CPU1_CS_CO/2909       write "<*> Passed (1003;3009) - Expected Event Msg ",CS_RECOMPUTE_CFECORE_STARTED_DBG_EID," rcv'd."
21-217-18:29:59.533 00     SPR-I:OPRO         <*> Passed (1003;3009) - Expected Event Msg 14 rcv'd.
21-217-18:29:59.533 00 SCX_CPU1_CS_CO/2910       ut_setrequirements CS_1003, "P"
21-217-18:29:59.534 00 SCX_CPU1_CS_CO/2911       ut_setrequirements CS_3009, "P"
21-217-18:29:59.535 00 SCX_CPU1_CS_CO/2916     endif
21-217-18:29:59.535 00 SCX_CPU1_CS_CO/2917     
21-217-18:29:59.535 00 SCX_CPU1_CS_CO/2919     if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-217-18:29:59.555 00 SCX_CPU1_CS_CO/2920       write "<*> Passed (3009) - In Progress Flag set to True as expected."
21-217-18:29:59.555 00     SPR-I:OPRO         <*> Passed (3009) - In Progress Flag set to True as expected.
21-217-18:29:59.555 00 SCX_CPU1_CS_CO/2921       ut_setrequirements CS_3009, "P"
21-217-18:29:59.556 00 SCX_CPU1_CS_CO/2925     endif
21-217-18:29:59.556 00 SCX_CPU1_CS_CO/2926     
21-217-18:29:59.556 00 SCX_CPU1_CS_CO/2928     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 200
21-217-18:29:59.559 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:29:59.906 00    TLMH-I:STS          58-012-14:25:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:00.912 00    TLMH-I:STS          58-012-14:25:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:00.913 00    TLMH-I:STS          58-012-14:25:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:01.904 00    TLMH-I:STS          58-012-14:25:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:02.908 00    TLMH-I:STS          58-012-14:25:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:02.909 00    TLMH-I:STS          58-012-14:25:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:03.910 00    TLMH-I:STS          58-012-14:25:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:04.915 00    TLMH-I:STS          58-012-14:25:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:04.916 00    TLMH-I:STS          58-012-14:25:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:05.911 00    TLMH-I:STS          58-012-14:25:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:06.909 00    TLMH-I:STS          58-012-14:25:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:06.910 00    TLMH-I:STS          58-012-14:25:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:07.911 00    TLMH-I:STS          58-012-14:25:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:08.907 00    TLMH-I:STS          58-012-14:25:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:08.908 00    TLMH-I:STS          58-012-14:25:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:09.911 00    TLMH-I:STS          58-012-14:25:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:10.909 00    TLMH-I:STS          58-012-14:25:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:10.910 00    TLMH-I:STS          58-012-14:25:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:11.915 00    TLMH-I:STS          58-012-14:25:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:12.912 00    TLMH-I:STS          58-012-14:25:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:12.913 00    TLMH-I:STS          58-012-14:25:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:13.909 00    TLMH-I:STS          58-012-14:25:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:14.916 00    TLMH-I:STS          58-012-14:25:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:14.917 00    TLMH-I:STS          58-012-14:25:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:15.911 00    TLMH-I:STS          58-012-14:25:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:16.906 00    TLMH-I:STS          58-012-14:25:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:16.907 00    TLMH-I:STS          58-012-14:25:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:17.913 00    TLMH-I:STS          58-012-14:25:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:18.909 00    TLMH-I:STS          58-012-14:25:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:18.910 00    TLMH-I:STS          58-012-14:25:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-217-18:30:18.910 00    TLMH-I:STS          58-012-14:25:20.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 cFE Core entry 0 recompute finished. New baseline is 0X00007235
21-217-18:30:19.585 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:30:19.588 00 SCX_CPU1_CS_CO/2929     if (UT_TW_Status = UT_Success) then
21-217-18:30:19.588 00 SCX_CPU1_CS_CO/2930       write "<*> Passed (3009.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-217-18:30:19.588 00     SPR-I:OPRO         <*> Passed (3009.1) - Expected Event Msg 95 rcv'd.
21-217-18:30:19.588 00 SCX_CPU1_CS_CO/2931       ut_setrequirements CS_30091, "P"
21-217-18:30:19.592 00 SCX_CPU1_CS_CO/2935     endif
21-217-18:30:19.592 00 SCX_CPU1_CS_CO/2936     
21-217-18:30:19.593 00 SCX_CPU1_CS_CO/2938     currSCnt = {seqTlmItem}
21-217-18:30:19.593 00 SCX_CPU1_CS_CO/2939     expectedSCnt = currSCnt + 1
21-217-18:30:19.593 00 SCX_CPU1_CS_CO/2940     
21-217-18:30:19.593 00 SCX_CPU1_CS_CO/2941     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-217-18:30:19.606 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:30:23.610 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:30:23.612 00 SCX_CPU1_CS_CO/2943     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-217-18:30:23.613 00 SCX_CPU1_CS_CO/2944       write "<*> Passed (3009.1) - In Progress Flag set to False as expected."
21-217-18:30:23.613 00     SPR-I:OPRO         <*> Passed (3009.1) - In Progress Flag set to False as expected.
21-217-18:30:23.613 00 SCX_CPU1_CS_CO/2945       ut_setrequirements CS_30091, "P"
21-217-18:30:23.616 00 SCX_CPU1_CS_CO/2949     endif
21-217-18:30:23.616 00 SCX_CPU1_CS_CO/2950     
21-217-18:30:23.617 00 SCX_CPU1_CS_CO/2951     wait 5
21-217-18:30:23.617 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:30:28.621 00 SCX_CPU1_CS_CO/2952     
21-217-18:30:28.621 00 SCX_CPU1_CS_CO/2953     write ";*********************************************************************"
21-217-18:30:28.621 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:30:28.621 00 SCX_CPU1_CS_CO/2954     write ";  Step 5.26: Send the Report cFE Code Segment command.               "
21-217-18:30:28.621 00     SPR-I:OPRO         ;  Step 5.26: Send the Report cFE Code Segment command.               
21-217-18:30:28.621 00 SCX_CPU1_CS_CO/2955     write ";*********************************************************************"
21-217-18:30:28.621 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:30:28.622 00 SCX_CPU1_CS_CO/2956     ut_setupevents "SCX","CPU1",{CSAppName},CS_BASELINE_CFECORE_INF_EID,"INFO", 1
21-217-18:30:28.626 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:30:28.627 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 10
21-217-18:30:28.627 00     SPR-I:OPRO         ;***********************************************************************
21-217-18:30:28.627 00 SCX_CPU1_CS_CO/2957     
21-217-18:30:28.627 00 SCX_CPU1_CS_CO/2958     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-217-18:30:28.627 00 SCX_CPU1_CS_CO/2960     /SCX_CPU1_CS_ReportCFECore
21-217-18:30:28.639 00 SCX_CPU1_CS_CO/2961     
21-217-18:30:28.639 00 SCX_CPU1_CS_CO/2962     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-217-18:30:28.642 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:30:29.410 00    TLMH-I:STS          58-012-14:25:30.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=10 Baseline of cFE Core is 0x00007235
21-217-18:30:31.645 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:30:31.648 00 SCX_CPU1_CS_CO/2963     if (UT_TW_Status = UT_Success) then
21-217-18:30:31.648 00 SCX_CPU1_CS_CO/2964       write "<*> Passed (1003;3010) - CS ReportCFECore command sent properly."
21-217-18:30:31.648 00     SPR-I:OPRO         <*> Passed (1003;3010) - CS ReportCFECore command sent properly.
21-217-18:30:31.648 00 SCX_CPU1_CS_CO/2965       ut_setrequirements CS_1003, "P"
21-217-18:30:31.651 00 SCX_CPU1_CS_CO/2966       ut_setrequirements CS_3010, "P"
21-217-18:30:31.652 00 SCX_CPU1_CS_CO/2971     endif
21-217-18:30:31.652 00 SCX_CPU1_CS_CO/2972     
21-217-18:30:31.652 00 SCX_CPU1_CS_CO/2974     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-217-18:30:31.654 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:30:31.655 00 SCX_CPU1_CS_CO/2975     if (UT_TW_Status = UT_Success) then
21-217-18:30:31.655 00 SCX_CPU1_CS_CO/2976       write "<*> Passed (1003;3010) - Expected Event Msg ",CS_BASELINE_CFECORE_INF_EID," rcv'd."
21-217-18:30:31.655 00     SPR-I:OPRO         <*> Passed (1003;3010) - Expected Event Msg 10 rcv'd.
21-217-18:30:31.655 00 SCX_CPU1_CS_CO/2977       ut_setrequirements CS_1003, "P"
21-217-18:30:31.675 00 SCX_CPU1_CS_CO/2978       ut_setrequirements CS_3010, "P"
21-217-18:30:31.676 00 SCX_CPU1_CS_CO/2983     endif
21-217-18:30:31.676 00 SCX_CPU1_CS_CO/2984     
21-217-18:30:31.676 00 SCX_CPU1_CS_CO/2985     wait 5
21-217-18:30:31.676 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:30:36.680 00 SCX_CPU1_CS_CO/2986     
21-217-18:30:36.680 00 SCX_CPU1_CS_CO/2987     write ";*********************************************************************"
21-217-18:30:36.680 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:30:36.680 00 SCX_CPU1_CS_CO/2988     write ";  Step 6.0: Clean-up. "
21-217-18:30:36.680 00     SPR-I:OPRO         ;  Step 6.0: Clean-up. 
21-217-18:30:36.680 00 SCX_CPU1_CS_CO/2989     write ";*********************************************************************"
21-217-18:30:36.680 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:30:36.681 00 SCX_CPU1_CS_CO/2990     write ";  Step 6.1: Send the Power-On Reset command. "
21-217-18:30:36.681 00     SPR-I:OPRO         ;  Step 6.1: Send the Power-On Reset command. 
21-217-18:30:36.681 00 SCX_CPU1_CS_CO/2991     write ";*********************************************************************"
21-217-18:30:36.681 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:30:36.681 00 SCX_CPU1_CS_CO/2992     /SCX_CPU1_ES_POWERONRESET
21-217-18:30:36.695 00 SCX_CPU1_CS_CO/2993     wait 10
21-217-18:30:36.696 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-217-18:30:46.704 00 SCX_CPU1_CS_CO/2994     
21-217-18:30:46.704 00 SCX_CPU1_CS_CO/2995     close_data_center
21-217-18:30:46.705 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-217-18:30:46.706 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-217-18:30:46.707 00 CLEAR_SPACECRA/2        ;
21-217-18:30:46.707 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-217-18:30:46.707 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-217-18:30:46.713 00 CLEAR_SPACECRA/135      
21-217-18:30:46.713 00 CLEAR_SPACECRA/136      endproc
21-217-18:30:46.713 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-217-18:30:46.760 00 SCX_CPU1_CS_CO/2996     wait 60
21-217-18:30:46.760 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-217-18:31:46.809 00 SCX_CPU1_CS_CO/2997     
21-217-18:31:46.809 00 SCX_CPU1_CS_CO/2998     cfe_startup {hostCPU}
21-217-18:31:46.822 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:31:56.832 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:31:56.903 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-217-18:31:56.903 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-217-18:31:56.904 00 SEND_THAT_TO_C/2        ;
21-217-18:31:56.904 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-217-18:31:56.904 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-217-18:31:56.908 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-217-18:31:56.961 00 SEND_THAT_TO_C/83       
21-217-18:31:56.961 00 SEND_THAT_TO_C/84       endproc
21-217-18:31:56.961 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-217-18:31:56.961 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-217-18:31:57.914 00    TLMH-I:STS          58-012-14:03:48.917 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-217-18:32:00.966 00     SPR-I:STTE         WAIT UNTIL completed
21-217-18:32:00.966 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-217-18:32:00.969 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-217-18:32:00.969 00 FILL_IN_SPACEC/2        ;
21-217-18:32:00.969 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-217-18:32:00.970 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-217-18:32:00.975 00 FILL_IN_SPACEC/152      
21-217-18:32:00.975 00 FILL_IN_SPACEC/153      endproc
21-217-18:32:00.975 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-217-18:32:00.975 00 SCX_CPU1_CS_CO/2999     wait 5
21-217-18:32:00.975 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-217-18:32:05.979 00 SCX_CPU1_CS_CO/3000     
21-217-18:32:05.979 00 SCX_CPU1_CS_CO/3001     write "**** Requirements Status Reporting"
21-217-18:32:05.979 00     SPR-I:OPRO         **** Requirements Status Reporting
21-217-18:32:05.979 00 SCX_CPU1_CS_CO/3002     
21-217-18:32:05.980 00 SCX_CPU1_CS_CO/3003     write "--------------------------"
21-217-18:32:05.980 00     SPR-I:OPRO         --------------------------
21-217-18:32:05.980 00 SCX_CPU1_CS_CO/3004     write "   Requirement(s) Report"
21-217-18:32:05.980 00     SPR-I:OPRO            Requirement(s) Report
21-217-18:32:05.980 00 SCX_CPU1_CS_CO/3005     write "--------------------------"
21-217-18:32:05.980 00     SPR-I:OPRO         --------------------------
21-217-18:32:05.980 00 SCX_CPU1_CS_CO/3006     
21-217-18:32:05.980 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:05.980 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:05.981 00     SPR-I:OPRO         FSW Requirement: CS_1002                          P/F: P
21-217-18:32:05.983 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:05.984 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:05.984 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:05.984 00     SPR-I:OPRO         FSW Requirement: CS_1003                          P/F: P
21-217-18:32:05.985 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:05.985 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:05.985 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:05.985 00     SPR-I:OPRO         FSW Requirement: CS_1004                          P/F: P
21-217-18:32:05.986 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:05.986 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:05.986 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:05.987 00     SPR-I:OPRO         FSW Requirement: CS_3000                          P/F: P
21-217-18:32:05.987 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:05.988 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:05.988 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:05.988 00     SPR-I:OPRO         FSW Requirement: CS_3000.1                        P/F: P
21-217-18:32:06.005 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.006 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.006 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.006 00     SPR-I:OPRO         FSW Requirement: CS_3002                          P/F: P
21-217-18:32:06.007 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.007 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.007 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.007 00     SPR-I:OPRO         FSW Requirement: CS_3003                          P/F: P
21-217-18:32:06.008 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.008 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.008 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.008 00     SPR-I:OPRO         FSW Requirement: CS_3004                          P/F: P
21-217-18:32:06.026 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.026 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.026 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.026 00     SPR-I:OPRO         FSW Requirement: CS_3004.1                        P/F: P
21-217-18:32:06.027 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.027 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.027 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.027 00     SPR-I:OPRO         FSW Requirement: CS_3004.2                        P/F: P
21-217-18:32:06.028 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.028 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.028 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.028 00     SPR-I:OPRO         FSW Requirement: CS_3005                          P/F: P
21-217-18:32:06.046 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.046 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.047 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.047 00     SPR-I:OPRO         FSW Requirement: CS_3006                          P/F: P
21-217-18:32:06.047 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.047 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.047 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.048 00     SPR-I:OPRO         FSW Requirement: CS_3006.1                        P/F: P
21-217-18:32:06.048 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.049 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.049 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.049 00     SPR-I:OPRO         FSW Requirement: CS_3007                          P/F: P
21-217-18:32:06.066 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.066 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.067 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.067 00     SPR-I:OPRO         FSW Requirement: CS_3008                          P/F: P
21-217-18:32:06.067 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.068 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.068 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.068 00     SPR-I:OPRO         FSW Requirement: CS_3009                          P/F: P
21-217-18:32:06.068 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.069 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.069 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.069 00     SPR-I:OPRO         FSW Requirement: CS_3009.1                        P/F: P
21-217-18:32:06.092 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.092 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.092 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.093 00     SPR-I:OPRO         FSW Requirement: CS_3009.2                        P/F: P
21-217-18:32:06.093 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.094 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.094 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.094 00     SPR-I:OPRO         FSW Requirement: CS_3010                          P/F: P
21-217-18:32:06.094 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.095 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.095 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.095 00     SPR-I:OPRO         FSW Requirement: CS_8000                          P/F: P
21-217-18:32:06.112 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.113 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.113 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.113 00     SPR-I:OPRO         FSW Requirement: CS_8001                          P/F: P
21-217-18:32:06.113 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.114 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.114 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.114 00     SPR-I:OPRO         FSW Requirement: CS_9000                          P/F: P
21-217-18:32:06.114 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.115 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.115 00 SCX_CPU1_CS_CO/3008       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-217-18:32:06.115 00     SPR-I:OPRO         FSW Requirement: CS_9001                          P/F: P
21-217-18:32:06.136 00 SCX_CPU1_CS_CO/3009     ENDDO
21-217-18:32:06.136 00 SCX_CPU1_CS_CO/3007     FOR i = 0 to ut_req_array_size DO
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3010     
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3011     drop ut_requirement ; needed to clear global variables
21-217-18:32:06.137 00     SPR-I:STS          Variable "UT_REQUIREMENT" deleted
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3012     drop ut_req_array_size ; needed to clear global variables
21-217-18:32:06.137 00     SPR-I:STS          Variable "UT_REQ_ARRAY_SIZE" deleted
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3013     
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3014     write ";*********************************************************************"
21-217-18:32:06.137 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3015     write ";  End procedure SCX_CPU1_cs_corecode"
21-217-18:32:06.137 00     SPR-I:OPRO         ;  End procedure SCX_CPU1_cs_corecode
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3016     write ";*********************************************************************"
21-217-18:32:06.137 00     SPR-I:OPRO         ;*********************************************************************
21-217-18:32:06.137 00 SCX_CPU1_CS_CO/3017     ENDPROC
21-217-18:32:06.137 00     SPR-I:STS          Procedure SCX_CPU1_CS_CORECODE completed
21-217-18:32:06.151 00     UT_RUNPROC/249      
21-217-18:32:06.151 00     UT_RUNPROC/264      #endif
21-217-18:32:06.151 00     UT_RUNPROC/265      
21-217-18:32:06.151 00     UT_RUNPROC/266      write "*** Telemetry Info ***"
21-217-18:32:06.151 00     SPR-I:OPRO         *** Telemetry Info ***
21-217-18:32:06.151 00     UT_RUNPROC/268      ;;; write "Pkt Loss Count: ", TO_PCKTSDISCARD
21-217-18:32:06.151 00     UT_RUNPROC/269      write "Pkt Loss Count: N/A"
21-217-18:32:06.151 00     SPR-I:OPRO         
21-217-18:32:06.151 00     UT_RUNPROC/269      write "Pkt Loss Count: N/A"
21-217-18:32:06.151 00     SPR-I:OPRO         Pkt Loss Count: N/A
21-217-18:32:06.151 00     UT_RUNPROC/271      write "******************"
21-217-18:32:06.151 00     SPR-I:OPRO         
21-217-18:32:06.151 00     UT_RUNPROC/271      write "******************"
21-217-18:32:06.151 00     SPR-I:OPRO         ******************
21-217-18:32:06.151 00     UT_RUNPROC/273      
21-217-18:32:06.151 00     SPR-I:OPRO         
21-217-18:32:06.151 00     UT_RUNPROC/273      
21-217-18:32:06.151 00     UT_RUNPROC/274      etime = %gmt
21-217-18:32:06.151 00     UT_RUNPROC/275      write "Elapsed time:  ", etime-stime, " seconds"
21-217-18:32:06.152 00     SPR-I:OPRO         Elapsed time:  1480.02 seconds
21-217-18:32:06.152 00     UT_RUNPROC/276      write "Elapsed time:  ", (etime-stime)/60, " minutes"
21-217-18:32:06.152 00     SPR-I:OPRO         Elapsed time:  24.6671 minutes
21-217-18:32:06.154 00     UT_RUNPROC/277      ;
21-217-18:32:06.154 00     UT_RUNPROC/278      ; wait for completion of procedure
21-217-18:32:06.154 00     UT_RUNPROC/279      ;
21-217-18:32:06.154 00     UT_RUNPROC/280      wait(10)
21-217-18:32:06.154 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-217-18:32:16.162 00     UT_RUNPROC/281      ;
21-217-18:32:16.163 00     UT_RUNPROC/282      ; close the log to procedure log name for archive
21-217-18:32:16.163 00     UT_RUNPROC/283      ;
21-217-18:32:16.163 00     UT_RUNPROC/284      local test_log_string = "/test_logs/"
21-217-18:32:16.163 00     UT_RUNPROC/285      if ((logoff_when_done = 0) and  (%length(opt_parm) <> 0)) then
21-217-18:32:16.163 00     UT_RUNPROC/286        test_log_string = test_log_string & opt_parm & "/"
21-217-18:32:16.163 00     UT_RUNPROC/287      endif
21-217-18:32:16.163 00     UT_RUNPROC/288      
21-217-18:32:16.163 00     UT_RUNPROC/289      write "Creating filtered log at " & %env("WORK") & test_log_string ;;
21-217-18:32:16.163 00     UT_RUNPROC/290            & log_name & "f"
21-217-18:32:16.163 00     SPR-I:OPRO         Creating filtered log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_corecode-2021-217-18h07m26s.logf
21-217-18:32:16.163 00     UT_RUNPROC/291      write "Creating filtered output log at " & %env("WORK") & test_log_string ;;
21-217-18:32:16.163 00     UT_RUNPROC/292            & log_name & "p"
21-217-18:32:16.163 00     SPR-I:OPRO         Creating filtered output log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_corecode-2021-217-18h07m26s.logp
21-217-18:32:16.163 00     UT_RUNPROC/293      write "Creating filtered output log (without SFDUs) at " & %env("WORK") ;;
21-217-18:32:16.163 00     UT_RUNPROC/294            & test_log_string & log_name & "s"
21-217-18:32:16.163 00     SPR-I:OPRO         Creating filtered output log (without SFDUs) at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_corecode-2021-217-18h07m26s.logs
21-217-18:32:16.163 00     UT_RUNPROC/295      write "Creating filtered event log at " & %env("WORK") & test_log_string ;;
21-217-18:32:16.163 00     UT_RUNPROC/296            & log_name & "e"
21-217-18:32:16.163 00     SPR-I:OPRO         Creating filtered event log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_corecode-2021-217-18h07m26s.loge
21-217-18:32:16.163 00     UT_RUNPROC/297      write "Creating filtered requirements log at " & %env("WORK") ;;
21-217-18:32:16.163 00     UT_RUNPROC/298            & test_log_string & log_name & "r"
21-217-18:32:16.163 00     SPR-I:OPRO         Creating filtered requirements log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_corecode-2021-217-18h07m26s.logr
21-217-18:32:16.163 00     UT_RUNPROC/299      
21-217-18:32:16.163 00     UT_RUNPROC/300      rstol_dir = "rstol 'newlog " & log_name & "'"
21-217-18:32:16.163 00     UT_RUNPROC/301      native(rstol_dir)
21-217-18:32:16.249 00     SPR-I:OPRI     --> newlog scx_cpu1_cs_corecode-2021-217-18h07m26s.log
