library ieee;
use ieee.std_logic_1164.all;
entity diviseur2 is
port ( clk: in std_logic;
q : out std_logic);
end entity ;
architecture behavior of diviseur2 is
 signal qi :std_logic :='0';
begin 
process
begin 
wait until
rising_edge(clk);
qi<=not q;
q <= qi;
end process;
end architecture;