{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540537807741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540537807746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 01:10:07 2018 " "Processing started: Fri Oct 26 01:10:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540537807746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537807746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537807746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540537808562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540537808562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllersync_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllersync_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync_tb " "Found entity 1: ControllerSync_tb" {  } { { "Controller/ControllerSync_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerSync_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorv_h.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorv_h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorV_H " "Found entity 1: contadorV_H" {  } { { "contadorV_H.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/contadorV_H.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Application_tb " "Found entity 1: Application_tb" {  } { { "Application_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllersync.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllersync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "Controller/ControllerSync.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllerpainter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllerpainter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerPainter " "Found entity 1: ControllerPainter" {  } { { "Controller/ControllerPainter.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerPainter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/statemachine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/statemachine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine_tb " "Found entity 1: StateMachine_tb" {  } { { "Application/StateMachine_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/StateMachine_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "Application/StateMachine.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/StateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/selectionzone_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/selectionzone_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectionZone_tb " "Found entity 1: SelectionZone_tb" {  } { { "Application/SelectionZone_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/SelectionZone_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/selectionzone.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/selectionzone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectionZone " "Found entity 1: SelectionZone" {  } { { "Application/SelectionZone.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/SelectionZone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/paralelregister_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/paralelregister_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister_tb " "Found entity 1: ParalelRegister_tb" {  } { { "Application/ParalelRegister_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/ParalelRegister_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/paralelregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/paralelregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister " "Found entity 1: ParalelRegister" {  } { { "Application/ParalelRegister.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/ParalelRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Application/Multiplexer.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/deco2a4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/deco2a4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco2a4_tb " "Found entity 1: Deco2a4_tb" {  } { { "Application/Deco2a4_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Deco2a4_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/deco2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/deco2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco2a4 " "Found entity 1: Deco2a4" {  } { { "Application/Deco2a4.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Deco2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_tb " "Found entity 1: Counter_tb" {  } { { "Application/Counter_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Application/Counter.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application.sv 1 1 " "Found 1 design units, including 1 entities, in source file application.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Application " "Found entity 1: Application" {  } { { "Application.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818945 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "ClkDivisor.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540537818957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "ClkDivisor.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllerpainter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllerpainter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerPainter_tb " "Found entity 1: ControllerPainter_tb" {  } { { "Controller/ControllerPainter_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerPainter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537818996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537818996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Application.sv(45) " "Verilog HDL Implicit Net warning at Application.sv(45): created implicit net for \"reset\"" {  } { { "Application.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537818998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vidOn VGA.sv(24) " "Verilog HDL Implicit Net warning at VGA.sv(24): created implicit net for \"vidOn\"" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537818998 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk25Mhz ClkDivisor.sv(12) " "Verilog HDL error at ClkDivisor.sv(12): object \"clk25Mhz\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ClkDivisor.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/ClkDivisor.sv" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540537819000 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk25Mhz ClkDivisor.sv(18) " "Verilog HDL error at ClkDivisor.sv(18): object \"clk25Mhz\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ClkDivisor.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/ClkDivisor.sv" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540537819000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537819041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540537819226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 26 01:10:19 2018 " "Processing ended: Fri Oct 26 01:10:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540537819226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540537819226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540537819226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537819226 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 3 s " "Quartus Prime Flow was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537820033 ""}
