Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 15 12:50:35 2022
| Host         : DraganT running 64-bit major release  (build 9200)
| Command      : report_methodology -file hssl_ctrl_test_1l_loopback_methodology_drc_routed.rpt -pb hssl_ctrl_test_1l_loopback_methodology_drc_routed.pb -rpx hssl_ctrl_test_1l_loopback_methodology_drc_routed.rpx
| Design       : hssl_ctrl_test_1l_loopback
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                       | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 4          |
| TIMING-24 | Warning  | Overridden Max delay datapath only                     | 8          |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint   | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FSM_sequential_loopback_fsm[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) FSM_sequential_loopback_fsm_reg[0]/CLR, FSM_sequential_loopback_fsm_reg[1]/CLR, FSM_sequential_loopback_fsm_reg[2]/CLR, cnt_rx_reg[0]/CLR, cnt_rx_reg[1]/CLR, cnt_rx_reg[2]/CLR, cnt_rx_reg[3]/CLR, cnt_rx_reg[4]/CLR, cnt_rx_reg[5]/CLR, cnt_rx_reg[6]/CLR, cnt_tx_reg[0]/CLR, cnt_tx_reg[0]_rep/CLR, cnt_tx_reg[0]_rep__0/CLR, cnt_tx_reg[0]_rep__1/CLR, cnt_tx_reg[0]_rep__2/CLR (the first 15 of 4170 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell hssl_ctrl_u0/FSM_onehot_rx_fsm_state[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR, hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR, hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_unit_id[0] relative to clock(s) hssl_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_unit_id[1] relative to clock(s) hssl_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_unit_id[2] relative to clock(s) hssl_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_unit_id[3] relative to clock(s) hssl_clk
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 8 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_clk_wiz and hssl_clk overrides a set_max_delay -datapath_only (position 15). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 8 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_clk_wiz and hssl_clk overrides a set_max_delay -datapath_only (position 21). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 8 in the Timing Constraints window in Vivado IDE) between clocks hssl_clk and clk_out1_clk_wiz overrides a set_max_delay -datapath_only (position 17). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 8 in the Timing Constraints window in Vivado IDE) between clocks hssl_clk and clk_out1_clk_wiz overrides a set_max_delay -datapath_only (position 19). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 9 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_clk_wiz and hssl_clk overrides a set_max_delay -datapath_only (position 15). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 9 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_clk_wiz and hssl_clk overrides a set_max_delay -datapath_only (position 21). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 9 in the Timing Constraints window in Vivado IDE) between clocks hssl_clk and clk_out1_clk_wiz overrides a set_max_delay -datapath_only (position 17). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 9 in the Timing Constraints window in Vivado IDE) between clocks hssl_clk and clk_out1_clk_wiz overrides a set_max_delay -datapath_only (position 19). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out1_clk_wiz is referenced by name inside timing constraint (see constraint position 8 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out1_clk_wiz is referenced by name inside timing constraint (see constraint position 9 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0]
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/work/SFP-Simulation-link/source/hdl/vhdl/common/hssl_ctrl_test/constraints/vc707/vc707_aurora.xdc (Line: 7)
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name hssl_clk [get_pins -hier -filter name=~*TXOUTCLK] (Source: d:/work/SFP-Simulation-link/source/hdl/vhdl/common/hssl_ctrl_test/constraints/vc707/vc707_aurora.xdc (Line: 7))
Previous: create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*TXOUTCLK -of_objects [get_cells -hierarchical -filter {NAME =~ *gt_wrapper_i*aurora_multi_gt_i*gt0_aurora_i*gtxe2_i*}]] (Source: d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora.xdc (Line: 54))
Related violations: <none>


