<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxnext</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>audio</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="audio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="audio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>left</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_L</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>right</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_R</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>psg_en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CLK_PSG_EN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>esp32</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="esp32" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="esp32_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_ESP_GPIO_20</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tx</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_UART0_TX</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_ESP_GPIO_0_EN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rx</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_UART0_RX</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_ESP_GPIO_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>expansion_bus</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="expansion_bus" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="expansion_bus_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m1_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_M1_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rfsh_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_RFSH_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>di</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_BUS_DI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>iorqula_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_BUS_IORQULA_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>nmi_debounce_disable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_NMI_DEBOUNCE_DISABLE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_EN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>iorq_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_IORQ_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>do</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_DO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clken</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_CLKEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>romcs_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_BUS_ROMCS_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>halt_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_HALT_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>busreq_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_BUS_BUSREQ_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>busak_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_BUSAK_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ieo</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_IEO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rd_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_RD_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mreq_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_MREQ_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>nmi_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_BUS_NMI_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>int_i_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_BUS_INT_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_ADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>int_o_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_INT_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_BUS_WR_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wait_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_BUS_WAIT_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>flash</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="flash" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="flash_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_SCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>miso</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_SPI_FLASH_MISO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_SS_FLASH_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>core_id</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_CORE_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mosi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_MOSI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>boot</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_FLASH_BOOT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>joystick</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="joystick" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="joystick_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>io_mode_en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_JOY_IO_MODE_EN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>right</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_JOY_RIGHT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>io_mode_pin_7</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_JOY_IO_MODE_PIN_7</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>left</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_JOY_LEFT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>left_type</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_JOY_LEFT_TYPE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>right_type</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_JOY_RIGHT_TYPE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>keyboard</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="keyboard" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="keyboard_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cancel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_KBD_CANCEL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>joymap_we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_JOYMAP_WE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>keymap_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_KEYMAP_DATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>column</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_KBD_COL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>spkey_buttons</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_SPKEY_BUTTONS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>row</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_KBD_ROW</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>keymap_we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_KEYMAP_WE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>spkey_function</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_SPKEY_FUNCTION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>extended_keys</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_KBD_EXTENDED_KEYS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>keymap_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_KEYMAP_ADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>mb_clock</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_28</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CLK_28</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_14</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CLK_14</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_MACHINE_TIMING</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_lsb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_CPU_CLK_LSB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_28_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CLK_28_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_CPU_SPEED</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>contend</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_CPU_CONTEND</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CLK_CPU</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_7</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CLK_7</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>mb_reset</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>reset_mb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_RESET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>reset_soft_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RESET_SOFT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>reset_hard_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RESET_HARD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>reset_peripheral_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RESET_PERIPHERAL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MB_RESET.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MB_RESET.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>mouse</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mouse" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mouse_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>x</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_MOUSE_X</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>button</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_MOUSE_BUTTON</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>y</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_MOUSE_Y</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mouse_control</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_MOUSE_CONTROL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ps2_mode</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_PS2_MODE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wheel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_MOUSE_WHEEL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pi_accel</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="pi_accel" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="pi_accel_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_o</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_GPIO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_t</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_GPIO_EN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_i</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_GPIO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ram_port_a</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RAM_A_ADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_wait</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CPU_WAIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RAM_A_REQ</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_di</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_RAM_A_DI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_do</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RAM_A_DO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_rd_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RAM_A_RD_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ram_port_b</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_b" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_b_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RAM_B_ADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RAM_B_REQ_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_di</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_RAM_B_DI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rtc</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="rtc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="rtc_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scl_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_I2C_SCL_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sda_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_I2C_SDA_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scl_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_I2C_SCL_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sda_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_I2C_SDA_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sd0_enable</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="sdcard_enable" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="sdcard_enable_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_SS_SD0_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sd1_enable</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="sdcard_enable" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="sdcard_enable_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_SS_SD1_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sdcard</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="sdcard" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="sdcard_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_SCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mosi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_MOSI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>miso</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_SPI_SD_MISO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>speaker</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="speaker" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="speaker_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>beep</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_SPEAKER_BEEP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_SPEAKER_EN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mic</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_SPEAKER_MIC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ear</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_SPEAKER_EAR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>tape</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="tape" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="tape_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mic</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_MIC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ear</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_AUDIO_EAR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>video</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="video" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="video_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scanlines</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_VIDEO_SCANLINES</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scandouble</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_VIDEO_SCANDOUBLE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>freq_50_60</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_VIDEO_50_60</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_MACHINE_TIMING</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hblank_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RGB_HB_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>video_mode</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_VIDEO_MODE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rgb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RGB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vblank_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RGB_VB_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>csync_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RGB_CS_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsync_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RGB_HS_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hdmi_audio_en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_AUDIO_HDMI_AUDIO_EN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vsync_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_RGB_VS_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hdmi_reset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_HDMI_RESET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.VIDEO.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.VIDEO.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>zxnext</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1c3259d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>zxnext</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1c3259d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7f8733e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_CLK_28</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CLK_28_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CLK_14</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CLK_7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CLK_CPU</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CLK_PSG_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_CPU_SPEED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_CPU_CONTEND</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_CPU_CLK_LSB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_RESET</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RESET_SOFT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RESET_HARD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RESET_PERIPHERAL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_FLASH_BOOT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_CORE_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_SPKEY_FUNCTION</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">1</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_SPKEY_BUTTONS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_KBD_CANCEL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_KBD_ROW</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_KBD_COL</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_KBD_EXTENDED_KEYS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_KEYMAP_ADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_KEYMAP_DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_KEYMAP_WE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_JOYMAP_WE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_JOY_LEFT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_JOY_RIGHT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_JOY_IO_MODE_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_JOY_IO_MODE_PIN_7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_JOY_LEFT_TYPE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_JOY_RIGHT_TYPE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_MOUSE_X</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_MOUSE_Y</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_MOUSE_BUTTON</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_MOUSE_WHEEL</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_PS2_MODE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_MOUSE_CONTROL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_I2C_SCL_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_I2C_SDA_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_I2C_SCL_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_I2C_SDA_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_SS_FLASH_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_SS_SD1_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_SS_SD0_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_SPI_SD_MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_SPI_FLASH_MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_UART0_RX</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_UART0_TX</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RGB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RGB_CS_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RGB_VS_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RGB_HS_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RGB_VB_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RGB_HB_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_VIDEO_50_60</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_VIDEO_SCANLINES</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_VIDEO_SCANDOUBLE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_VIDEO_MODE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_MACHINE_TIMING</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_HDMI_RESET</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_HDMI_AUDIO_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_SPEAKER_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_SPEAKER_BEEP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_AUDIO_EAR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_MIC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_SPEAKER_EAR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_SPEAKER_MIC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_L</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_AUDIO_R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RAM_A_ADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RAM_A_REQ</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RAM_A_RD_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_RAM_A_DI</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RAM_A_DO</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CPU_WAIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RAM_B_ADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_RAM_B_REQ_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_RAM_B_DI</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_ADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_BUS_DI</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_DO</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_MREQ_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_IORQ_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_RD_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_WR_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_M1_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_BUS_WAIT_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_BUS_NMI_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_BUS_INT_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_INT_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_BUS_BUSREQ_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_BUSAK_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_HALT_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_RFSH_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_IEO</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_BUS_ROMCS_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_BUS_IORQULA_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_CLKEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BUS_NMI_DEBOUNCE_DISABLE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ESP_GPIO_20</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ESP_GPIO_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ESP_GPIO_0_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_GPIO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_GPIO</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_GPIO_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="std_logic_vector(7 downto 0)">
        <spirit:name>g_machine_id</spirit:name>
        <spirit:displayName>G Machine Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_machine_id" spirit:bitStringLength="8">&quot;01111010&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(7 downto 0)">
        <spirit:name>g_version</spirit:name>
        <spirit:displayName>G Version</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_version" spirit:bitStringLength="8">&quot;00110001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(7 downto 0)">
        <spirit:name>g_sub_version</spirit:name>
        <spirit:displayName>G Sub Version</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_sub_version" spirit:bitStringLength="8">&quot;00001011&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_pairs_9127bb6b</spirit:name>
      <spirit:enumeration spirit:text="DE1A">&quot;00000001&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="DE2A">&quot;00000010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="FBLABS">&quot;00000101&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="VTRUCCO">&quot;00000110&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="WXEDA">&quot;00000111&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="Multicore">&quot;00001011&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="EMULATORS">&quot;00001000&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next">&quot;00001010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Anti-brick">&quot;11111010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Core on Digilent Nexys-A7">&quot;10001010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Core on UnAmiga Reloaded">&quot;10011010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Core on UnAmiga">&quot;10101010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Core on SiDi">&quot;10111010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Core on MIST">&quot;11001010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Core on MiSTer">&quot;11011010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="ZX Spectrum Next Core on ZX-DOS">&quot;11101010&quot;</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/misc/debounce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/im2_device.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n_mcode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n_alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/uart_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/uart_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/fifop.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/ram/tdpram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/im2_peripheral.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/ctc_chan.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/ym2149.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s/i2s_transmit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s/i2s_slave.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s/i2s_receive.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/zxula_timing.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/zxula.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/tilemap.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/sprites.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/lores.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/layer2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/uart.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/spi_master.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/rom/bootrom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/ram/dpram2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/peripherals.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/multiface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/im2_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/dma.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/divmmc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/ctc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/copper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80na.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/turbosound.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/soundrive.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/audio_mixer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/zxnext.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b18a78aa</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dist_mem_gen" xilinx:version="8.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/misc/debounce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/im2_device.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n_mcode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n_alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/uart_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/uart_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/fifop.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/ram/tdpram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/im2_peripheral.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/ctc_chan.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80n.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/ym2149.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s/i2s_transmit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s/i2s_slave.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s/i2s_receive.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/zxula_timing.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/zxula.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/tilemap.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/sprites.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/lores.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/video/layer2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/uart.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/serial/spi_master.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/rom/bootrom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/ram/dpram2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/peripherals.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/multiface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/im2_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/dma.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/divmmc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/ctc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/device/copper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/cpu/t80na.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/turbosound.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/soundrive.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/i2s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/audio/audio_mixer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ZX_Spectrum_Next_FPGA/cores/zxnext/src/zxnext.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dist_mem_gen" xilinx:version="8.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxnext_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7f8733e5</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxnext_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>g_machine_id</spirit:name>
      <spirit:displayName>G Machine Id</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.g_machine_id" spirit:choiceRef="choice_pairs_9127bb6b" spirit:bitStringLength="8">&quot;01111010&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_version</spirit:name>
      <spirit:displayName>G Version</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.g_version" spirit:bitStringLength="8">&quot;00110001&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_sub_version</spirit:name>
      <spirit:displayName>G Sub Version</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.g_sub_version" spirit:bitStringLength="8">&quot;00001011&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnext_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/specnext</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>zxnext_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>43</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-16T14:25:32Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31277bd8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54452072_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4155f262_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34cc5d60_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4a6960_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37f11bcf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@242954bc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63440e66_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ae4518a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a00cb68_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22d634b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35fb2ea5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a12c009_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@731bc36e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@414e47cc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4acc1135_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19503007_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ab29df_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e0cb490_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ed78e14_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e8e79c5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47bae678_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59e95f37_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1383cc72_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e64b9d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b8183ba_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6209f9f5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fa920ff_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@737334ca_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@114a623a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c87a5ed_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32dd5f40_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f53423f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df659e5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@93d4eb0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b7dc3ef_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38cf029f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65594dbf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a16ba7e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3edb70a0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33ddd94d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2244b968_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f389c63_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1194bf95_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1832bc68_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@655f2722_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62cf1b6a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9b8f84_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c0f8cf5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64241a29_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60f531d5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53af55be_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28fe0145_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25003a5f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@afbbce1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67791c39_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44924d95_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@525eb2e5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc712e3_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b9ab5f9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57dc1a32_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@291b4e8d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ad3887a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b9778d8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c76b62_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23883aec_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c8bd8bd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ef79d5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@368dd15a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f1c1eee_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26ace835_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70447d15_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc4784c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3365faa4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b871c4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2deeae01_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b0d0716_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@398c5162_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c83e1e4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d518054_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54c70e86_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c31c404_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b7bed59_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cb259e9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4815cd7f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18fd3ecc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e5ce083_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11fae51_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46ae208a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e898194_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d9411be_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17367aff_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32c918cf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9692372_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b3366cd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648cc210_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ad4abfd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52cc3283_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7df96fd1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a8e1841_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4173d4ee_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@672755bf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16e4d652_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76e6f6bb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3de1fec2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c47d929_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b3c10d9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eed2585_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@694b3149_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da02ffd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@96770fd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@262b49da_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d8262c8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44d3b4b2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58daa749_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@449f3c45_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@155a263_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68f2cbf1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@495102d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fa5ad2f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a6333d2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@174d5d40_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c05ac57_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32abd67f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6536d017_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c9a3f34_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bdcdb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b58af77_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f61f192_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@673f67d7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f165897_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f9ce10_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d81867_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a14a0c2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ed23a78_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ae90ddb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6af74e03_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@95f9229_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@742ff3e9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@425a661_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f51290b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3266e67d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25f37280_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b502c4e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7846c1fd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aac375a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5727c1c9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12a92b46_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a293ba5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c1ffcd4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a54b898_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@859c891_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@345f0711_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51c89fc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f620201_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e3194fe_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d3a6c23_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3408795e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21e8b351_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10dde3e5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6313b49f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42efbd5c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d05edf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27f6cb35_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ff8cdbe_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f9c5143_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c0ffe74_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a9f8836_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50c4cfc9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2222241_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37c96fc9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dadd77a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47641aa0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e137dac_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@128637cc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1335ad0c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e650d35_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64855776_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b66a033_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16e44b54_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f15d06_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@585db02d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@712711b7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f9102ed_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@351b404e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3693bf76_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c57ed_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d213c2a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@155e9038_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@271d4fbe_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38c18c7d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4812be0d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27191235_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fbf54b3_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6120034_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16793c23_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47e217c8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c59600e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fe2cd4c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4500c62c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@623dd207_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b7adc2a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cadca4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f123a77_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c6ea37_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ec5df03_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15df6dc4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a8faac_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac6ff7b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c3bd64_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eddd928_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d5f05c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d6dd26c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a75d7c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18fbac30_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@348df21c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23630cea_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f71c3a9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da01f7a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70bf6dda_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cceaf7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@609104b0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a70b9a5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b96916c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b8ef718_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f92ce8e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4df0ee2f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74df8e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180fea5b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa5514e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e07044d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a9c1723_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d6ba99_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58f0cbed_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e19f48c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@265414bb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1282f05c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d27c18_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a87a66c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b1ccce5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13097705_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@556b91f8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@108c0d06_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cf996a4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4350f652_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c20e0f9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49b91d89_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ac0625f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6068a1e0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@643c097f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23771226_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@145c8716_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11aa7fff_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47607304_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d7d335a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41cfd75f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12068f2e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42807c36_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a8f197f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20c9e521_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a538cbd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@155eced6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68c98d31_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f161a7d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7164cb3b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@596c625c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e4ebd9b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3204db_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19045b90_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@161957af_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4a21c4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a9e9fe0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70dca560_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aab6f75_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f0ba2e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3afeb4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a1d06_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1773367f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b3ebaa4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46bf2140_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7085ee30_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@506dee3f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53efb116_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37de0e8b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5357291a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75c2f4a3_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@325954d6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@257e2630_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5091c99b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@246d06c1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17d7e4e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@266c276e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dfa2c18_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11c25474_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7994fea2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62c0697c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41176154_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@593833b8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c6b33f5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b2032d5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19971363_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7707b28b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ba13d9e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63a9a902_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28706e34_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19d223e2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63064fd5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1815b9fa_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e4cb68d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38f79df2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75726fbb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46a32554_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79dda263_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed7cccf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7380ff7e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71afa0c9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cb0487c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e2ece07_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d855673_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ddc863_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68dfb1fc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36367d39_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3614d25c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b0248d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30d501f0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12e13dcc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b75b694_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6467616d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d010de5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701205ba_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46809cc9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24900108_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33ae12a1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34cb12bf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@182b2e85_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ec59720_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37684568_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a42eff5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cf55fc5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47f79041_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@295feacc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3255017c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82ce9fb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ed854ee_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e82c7f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d215511_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dbe6940_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f68cec0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2142c60e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7277561e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1955e586_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33f3dd79_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e4be0dc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51094196_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54a8349d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@699f576d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@464058ca_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dae0c78_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6437bfb9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd3c293_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3071bfb5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c653cc7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b362e5b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@140b97_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49429fa2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6efb3502_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a6154e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4261eca_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180516c8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a4714f0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79d560dc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e934970_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74428f70_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cfc1c33_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59c1f0cd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41d4a0a2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58f7da8d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c32dc7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f67e3b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50605646_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5af67a9e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bb76ec_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a2bc7bf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43cea7bd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed15431_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f10c3bd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6969bfe8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fc76433_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a7a06_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e0b1d92_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72979b2d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dbcc7fe_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d24c3a6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d521545_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b47c51_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc90996_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44b42fe0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c464578_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d492197_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4799d846_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16bdd3eb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8534c79_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dedf1f5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28acf436_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19c32d31_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@250ab3e4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d24f1e7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe1d519_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38868faa_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e5f79d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b87d77f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d111a2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11715175_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@563b4015_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cdd2103_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f6ad971_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@777629ab_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c04053d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c40c62_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@111af58f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15093805_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7397a528_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c6b630d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b5d0603_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@292d43fa_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ae78290_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d400de6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@748a12b4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2112c61f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ad0fa29_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cea1d7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a8a70b2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d219eb8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5530b6e2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7409a6fc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a41241d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d7e21db_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bb5088f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68957deb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72ec48b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2d4649_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4a72e7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4efdffcc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ec15d61_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44270c90_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4171c658_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c5b71e5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fbdcd62_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c612aae_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60878386_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e8d8573_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b91781b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e02fbe2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c38e9b2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5de4e6f5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3acec35c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61ca05d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16ba66f8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f4bc1be_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ef35860_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c19632f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b0f9e7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef8dc44_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69790a90_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218d2746_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2867f1ea_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@97753da_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e6c0576_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fd5d537_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ba7ec29_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bf35a6e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24317f25_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e1fee2d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5817d05c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2de452d5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65758b77_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496cd788_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67d4a1eb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15538c2f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a9c246c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@381f09e4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2bcaac_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51649eaf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eb77a9c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37b006fa_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ed9b9fd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c039d14_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75c8a303_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@493e4754_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48cbbeca_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dcd1911_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8449a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38227122_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c75367_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422a1062_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e81a33_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@192323a7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72af3593_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50fee57_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@146d59c7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e3e2ee3_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@859c103_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@737a8456_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71bfa8a7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@774b50f0_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fbb9e53_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb8ab90_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55bd0add_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3289ef07_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e656766_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1684efc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32b8725b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a1556c5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1434a014_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3656cd48_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78b7509f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c384a72_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@275b3066_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@403170c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b392c7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b22e36d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c427aef_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22857b07_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6838664c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a32d092_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36b733e1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4be02845_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6157501_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a102ca1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@205b0dc1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d885e9d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620ac10_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58d4c120_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd8152b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c305404_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22c296bf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76bbcd81_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3da9970f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18289791_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44e8b7f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cb36857_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@666b8736_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eabe56d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49d09154_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec4a5c6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15173d71_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fd5fdb6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e7a0d24_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a0320c7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72cb9d03_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e187c30_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24176d9b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@349c2035_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d78f40_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76e700fe_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6da2c307_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1473233a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ab0acc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3621ff8e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c409044_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c08ec9a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@346107a4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aa25d32_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aa6b26d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1812315f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18a576ab_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7b53d5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d6afaae_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eca9d5f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2deea1b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d07b2d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13467484_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45153f07_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc88654_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7248de07_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74c15720_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@af1d336_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43bf8b99_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29471564_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d7f9591_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@105478d7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2331d25_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c2608a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8dff784_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@453fdd88_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aa20f4f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19f72996_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fea7419_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b6fd379_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4940caa8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e1d8cdf_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cd30ecd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63e53ad1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2182d984_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc6d573_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa99cb8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e4fc8e2_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@650a9b98_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3269a89a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68e98e6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b321b6c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6caf068a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ca1f2dd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@444b0065_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f764313_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@427f3d91_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@171ad963_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb8c8a9_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68b83fe_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@109f25a4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@af5ecce_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794674d_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f59dd1e_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765980cc_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6348dc95_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@670cefff_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f1db63f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72caa95c_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b2ca7c5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2089688a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5142d61a_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1281f8b5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@681c1321_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5979cf10_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f38650_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32114d56_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a657e21_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e36159_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53edb44f_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52d9c054_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe47552_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7798b0e4_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2149dc6_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76224f68_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35426aea_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4929fbee_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9fc3a7_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21e1594b_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aeb3c19_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@509466cb_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bb45117_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@783f4c40_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc59dc1_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a19af5_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51386788_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6442ebb8_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@569b0bd_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cf29f57_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ec3e148_ARCHIVE_LOCATION">v:/zxnext/zxnext</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d8550d8b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="eefaecf8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="95a55d9b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3f89a8c9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5924e867"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
