

================================================================
== Vitis HLS Report for 'float64_div_Pipeline_VITIS_LOOP_224_1'
================================================================
* Date:           Tue Jun 18 22:35:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.964 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_224_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:216->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 5 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rem0_1 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 6 'alloca' 'rem0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem1_1 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 7 'alloca' 'rem1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln214_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln214"   --->   Operation 8 'read' 'zext_ln214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b1"   --->   Operation 9 'read' 'b1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%z_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_13"   --->   Operation 10 'read' 'z_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rem0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem0"   --->   Operation 11 'read' 'rem0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rem1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem1"   --->   Operation 12 'read' 'rem1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln214_cast = zext i32 %zext_ln214_read"   --->   Operation 13 'zext' 'zext_ln214_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem1_read, i64 %rem1_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 14 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_read, i64 %rem0_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 15 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %z_13_read, i64 %z" [benchmarks/chstone/dfsin/src/softfloat-macros:216->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 16 'store' 'store_ln216' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.72>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%rem0_3 = load i64 %rem0_1" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 18 'load' 'rem0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rem1_2 = load i64 %rem1_1" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 19 'load' 'rem1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i64 %rem0_3" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 20 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %rem0_3, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %tmp, void %while.end.i.exitStub, void %while.body.i" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 22 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%z_load = load i64 %z" [benchmarks/chstone/dfsin/src/softfloat-macros:226->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 23 'load' 'z_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%z_14 = add i64 %z_load, i64 18446744069414584320" [benchmarks/chstone/dfsin/src/softfloat-macros:226->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 24 'add' 'z_14' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%z1 = add i64 %b1_read, i64 %rem1_2" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 25 'add' 'z1' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.36ns)   --->   "%icmp_ln150 = icmp_ult  i64 %z1, i64 %rem1_2" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 26 'icmp' 'icmp_ln150' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %z1, i64 %rem1_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 27 'store' 'store_ln143' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %z_14, i64 %z" [benchmarks/chstone/dfsin/src/softfloat-macros:216->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 28 'store' 'store_ln216' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%z_load_1 = load i64 %z"   --->   Operation 37 'load' 'z_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %rem1_1_out, i64 %rem1_2" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 38 'write' 'write_ln148' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rem0_1_out, i32 %trunc_ln224" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 39 'write' 'write_ln224' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %z_out, i64 %z_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln226 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/chstone/dfsin/src/softfloat-macros:226->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 29 'specpipeline' 'specpipeline_ln226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 30 'specloopname' 'specloopname_ln224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i1 %icmp_ln150" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 31 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln150 = add i33 %zext_ln150, i33 %zext_ln214_cast" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 32 'add' 'add_ln150' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i33 %add_ln150" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 33 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.36ns)   --->   "%rem0_4 = add i64 %rem0_3, i64 %zext_ln150_1" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 34 'add' 'rem0_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_4, i64 %rem0_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 35 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln224 = br void %while.cond.i" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 36 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rem1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rem0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln214]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rem1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rem0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ z_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
z                  (alloca      ) [ 0110]
rem0_1             (alloca      ) [ 0111]
rem1_1             (alloca      ) [ 0110]
zext_ln214_read    (read        ) [ 0000]
b1_read            (read        ) [ 0110]
z_13_read          (read        ) [ 0000]
rem0_read          (read        ) [ 0000]
rem1_read          (read        ) [ 0000]
zext_ln214_cast    (zext        ) [ 0111]
store_ln143        (store       ) [ 0000]
store_ln143        (store       ) [ 0000]
store_ln216        (store       ) [ 0000]
br_ln0             (br          ) [ 0000]
rem0_3             (load        ) [ 0101]
rem1_2             (load        ) [ 0000]
trunc_ln224        (trunc       ) [ 0000]
tmp                (bitselect   ) [ 0110]
br_ln224           (br          ) [ 0000]
z_load             (load        ) [ 0000]
z_14               (add         ) [ 0000]
z1                 (add         ) [ 0000]
icmp_ln150         (icmp        ) [ 0101]
store_ln143        (store       ) [ 0000]
store_ln216        (store       ) [ 0000]
specpipeline_ln226 (specpipeline) [ 0000]
specloopname_ln224 (specloopname) [ 0000]
zext_ln150         (zext        ) [ 0000]
add_ln150          (add         ) [ 0000]
zext_ln150_1       (zext        ) [ 0000]
rem0_4             (add         ) [ 0000]
store_ln143        (store       ) [ 0000]
br_ln224           (br          ) [ 0000]
z_load_1           (load        ) [ 0000]
write_ln148        (write       ) [ 0000]
write_ln224        (write       ) [ 0000]
write_ln0          (write       ) [ 0000]
ret_ln0            (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln214">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rem1_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem1_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rem0_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem0_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="z_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="z_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="rem0_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem0_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="rem1_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem1_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln214_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln214_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="z_13_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_13_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rem0_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rem0_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rem1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rem1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln148_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln148/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln224_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln214_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln143_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln143_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln216_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="rem0_3_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem0_3/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="rem1_2_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem1_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln224_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="z_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="z_14_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="33" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_14/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="z1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln150_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln143_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln216_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln150_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln150_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2"/>
<pin id="182" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln150_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="33" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rem0_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="0" index="1" bw="33" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem0_4/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln143_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="2"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="z_load_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load_1/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="z_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="210" class="1005" name="rem0_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="rem0_1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="rem1_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="rem1_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="b1_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b1_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="zext_ln214_cast_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="33" slack="2"/>
<pin id="231" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln214_cast "/>
</bind>
</comp>

<comp id="234" class="1005" name="rem0_3_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rem0_3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln150_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln150 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="56" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="80" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="74" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="129" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="129" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="155" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="149" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="205"><net_src comp="44" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="48" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="220"><net_src comp="52" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="227"><net_src comp="62" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="232"><net_src comp="107" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="237"><net_src comp="126" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="245"><net_src comp="160" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rem1_1_out | {2 }
	Port: rem0_1_out | {2 }
	Port: z_out | {2 }
 - Input state : 
	Port: float64_div_Pipeline_VITIS_LOOP_224_1 : rem1 | {1 }
	Port: float64_div_Pipeline_VITIS_LOOP_224_1 : rem0 | {1 }
	Port: float64_div_Pipeline_VITIS_LOOP_224_1 : z_13 | {1 }
	Port: float64_div_Pipeline_VITIS_LOOP_224_1 : b1 | {1 }
	Port: float64_div_Pipeline_VITIS_LOOP_224_1 : zext_ln214 | {1 }
  - Chain level:
	State 1
	State 2
		trunc_ln224 : 1
		tmp : 1
		br_ln224 : 2
		z_14 : 1
		z1 : 1
		icmp_ln150 : 2
		store_ln143 : 2
		store_ln216 : 2
		write_ln148 : 1
		write_ln224 : 2
		write_ln0 : 1
	State 3
		add_ln150 : 1
		zext_ln150_1 : 2
		rem0_4 : 3
		store_ln143 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         z_14_fu_149        |    0    |    71   |
|    add   |          z1_fu_155         |    0    |    71   |
|          |      add_ln150_fu_179      |    0    |    39   |
|          |        rem0_4_fu_188       |    0    |    71   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln150_fu_160     |    0    |    71   |
|----------|----------------------------|---------|---------|
|          | zext_ln214_read_read_fu_56 |    0    |    0    |
|          |     b1_read_read_fu_62     |    0    |    0    |
|   read   |    z_13_read_read_fu_68    |    0    |    0    |
|          |    rem0_read_read_fu_74    |    0    |    0    |
|          |    rem1_read_read_fu_80    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln148_write_fu_86  |    0    |    0    |
|   write  |   write_ln224_write_fu_93  |    0    |    0    |
|          |   write_ln0_write_fu_100   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   zext_ln214_cast_fu_107   |    0    |    0    |
|   zext   |      zext_ln150_fu_176     |    0    |    0    |
|          |     zext_ln150_1_fu_184    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln224_fu_133     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_138         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   323   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    b1_read_reg_224    |   64   |
|   icmp_ln150_reg_242  |    1   |
|     rem0_1_reg_210    |   64   |
|     rem0_3_reg_234    |   64   |
|     rem1_1_reg_217    |   64   |
|       z_reg_202       |   64   |
|zext_ln214_cast_reg_229|   33   |
+-----------------------+--------+
|         Total         |   354  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   323  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   354  |    -   |
+-----------+--------+--------+
|   Total   |   354  |   323  |
+-----------+--------+--------+
