// Seed: 3728000375
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    output tri id_16,
    input uwire id_17,
    output wor id_18,
    output wand id_19,
    input tri id_20
);
  wire id_22;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4
);
  assign id_0 = 1'b0;
  wor id_6 = 1'd0;
  assign id_0 = 1'b0;
  assign id_6 = id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_2,
      id_2,
      id_4,
      id_1,
      id_4,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_3,
      id_4
  );
  wire id_9, id_10, id_11;
endmodule
