--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 474 paths analyzed, 202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.463ns.
--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/bit_ct_q_1 (SLICE_X4Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y7.AQ        Tcko                  0.525   avr_interface/spi_slave/ss_q
                                                       avr_interface/spi_slave/ss_q
    SLICE_X5Y7.A1        net (fanout=4)        1.481   avr_interface/spi_slave/ss_q
    SLICE_X5Y7.AMUX      Tilo                  0.337   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X4Y10.SR       net (fanout=1)        0.569   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X4Y10.CLK      Tsrck                 0.504   avr_interface/spi_slave/bit_ct_q<2>
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.366ns logic, 2.050ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.692 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.525   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X5Y7.A5        net (fanout=3)        1.266   avr_interface/cclk_detector/ready_q
    SLICE_X5Y7.AMUX      Tilo                  0.337   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X4Y10.SR       net (fanout=1)        0.569   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X4Y10.CLK      Tsrck                 0.504   avr_interface/spi_slave/bit_ct_q<2>
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (1.366ns logic, 1.835ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/bit_ct_q_2 (SLICE_X4Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y7.AQ        Tcko                  0.525   avr_interface/spi_slave/ss_q
                                                       avr_interface/spi_slave/ss_q
    SLICE_X5Y7.A1        net (fanout=4)        1.481   avr_interface/spi_slave/ss_q
    SLICE_X5Y7.AMUX      Tilo                  0.337   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X4Y10.SR       net (fanout=1)        0.569   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X4Y10.CLK      Tsrck                 0.450   avr_interface/spi_slave/bit_ct_q<2>
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.312ns logic, 2.050ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.692 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.525   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X5Y7.A5        net (fanout=3)        1.266   avr_interface/cclk_detector/ready_q
    SLICE_X5Y7.AMUX      Tilo                  0.337   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X4Y10.SR       net (fanout=1)        0.569   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X4Y10.CLK      Tsrck                 0.450   avr_interface/spi_slave/bit_ct_q<2>
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (1.312ns logic, 1.835ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/bit_ct_q_0 (SLICE_X4Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y7.AQ        Tcko                  0.525   avr_interface/spi_slave/ss_q
                                                       avr_interface/spi_slave/ss_q
    SLICE_X5Y7.A1        net (fanout=4)        1.481   avr_interface/spi_slave/ss_q
    SLICE_X5Y7.AMUX      Tilo                  0.337   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X4Y10.SR       net (fanout=1)        0.569   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X4Y10.CLK      Tsrck                 0.428   avr_interface/spi_slave/bit_ct_q<2>
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (1.290ns logic, 2.050ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.692 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.525   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X5Y7.A5        net (fanout=3)        1.266   avr_interface/cclk_detector/ready_q
    SLICE_X5Y7.AMUX      Tilo                  0.337   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X4Y10.SR       net (fanout=1)        0.569   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X4Y10.CLK      Tsrck                 0.428   avr_interface/spi_slave/bit_ct_q<2>
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (1.290ns logic, 1.835ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_0 (SLICE_X6Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_0 (FF)
  Destination:          avr_interface/spi_slave/data_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_0 to avr_interface/spi_slave/data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.AQ       Tcko                  0.200   avr_interface/spi_slave/data_q<3>
                                                       avr_interface/spi_slave/data_q_0
    SLICE_X6Y10.A6       net (fanout=2)        0.025   avr_interface/spi_slave/data_q<0>
    SLICE_X6Y10.CLK      Tah         (-Th)    -0.190   avr_interface/spi_slave/data_q<3>
                                                       avr_interface/spi_slave/data_q_0_dpot
                                                       avr_interface/spi_slave/data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_3 (SLICE_X6Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_3 (FF)
  Destination:          avr_interface/spi_slave/data_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_3 to avr_interface/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.DQ       Tcko                  0.200   avr_interface/spi_slave/data_q<3>
                                                       avr_interface/spi_slave/data_q_3
    SLICE_X6Y10.D6       net (fanout=2)        0.025   avr_interface/spi_slave/data_q<3>
    SLICE_X6Y10.CLK      Tah         (-Th)    -0.190   avr_interface/spi_slave/data_q<3>
                                                       avr_interface/spi_slave/data_q_3_dpot
                                                       avr_interface/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_7 (SLICE_X7Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_7 (FF)
  Destination:          avr_interface/spi_slave/data_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_7 to avr_interface/spi_slave/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y10.DQ       Tcko                  0.198   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_7
    SLICE_X7Y10.D6       net (fanout=2)        0.024   avr_interface/spi_slave/data_q<7>
    SLICE_X7Y10.CLK      Tah         (-Th)    -0.215   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_7_dpot
                                                       avr_interface/spi_slave/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_pwm/ctr_q<3>/CLK
  Logical resource: led_pwm/ctr_q_0/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_pwm/ctr_q<3>/CLK
  Logical resource: led_pwm/ctr_q_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.463|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 474 paths, 0 nets, and 166 connections

Design statistics:
   Minimum period:   3.463ns{1}   (Maximum frequency: 288.767MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 20 04:54:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



