target:
	## Register-immediate addressing (with pre/post update)
	flh	fa0, (+a1)
	flh	fa0, (a1+)
	flh	fa0, 30(+a1)
	flh	fa0, 30(a1+)
	flh	fa0, -32(+a1)
	flh	fa0, -32(a1+)
	flw	fa0, (+a1)
	flw	fa0, (a1+)
	flw	fa0, 60(+a1)
	flw	fa0, 60(a1+)
	flw	fa0, -64(+a1)
	flw	fa0, -64(a1+)
	fld	fa0, (+a1)
	fld	fa0, (a1+)
	fld	fa0, 120(+a1)
	fld	fa0, 120(a1+)
	fld	fa0, -128(+a1)
	fld	fa0, -128(a1+)
	flq	fa0, (+a1)
	flq	fa0, (a1+)
	flq	fa0, 240(+a1)
	flq	fa0, 240(a1+)
	flq	fa0, -256(+a1)
	flq	fa0, -256(a1+)
	fsh	fa0, (+a1)
	fsh	fa0, (a1+)
	fsh	fa0, 30(+a1)
	fsh	fa0, 30(a1+)
	fsh	fa0, -32(+a1)
	fsh	fa0, -32(a1+)
	fsw	fa0, (+a1)
	fsw	fa0, (a1+)
	fsw	fa0, 60(+a1)
	fsw	fa0, 60(a1+)
	fsw	fa0, -64(+a1)
	fsw	fa0, -64(a1+)
	fsd	fa0, (+a1)
	fsd	fa0, (a1+)
	fsd	fa0, 120(+a1)
	fsd	fa0, 120(a1+)
	fsd	fa0, -128(+a1)
	fsd	fa0, -128(a1+)
	fsq	fa0, (+a1)
	fsq	fa0, (a1+)
	fsq	fa0, 240(+a1)
	fsq	fa0, 240(a1+)
	fsq	fa0, -256(+a1)
	fsq	fa0, -256(a1+)

	## Register-register addressing (with optional pre/post update), non-scaled
	flh	fa0, a2(a1)
	flh	fa0, a2(+a1)
	flh	fa0, a2(a1+)
	flw	fa0, a2(a1)
	flw	fa0, a2(+a1)
	flw	fa0, a2(a1+)
	fld	fa0, a2(a1)
	fld	fa0, a2(+a1)
	fld	fa0, a2(a1+)
	flq	fa0, a2(a1)
	flq	fa0, a2(+a1)
	flq	fa0, a2(a1+)
	fsh	fa0, a2(a1)
	fsh	fa0, a2(+a1)
	fsh	fa0, a2(a1+)
	fsw	fa0, a2(a1)
	fsw	fa0, a2(+a1)
	fsw	fa0, a2(a1+)
	fsd	fa0, a2(a1)
	fsd	fa0, a2(+a1)
	fsd	fa0, a2(a1+)
	fsq	fa0, a2(a1)
	fsq	fa0, a2(+a1)
	fsq	fa0, a2(a1+)

	## Register-register addressing (with optional pre/post update), scaled
	flh	fa0, [a2](a1)
	flh	fa0, [a2](+a1)
	flh	fa0, [a2](a1+)
	flw	fa0, [a2](a1)
	flw	fa0, [a2](+a1)
	flw	fa0, [a2](a1+)
	fld	fa0, [a2](a1)
	fld	fa0, [a2](+a1)
	fld	fa0, [a2](a1+)
	flq	fa0, [a2](a1)
	flq	fa0, [a2](+a1)
	flq	fa0, [a2](a1+)
	fsh	fa0, [a2](a1)
	fsh	fa0, [a2](+a1)
	fsh	fa0, [a2](a1+)
	fsw	fa0, [a2](a1)
	fsw	fa0, [a2](+a1)
	fsw	fa0, [a2](a1+)
	fsd	fa0, [a2](a1)
	fsd	fa0, [a2](+a1)
	fsd	fa0, [a2](a1+)
	fsq	fa0, [a2](a1)
	fsq	fa0, [a2](+a1)
	fsq	fa0, [a2](a1+)
