Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||prj_2_memory_sb_layout_log.log;liberoaction://open_report/file/prj_2_memory_sb_layout_log.log||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/48||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/50||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/52||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/54||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/56||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/58||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit2; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/83||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit1; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/85||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit3; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/87||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/88||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/89||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/90||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CG133||@W:Object sumSP is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/96||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object sumSDi is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/97||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object red is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/98||MRSC_decoder.sv(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/4
Implementation;Synthesis||CG133||@W:Object decoder_output3 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/108||ecc_design.sv(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/25
Implementation;Synthesis||CG133||@W:Object decoder_output4 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/109||ecc_design.sv(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/28
Implementation;Synthesis||CL168||@W:Removing instance codificador1_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||prj_2_memory_sb.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/111||ecc_design.sv(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance decodificador2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||prj_2_memory_sb.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/112||ecc_design.sv(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/37
Implementation;Synthesis||CL168||@W:Removing instance codificador2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||prj_2_memory_sb.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/113||ecc_design.sv(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/36
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal data_out_right_up[0:15]; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/114||ecc_design.sv(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/45
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal data_out_right_down[0:15]; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/115||ecc_design.sv(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/45
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/116||ecc_design.sv(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/45
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/117||ecc_design.sv(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/45
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/143||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/144||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/145||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/146||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/147||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||prj_2_memory_sb.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/160||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL159||@N: Input random_values17 is unused.||prj_2_memory_sb.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/177||ecc_design.sv(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/16
Implementation;Synthesis||FX1171||@N: Found instance fpga_top_design_0.flag_out[0:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||prj_2_memory_sb.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/321||design.sv(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\design.sv'/linenumber/35
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/328||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/329||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/330||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/331||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/332||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||BN115||@N: Removing instance lfsr_random_generator_1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/339||prj_2_memory_sb.v(348);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb\prj_2_memory_sb.v'/linenumber/348
Implementation;Synthesis||BN362||@N: Removing sequential instance random_value_reg[6:0] (in view: work.lfsr_random_generator(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/340||lfsr_random_generator.sv(12);liberoaction://cross_probe/hdl/file/'<project>\hdl\lfsr_random_generator.sv'/linenumber/12
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist prj_2_memory_sb ||prj_2_memory_sb.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/341||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 13 sequential elements including lfsr_random_generator3_0.random_value_reg[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/387||lfsr_random_generator3.sv(12);liberoaction://cross_probe/hdl/file/'<project>\hdl\lfsr_random_generator3.sv'/linenumber/12
Implementation;Synthesis||MT530||@W:Found inferred clock ecc_design|data_out_right_up7_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_down[0:15]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/388||ecc_design.sv(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/45
Implementation;Synthesis||MT530||@W:Found inferred clock ecc_design|data_out_right_up8_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_up[0:15]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/389||ecc_design.sv(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/45
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_3_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit1. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/390||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_2_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit2. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/391||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit3. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/392||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||prj_2_memory_sb.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/394||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/457||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/458||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/459||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/460||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/461||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||FP130||@N: Promoting Net fpga_top_design_0.modulo.data_out_right_up7_i_0 on CLKINT  I_138 ||prj_2_memory_sb.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/516||null;null
Implementation;Synthesis||FP130||@N: Promoting Net fpga_top_design_0.modulo.data_out_right_up8_i on CLKINT  I_139 ||prj_2_memory_sb.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/517||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/545||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/546||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/547||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/548||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/549||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/550||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.N_RCOSC_25_50MHZ_CLKOUT.||prj_2_memory_sb.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/560||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ecc_design|data_out_right_up7_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.data_out_right_up7.||prj_2_memory_sb.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/561||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ecc_design|data_out_right_up8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.data_out_right_up8.||prj_2_memory_sb.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/562||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118_3.||prj_2_memory_sb.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/563||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118_2.||prj_2_memory_sb.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/564||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118.||prj_2_memory_sb.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/565||null;null
Implementation;Place and Route;RootName:prj_2_memory_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 4 Info(s)||prj_2_memory_sb_layout_log.log;liberoaction://open_report/file/prj_2_memory_sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:prj_2_memory_sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||prj_2_memory_sb_generateBitstream.log;liberoaction://open_report/file/prj_2_memory_sb_generateBitstream.log||(null);(null)
