
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -530.34

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -57.83

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -57.83

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  41.44 source latency dpath.a_reg.out[1]$_DFFE_PP_/CLK ^
 -36.13 target latency dpath.a_reg.out[13]$_DFFE_PP_/CLK ^
  -0.76 CRPR
--------------
   4.55 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         62.00   62.00 ^ input external delay
     1    0.60    0.00    0.00   62.00 ^ reset (in)
                                         reset (net)
                  0.11    0.03   62.03 ^ input34/A (BUFx2_ASAP7_75t_R)
     3    2.05    9.45   12.20   74.24 ^ input34/Y (BUFx2_ASAP7_75t_R)
                                         net34 (net)
                  9.47    0.24   74.48 ^ _336_/B (AOI21x1_ASAP7_75t_R)
     1    0.70    6.16    6.11   80.58 v _336_/Y (AOI21x1_ASAP7_75t_R)
                                         _002_ (net)
                  6.16    0.04   80.62 v ctrl.state.out[2]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                 80.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.82    0.26    0.26 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.76   14.53   14.97   15.22 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.54    0.31   15.54 ^ clkbuf_2_3__f_clk/A (BUFx2_ASAP7_75t_R)
    10    6.97   24.38   23.36   38.90 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                 24.43    0.69   39.59 ^ ctrl.state.out[2]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          0.00   39.59   clock reconvergence pessimism
                         12.53   52.12   library hold time
                                 52.12   data required time
-----------------------------------------------------------------------------
                                 52.12   data required time
                                -80.62   data arrival time
-----------------------------------------------------------------------------
                                 28.50   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.82    0.26    0.26 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.76   14.53   14.97   15.22 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.55    0.32   15.55 ^ clkbuf_2_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.21   25.34   23.65   39.20 ^ clkbuf_2_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                 25.38    0.58   39.78 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    2.00   17.78   50.49   90.26 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _033_ (net)
                 17.78    0.16   90.42 ^ _352_/A (INVx3_ASAP7_75t_R)
     3    2.56    8.92    7.25   97.67 v _352_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                  8.96    0.33   98.00 v _569_/A (HAxp5_ASAP7_75t_R)
     3    2.02   31.51   18.14  116.14 ^ _569_/CON (HAxp5_ASAP7_75t_R)
                                         _017_ (net)
     2    1.59   35.22   17.55  133.69 v _569_/SN (HAxp5_ASAP7_75t_R)
                                         _049_ (net)
                 35.22    0.16  133.84 v rebuffer16/A (BUFx3_ASAP7_75t_R)
     4    2.63    8.78   21.73  155.57 v rebuffer16/Y (BUFx3_ASAP7_75t_R)
                                         net69 (net)
                  8.79    0.14  155.71 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.34   19.03   27.86  183.57 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.03    0.09  183.66 v _396_/A (OR2x2_ASAP7_75t_R)
     1    0.68    7.02   21.61  205.27 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  7.02    0.03  205.30 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.85   11.94   19.65  224.95 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.02    0.52  225.47 v _402_/A1 (AO21x2_ASAP7_75t_R)
     2    1.35    7.88   19.31  244.78 v _402_/Y (AO21x2_ASAP7_75t_R)
                                         _163_ (net)
                  7.89    0.13  244.91 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.73   13.94   24.15  269.06 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 13.94    0.09  269.15 v _418_/A (XOR2x1_ASAP7_75t_R)
     2    1.48   13.54   22.95  292.09 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         net41 (net)
                 13.55    0.15  292.24 v output41/A (BUFx3_ASAP7_75t_R)
     1    0.27    4.16   13.57  305.82 v output41/Y (BUFx3_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  4.16    0.01  305.83 v resp_msg[13] (out)
                                305.83   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -305.83   data arrival time
-----------------------------------------------------------------------------
                                -57.83   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.82    0.26    0.26 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.76   14.53   14.97   15.22 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.55    0.32   15.55 ^ clkbuf_2_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.21   25.34   23.65   39.20 ^ clkbuf_2_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                 25.38    0.58   39.78 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    2.00   17.78   50.49   90.26 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _033_ (net)
                 17.78    0.16   90.42 ^ _352_/A (INVx3_ASAP7_75t_R)
     3    2.56    8.92    7.25   97.67 v _352_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                  8.96    0.33   98.00 v _569_/A (HAxp5_ASAP7_75t_R)
     3    2.02   31.51   18.14  116.14 ^ _569_/CON (HAxp5_ASAP7_75t_R)
                                         _017_ (net)
     2    1.59   35.22   17.55  133.69 v _569_/SN (HAxp5_ASAP7_75t_R)
                                         _049_ (net)
                 35.22    0.16  133.84 v rebuffer16/A (BUFx3_ASAP7_75t_R)
     4    2.63    8.78   21.73  155.57 v rebuffer16/Y (BUFx3_ASAP7_75t_R)
                                         net69 (net)
                  8.79    0.14  155.71 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.34   19.03   27.86  183.57 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.03    0.09  183.66 v _396_/A (OR2x2_ASAP7_75t_R)
     1    0.68    7.02   21.61  205.27 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  7.02    0.03  205.30 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.85   11.94   19.65  224.95 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.02    0.52  225.47 v _402_/A1 (AO21x2_ASAP7_75t_R)
     2    1.35    7.88   19.31  244.78 v _402_/Y (AO21x2_ASAP7_75t_R)
                                         _163_ (net)
                  7.89    0.13  244.91 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.73   13.94   24.15  269.06 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 13.94    0.09  269.15 v _418_/A (XOR2x1_ASAP7_75t_R)
     2    1.48   13.54   22.95  292.09 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         net41 (net)
                 13.55    0.15  292.24 v output41/A (BUFx3_ASAP7_75t_R)
     1    0.27    4.16   13.57  305.82 v output41/Y (BUFx3_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  4.16    0.01  305.83 v resp_msg[13] (out)
                                305.83   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -305.83   data arrival time
-----------------------------------------------------------------------------
                                -57.83   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
228.9985809326172

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7156

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
18.562219619750977

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8057

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 29

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.22   15.22 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  23.97   39.20 ^ clkbuf_2_0__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.58   39.78 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
  52.53   92.31 v dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
   8.92  101.23 ^ _352_/Y (INVx3_ASAP7_75t_R)
  17.56  118.80 v _569_/CON (HAxp5_ASAP7_75t_R)
  17.62  136.41 ^ _569_/SN (HAxp5_ASAP7_75t_R)
  19.40  155.81 ^ rebuffer16/Y (BUFx3_ASAP7_75t_R)
  18.76  174.57 ^ _303_/Y (OA211x2_ASAP7_75t_R)
  16.66  191.23 ^ _305_/Y (OA21x2_ASAP7_75t_R)
  17.28  208.51 ^ _306_/Y (OR2x2_ASAP7_75t_R)
  21.35  229.86 ^ _368_/Y (AO21x2_ASAP7_75t_R)
  26.42  256.28 ^ _370_/Y (AND3x4_ASAP7_75t_R)
  16.42  272.71 v _372_/Y (OAI21x1_ASAP7_75t_R)
  24.55  297.26 v rebuffer67/Y (BUFx6f_ASAP7_75t_R)
  18.42  315.68 v _373_/Y (BUFx6f_ASAP7_75t_R)
  29.51  345.19 v _513_/Y (OA211x2_ASAP7_75t_R)
   8.90  354.09 ^ _514_/Y (NOR2x1_ASAP7_75t_R)
   0.08  354.17 ^ dpath.b_reg.out[13]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
         354.17   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock source latency
   0.00  310.00 ^ clk (in)
  14.47  324.47 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  21.33  345.80 ^ clkbuf_2_2__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.47  346.27 ^ dpath.b_reg.out[13]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   0.76  347.03   clock reconvergence pessimism
  -4.94  342.08   library setup time
         342.08   data required time
---------------------------------------------------------
         342.08   data required time
        -354.17   data arrival time
---------------------------------------------------------
         -12.09   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  14.47   14.47 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  21.72   36.19 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.31   36.50 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  43.95   80.45 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.13   87.58 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.05   87.63 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          87.63   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.22   15.22 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  23.68   38.90 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.37   39.27 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  -2.71   36.56   clock reconvergence pessimism
  12.02   48.58   library hold time
          48.58   data required time
---------------------------------------------------------
          48.58   data required time
         -87.63   data arrival time
---------------------------------------------------------
          39.05   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
36.8930

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
39.5852

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
305.8309

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-57.8309

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-18.909437

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.18e-04   2.74e-05   6.82e-09   2.45e-04  28.2%
Combinational          2.95e-04   2.28e-04   3.16e-08   5.23e-04  60.2%
Clock                  3.78e-05   6.28e-05   4.02e-10   1.01e-04  11.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.50e-04   3.18e-04   3.88e-08   8.68e-04 100.0%
                          63.3%      36.7%       0.0%
