

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Sat Apr 15 10:51:53 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4321
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 09/02/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4321 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _OSCTUNEbits	set	3995
    48   000000                     _OSCCON	set	4051
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   001FF0                     __pcinit:
    54                           	callstack 0
    55   001FF0                     start_initialization:
    56                           	callstack 0
    57   001FF0                     __initialization:
    58                           	callstack 0
    59   001FF0                     end_of_initialization:
    60                           	callstack 0
    61   001FF0                     __end_of__initialization:
    62                           	callstack 0
    63   001FF0  0100               	movlb	0
    64   001FF2  EFFB  F00F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 9 in file "main.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		wreg, status,2
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1
    90 ;;      Params:         0       0       0
    91 ;;      Locals:         0       0       0
    92 ;;      Temps:          0       0       0
    93 ;;      Totals:         0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103   001FF6                     __ptext0:
   104                           	callstack 0
   105   001FF6                     _main:
   106                           	callstack 31
   107   001FF6  0E60               	movlw	96
   108   001FF8  6ED3               	movwf	211,c	;volatile
   109   001FFA  8C9B               	bsf	155,6,c	;volatile
   110   001FFC  EF00  F000         	goto	start
   111   002000                     __end_of_main:
   112                           	callstack 0
   113   000000                     
   114                           	psect	rparam
   115   000000                     
   116                           	psect	idloc
   117                           
   118                           ;Config register IDLOC0 @ 0x200000
   119                           ;	unspecified, using default values
   120   200000                     	org	2097152
   121   200000  FF                 	db	255
   122                           
   123                           ;Config register IDLOC1 @ 0x200001
   124                           ;	unspecified, using default values
   125   200001                     	org	2097153
   126   200001  FF                 	db	255
   127                           
   128                           ;Config register IDLOC2 @ 0x200002
   129                           ;	unspecified, using default values
   130   200002                     	org	2097154
   131   200002  FF                 	db	255
   132                           
   133                           ;Config register IDLOC3 @ 0x200003
   134                           ;	unspecified, using default values
   135   200003                     	org	2097155
   136   200003  FF                 	db	255
   137                           
   138                           ;Config register IDLOC4 @ 0x200004
   139                           ;	unspecified, using default values
   140   200004                     	org	2097156
   141   200004  FF                 	db	255
   142                           
   143                           ;Config register IDLOC5 @ 0x200005
   144                           ;	unspecified, using default values
   145   200005                     	org	2097157
   146   200005  FF                 	db	255
   147                           
   148                           ;Config register IDLOC6 @ 0x200006
   149                           ;	unspecified, using default values
   150   200006                     	org	2097158
   151   200006  FF                 	db	255
   152                           
   153                           ;Config register IDLOC7 @ 0x200007
   154                           ;	unspecified, using default values
   155   200007                     	org	2097159
   156   200007  FF                 	db	255
   157                           
   158                           	psect	config
   159                           
   160                           ; Padding undefined space
   161   300000                     	org	3145728
   162   300000  FF                 	db	255
   163                           
   164                           ;Config register CONFIG1H @ 0x300001
   165                           ;	Oscillator
   166                           ;	OSC = INTIO2, Internal oscillator block, port function on RA6 and RA7
   167                           ;	Fail-Safe Clock Monitor Enable bit
   168                           ;	FCMEN = 0x0, unprogrammed default
   169                           ;	Internal/External Oscillator Switchover bit
   170                           ;	IESO = 0x0, unprogrammed default
   171   300001                     	org	3145729
   172   300001  08                 	db	8
   173                           
   174                           ;Config register CONFIG2L @ 0x300002
   175                           ;	unspecified, using default values
   176                           ;	Power-up Timer Enable bit
   177                           ;	PWRT = 0x1, unprogrammed default
   178                           ;	Brown-out Reset Enable bits
   179                           ;	BOR = 0x3, unprogrammed default
   180                           ;	Brown-out Reset Voltage bits
   181                           ;	BORV = 0x3, unprogrammed default
   182   300002                     	org	3145730
   183   300002  1F                 	db	31
   184                           
   185                           ;Config register CONFIG2H @ 0x300003
   186                           ;	Watchdog Timer Enable bit
   187                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   188                           ;	Watchdog Timer Postscale Select bits
   189                           ;	WDTPS = 0xF, unprogrammed default
   190   300003                     	org	3145731
   191   300003  1E                 	db	30
   192                           
   193                           ; Padding undefined space
   194   300004                     	org	3145732
   195   300004  FF                 	db	255
   196                           
   197                           ;Config register CONFIG3H @ 0x300005
   198                           ;	CCP2 MUX bit
   199                           ;	CCP2MX = 0x1, unprogrammed default
   200                           ;	PORTB A/D Enable bit
   201                           ;	PBADEN = DIG, PORTB<4:0> pins are configured as digital I/O on Reset
   202                           ;	Low-Power Timer1 Oscillator Enable bit
   203                           ;	LPT1OSC = 0x0, unprogrammed default
   204                           ;	MCLR Pin Enable bit
   205                           ;	MCLRE = 0x1, unprogrammed default
   206   300005                     	org	3145733
   207   300005  81                 	db	129
   208                           
   209                           ;Config register CONFIG4L @ 0x300006
   210                           ;	unspecified, using default values
   211                           ;	Stack Full/Underflow Reset Enable bit
   212                           ;	STVREN = 0x1, unprogrammed default
   213                           ;	Single-Supply ICSP Enable bit
   214                           ;	LVP = 0x1, unprogrammed default
   215                           ;	Boot Block Size Select bits
   216                           ;	BBSIZ = 0x0, unprogrammed default
   217                           ;	Extended Instruction Set Enable bit
   218                           ;	XINST = 0x0, unprogrammed default
   219                           ;	Background Debugger Enable bit
   220                           ;	DEBUG = 0x1, unprogrammed default
   221   300006                     	org	3145734
   222   300006  85                 	db	133
   223                           
   224                           ; Padding undefined space
   225   300007                     	org	3145735
   226   300007  FF                 	db	255
   227                           
   228                           ;Config register CONFIG5L @ 0x300008
   229                           ;	unspecified, using default values
   230                           ;	Code Protection bit
   231                           ;	CP0 = 0x1, unprogrammed default
   232                           ;	Code Protection bit
   233                           ;	CP1 = 0x1, unprogrammed default
   234   300008                     	org	3145736
   235   300008  03                 	db	3
   236                           
   237                           ;Config register CONFIG5H @ 0x300009
   238                           ;	unspecified, using default values
   239                           ;	Boot Block Code Protection bitProtect Boot
   240                           ;	CPB = 0x1, unprogrammed default
   241                           ;	Data EEPROM Code Protection bit
   242                           ;	CPD = 0x1, unprogrammed default
   243   300009                     	org	3145737
   244   300009  C0                 	db	192
   245                           
   246                           ;Config register CONFIG6L @ 0x30000A
   247                           ;	unspecified, using default values
   248                           ;	Write Protection bit
   249                           ;	WRT0 = 0x1, unprogrammed default
   250                           ;	Write Protection bit
   251                           ;	WRT1 = 0x1, unprogrammed default
   252   30000A                     	org	3145738
   253   30000A  03                 	db	3
   254                           
   255                           ;Config register CONFIG6H @ 0x30000B
   256                           ;	unspecified, using default values
   257                           ;	Configuration Register Write Protection bit
   258                           ;	WRTC = 0x1, unprogrammed default
   259                           ;	Boot Block Write Protection bit
   260                           ;	WRTB = 0x1, unprogrammed default
   261                           ;	Data EEPROM Write Protection bit
   262                           ;	WRTD = 0x1, unprogrammed default
   263   30000B                     	org	3145739
   264   30000B  E0                 	db	224
   265                           
   266                           ;Config register CONFIG7L @ 0x30000C
   267                           ;	unspecified, using default values
   268                           ;	Table Read Protection bit
   269                           ;	EBTR0 = 0x1, unprogrammed default
   270                           ;	Table Read Protection bit
   271                           ;	EBTR1 = 0x1, unprogrammed default
   272   30000C                     	org	3145740
   273   30000C  03                 	db	3
   274                           
   275                           ;Config register CONFIG7H @ 0x30000D
   276                           ;	unspecified, using default values
   277                           ;	Boot Block Table Read Protection bit
   278                           ;	EBTRB = 0x1, unprogrammed default
   279   30000D                     	org	3145741
   280   30000D  40                 	db	64
   281                           tosu	equ	0xFFF
   282                           tosh	equ	0xFFE
   283                           tosl	equ	0xFFD
   284                           stkptr	equ	0xFFC
   285                           pclatu	equ	0xFFB
   286                           pclath	equ	0xFFA
   287                           pcl	equ	0xFF9
   288                           tblptru	equ	0xFF8
   289                           tblptrh	equ	0xFF7
   290                           tblptrl	equ	0xFF6
   291                           tablat	equ	0xFF5
   292                           prodh	equ	0xFF4
   293                           prodl	equ	0xFF3
   294                           indf0	equ	0xFEF
   295                           postinc0	equ	0xFEE
   296                           postdec0	equ	0xFED
   297                           preinc0	equ	0xFEC
   298                           plusw0	equ	0xFEB
   299                           fsr0h	equ	0xFEA
   300                           fsr0l	equ	0xFE9
   301                           wreg	equ	0xFE8
   302                           indf1	equ	0xFE7
   303                           postinc1	equ	0xFE6
   304                           postdec1	equ	0xFE5
   305                           preinc1	equ	0xFE4
   306                           plusw1	equ	0xFE3
   307                           fsr1h	equ	0xFE2
   308                           fsr1l	equ	0xFE1
   309                           bsr	equ	0xFE0
   310                           indf2	equ	0xFDF
   311                           postinc2	equ	0xFDE
   312                           postdec2	equ	0xFDD
   313                           preinc2	equ	0xFDC
   314                           plusw2	equ	0xFDB
   315                           fsr2h	equ	0xFDA
   316                           fsr2l	equ	0xFD9
   317                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBIGSFRh          2C      0       0       8        0.0%
BITBIGSFRlh         37      0       0       9        0.0%
BITBIGSFRll         1B      0       0      10        0.0%
ABS                  0      0       0      11        0.0%
BIGRAM             1FF      0       0      12        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Sat Apr 15 10:51:53 2023

                      l9 1FFC                      l685 1FF6                      l687 1FFA  
                   _main 1FF6                     start 0000             ___param_bank 0000  
                  ?_main 0000          __initialization 1FF0             __end_of_main 2000  
                 ??_main 0000            __activetblptr 0000                   _OSCCON 0FD3  
                 isa$std 0001               __accesstop 0080  __end_of__initialization 1FF0  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 1FF0                  __ramtop 0200  
                __ptext0 1FF6     end_of_initialization 1FF0      start_initialization 1FF0  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
            _OSCTUNEbits 0F9B  
