[2021-09-09 10:02:58,640]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 10:02:58,640]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:58,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; ".

Peak memory: 14479360 bytes

[2021-09-09 10:02:58,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:59,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 10:02:59,014]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 10:02:59,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:59,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :6
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :6
score:100
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 6139904 bytes

[2021-09-09 10:02:59,040]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-09 12:02:09,480]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 12:02:09,481]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:09,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; ".

Peak memory: 14073856 bytes

[2021-09-09 12:02:09,699]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:09,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 12:02:09,822]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 12:02:09,823]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:11,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :6
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :6
score:100
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12857344 bytes

[2021-09-09 12:02:11,593]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-09 13:32:11,955]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 13:32:11,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:12,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; ".

Peak memory: 14397440 bytes

[2021-09-09 13:32:12,206]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:12,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34541568 bytes

[2021-09-09 13:32:12,333]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 13:32:12,333]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:14,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :6
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :6
score:100
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12701696 bytes

[2021-09-09 13:32:14,167]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-09 15:07:10,792]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 15:07:10,792]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:10,792]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:10,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34426880 bytes

[2021-09-09 15:07:10,925]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 15:07:10,925]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:12,891]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12640256 bytes

[2021-09-09 15:07:12,892]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 15:36:14,551]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 15:36:14,551]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:14,552]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:14,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34500608 bytes

[2021-09-09 15:36:14,690]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 15:36:14,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:16,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12845056 bytes

[2021-09-09 15:36:16,627]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 16:14:18,419]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 16:14:18,420]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:18,420]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:18,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34775040 bytes

[2021-09-09 16:14:18,550]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 16:14:18,551]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:20,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12853248 bytes

[2021-09-09 16:14:20,483]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 16:49:01,627]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 16:49:01,628]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:01,628]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:01,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34324480 bytes

[2021-09-09 16:49:01,800]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 16:49:01,800]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:03,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12857344 bytes

[2021-09-09 16:49:03,680]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 17:25:22,708]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-09 17:25:22,709]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:22,709]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:22,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 17:25:22,842]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-09 17:25:22,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:24,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12922880 bytes

[2021-09-09 17:25:24,790]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-13 23:30:19,972]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-13 23:30:19,973]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:19,973]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:20,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-09-13 23:30:20,095]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-13 23:30:20,096]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:21,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11247616 bytes

[2021-09-13 23:30:21,842]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-13 23:42:27,481]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-13 23:42:27,481]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:27,481]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:27,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34205696 bytes

[2021-09-13 23:42:27,658]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-13 23:42:27,658]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:27,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 6168576 bytes

[2021-09-13 23:42:27,687]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-14 09:00:10,993]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-14 09:00:10,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:10,994]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:11,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-09-14 09:00:11,121]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-14 09:00:11,121]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:12,850]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12853248 bytes

[2021-09-14 09:00:12,851]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-14 09:21:26,390]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-14 09:21:26,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:26,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:26,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34000896 bytes

[2021-09-14 09:21:26,564]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-14 09:21:26,565]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:26,590]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 6139904 bytes

[2021-09-14 09:21:26,591]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-15 15:33:35,749]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-15 15:33:35,750]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:35,750]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:35,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34426880 bytes

[2021-09-15 15:33:35,860]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-15 15:33:35,860]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:37,442]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12734464 bytes

[2021-09-15 15:33:37,442]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-15 15:54:47,967]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-15 15:54:47,967]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:47,968]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:48,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34136064 bytes

[2021-09-15 15:54:48,080]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-15 15:54:48,080]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:48,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 6045696 bytes

[2021-09-15 15:54:48,106]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-18 14:04:04,142]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-18 14:04:04,143]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:04,143]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:04,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-09-18 14:04:04,255]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-18 14:04:04,255]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:05,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11886592 bytes

[2021-09-18 14:04:05,837]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-18 16:28:38,398]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-18 16:28:38,398]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:38,398]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:38,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-09-18 16:28:38,522]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-18 16:28:38,522]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:40,166]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11587584 bytes

[2021-09-18 16:28:40,166]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-22 08:59:02,043]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-22 08:59:02,043]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:02,043]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:02,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34115584 bytes

[2021-09-22 08:59:02,157]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-22 08:59:02,157]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:03,003]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :3
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-09-22 08:59:03,004]mapper_test.py:220:[INFO]: area: 5 level: 3
[2021-09-22 11:27:18,062]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-22 11:27:18,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:18,063]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:18,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-09-22 11:27:18,226]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-22 11:27:18,226]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:19,840]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-09-22 11:27:19,841]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-23 16:46:21,434]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-23 16:46:21,434]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:21,435]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:21,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34279424 bytes

[2021-09-23 16:46:21,592]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-23 16:46:21,592]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:23,145]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11726848 bytes

[2021-09-23 16:46:23,146]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-23 17:09:20,832]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-23 17:09:20,833]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:20,833]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:20,944]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33861632 bytes

[2021-09-23 17:09:20,945]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-23 17:09:20,945]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:22,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12009472 bytes

[2021-09-23 17:09:22,597]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-23 18:10:57,728]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-23 18:10:57,728]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:57,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:57,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-09-23 18:10:57,882]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-23 18:10:57,882]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:59,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11657216 bytes

[2021-09-23 18:10:59,446]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-27 16:38:04,848]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-27 16:38:04,848]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:04,849]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:05,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-09-27 16:38:05,016]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-27 16:38:05,016]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:06,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11628544 bytes

[2021-09-27 16:38:06,597]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-27 17:44:48,764]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-27 17:44:48,765]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:48,765]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:48,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34439168 bytes

[2021-09-27 17:44:48,878]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-27 17:44:48,878]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:50,487]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
balancing!
	current map manager:
		current min nodes:24
		current min depth:5
rewriting!
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11694080 bytes

[2021-09-27 17:44:50,487]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-28 02:11:03,311]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-28 02:11:03,311]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:03,311]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:03,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-09-28 02:11:03,420]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-28 02:11:03,420]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:05,026]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11661312 bytes

[2021-09-28 02:11:05,027]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-28 16:50:27,490]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-28 16:50:27,490]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:27,490]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:27,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-09-28 16:50:27,650]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-28 16:50:27,651]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:29,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11677696 bytes

[2021-09-28 16:50:29,214]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-28 17:29:30,167]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-09-28 17:29:30,167]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:30,167]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:30,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-09-28 17:29:30,337]mapper_test.py:156:[INFO]: area: 4 level: 2
[2021-09-28 17:29:30,338]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:31,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 12132352 bytes

[2021-09-28 17:29:31,897]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-10-09 10:42:41,947]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-09 10:42:41,947]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:41,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:42,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-10-09 10:42:42,057]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-09 10:42:42,057]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:42,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 6602752 bytes

[2021-10-09 10:42:42,088]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-09 11:25:14,503]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-09 11:25:14,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:14,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:14,668]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34037760 bytes

[2021-10-09 11:25:14,669]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-09 11:25:14,670]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:14,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 6578176 bytes

[2021-10-09 11:25:14,700]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-09 16:32:57,641]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-09 16:32:57,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:57,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:57,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34324480 bytes

[2021-10-09 16:32:57,758]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-09 16:32:57,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:58,577]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 10801152 bytes

[2021-10-09 16:32:58,578]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-09 16:50:05,074]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-09 16:50:05,074]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:05,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:05,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33955840 bytes

[2021-10-09 16:50:05,230]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-09 16:50:05,230]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:06,031]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11005952 bytes

[2021-10-09 16:50:06,032]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 11:00:48,073]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-12 11:00:48,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:48,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:48,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-10-12 11:00:48,187]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-12 11:00:48,187]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:49,851]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11321344 bytes

[2021-10-12 11:00:49,852]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 11:19:30,690]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-12 11:19:30,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:30,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:30,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-10-12 11:19:30,807]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-12 11:19:30,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:30,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 6037504 bytes

[2021-10-12 11:19:30,833]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 13:36:16,450]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-12 13:36:16,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:16,451]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:16,564]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34344960 bytes

[2021-10-12 13:36:16,565]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-12 13:36:16,565]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:18,280]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-10-12 13:36:18,281]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 15:06:56,759]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-12 15:06:56,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:56,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:56,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34066432 bytes

[2021-10-12 15:06:56,876]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-12 15:06:56,876]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:58,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 10985472 bytes

[2021-10-12 15:06:58,549]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 18:51:54,051]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-12 18:51:54,051]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:54,051]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:54,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33943552 bytes

[2021-10-12 18:51:54,209]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-12 18:51:54,209]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:55,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11558912 bytes

[2021-10-12 18:51:55,849]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-18 11:45:26,264]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-18 11:45:26,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:26,265]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:26,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34181120 bytes

[2021-10-18 11:45:26,425]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-18 11:45:26,425]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:28,097]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11501568 bytes

[2021-10-18 11:45:28,098]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-18 12:04:19,653]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-18 12:04:19,653]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:19,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:19,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-10-18 12:04:19,813]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-18 12:04:19,813]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:19,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 5877760 bytes

[2021-10-18 12:04:19,837]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-19 14:12:16,417]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-19 14:12:16,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:16,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:16,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-10-19 14:12:16,532]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-19 14:12:16,533]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:16,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 5840896 bytes

[2021-10-19 14:12:16,550]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 13:34:35,119]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-22 13:34:35,119]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:35,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:35,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-10-22 13:34:35,242]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-22 13:34:35,242]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:35,293]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 8826880 bytes

[2021-10-22 13:34:35,293]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 13:55:27,890]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-22 13:55:27,890]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:27,890]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:28,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33873920 bytes

[2021-10-22 13:55:28,006]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-22 13:55:28,006]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:28,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 8749056 bytes

[2021-10-22 13:55:28,051]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 14:02:37,211]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-22 14:02:37,211]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:37,212]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:37,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33914880 bytes

[2021-10-22 14:02:37,373]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-22 14:02:37,374]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:37,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 5840896 bytes

[2021-10-22 14:02:37,400]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 14:05:58,077]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-22 14:05:58,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:58,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:58,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-10-22 14:05:58,192]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-22 14:05:58,193]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:58,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 5890048 bytes

[2021-10-22 14:05:58,215]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-23 13:34:53,171]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-23 13:34:53,171]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:53,171]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:53,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-10-23 13:34:53,287]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-23 13:34:53,287]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:54,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :8
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():8
		max delay       :2
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11247616 bytes

[2021-10-23 13:34:54,910]mapper_test.py:224:[INFO]: area: 8 level: 2
[2021-10-24 17:46:33,132]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-24 17:46:33,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:33,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:33,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-10-24 17:46:33,245]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-24 17:46:33,246]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:34,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :8
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-10-24 17:46:34,866]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-24 18:06:58,762]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-24 18:06:58,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:58,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:58,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33964032 bytes

[2021-10-24 18:06:58,916]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-24 18:06:58,916]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:00,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
	current map manager:
		current min nodes:24
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11493376 bytes

[2021-10-24 18:07:00,530]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-26 10:25:50,942]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-26 10:25:50,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:50,943]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:51,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34209792 bytes

[2021-10-26 10:25:51,061]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-26 10:25:51,061]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:51,084]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	current map manager:
		current min nodes:24
		current min depth:5
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-26 10:25:51,085]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 11:04:52,291]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-26 11:04:52,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:52,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:52,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33996800 bytes

[2021-10-26 11:04:52,414]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-26 11:04:52,415]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:54,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11309056 bytes

[2021-10-26 11:04:54,052]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 11:25:32,247]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-26 11:25:32,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:32,247]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:32,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-10-26 11:25:32,362]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-26 11:25:32,363]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:34,178]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-26 11:25:34,179]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 12:23:38,096]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-26 12:23:38,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:38,097]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:38,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33939456 bytes

[2021-10-26 12:23:38,213]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-26 12:23:38,213]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:39,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-10-26 12:23:39,849]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-26 14:13:19,294]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-26 14:13:19,294]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:19,294]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:19,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33976320 bytes

[2021-10-26 14:13:19,411]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-26 14:13:19,411]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:19,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 5906432 bytes

[2021-10-26 14:13:19,436]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-29 16:10:24,579]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-10-29 16:10:24,580]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:24,580]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:24,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-10-29 16:10:24,741]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-10-29 16:10:24,741]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:24,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():14
		max delay       :3
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
Peak memory: 5894144 bytes

[2021-10-29 16:10:24,757]mapper_test.py:224:[INFO]: area: 14 level: 3
[2021-11-03 09:52:17,536]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-03 09:52:17,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:17,536]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:17,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34164736 bytes

[2021-11-03 09:52:17,649]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-03 09:52:17,650]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:17,667]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():14
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :2
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig_output.v
	Peak memory: 5636096 bytes

[2021-11-03 09:52:17,668]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-03 10:04:28,387]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-03 10:04:28,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:28,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:28,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34258944 bytes

[2021-11-03 10:04:28,559]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-03 10:04:28,560]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:28,584]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():14
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :2
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig_output.v
	Peak memory: 5861376 bytes

[2021-11-03 10:04:28,585]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-03 13:44:28,147]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-03 13:44:28,148]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:28,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:28,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33968128 bytes

[2021-11-03 13:44:28,312]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-03 13:44:28,313]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:28,337]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():14
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :2
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig_output.v
	Peak memory: 5697536 bytes

[2021-11-03 13:44:28,337]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-03 13:50:43,529]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-03 13:50:43,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:43,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:43,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34283520 bytes

[2021-11-03 13:50:43,643]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-03 13:50:43,644]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:43,667]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():14
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :2
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig_output.v
	Peak memory: 5828608 bytes

[2021-11-03 13:50:43,667]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-04 15:57:40,699]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-04 15:57:40,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:40,699]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:40,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-11-04 15:57:40,815]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-04 15:57:40,816]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:40,840]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig_output.v
	Peak memory: 5677056 bytes

[2021-11-04 15:57:40,841]mapper_test.py:226:[INFO]: area: 5 level: 2
[2021-11-16 12:28:29,849]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-16 12:28:29,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:29,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:29,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33968128 bytes

[2021-11-16 12:28:29,970]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-16 12:28:29,971]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:29,998]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.000373 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-16 12:28:29,998]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-16 14:17:27,321]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-16 14:17:27,321]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:27,321]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:27,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-11-16 14:17:27,437]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-16 14:17:27,437]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:27,460]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.000231 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5836800 bytes

[2021-11-16 14:17:27,460]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-16 14:23:48,026]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-16 14:23:48,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:48,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:48,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33918976 bytes

[2021-11-16 14:23:48,204]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-16 14:23:48,205]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:48,231]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.00037 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5763072 bytes

[2021-11-16 14:23:48,231]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-17 16:36:26,737]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-17 16:36:26,737]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:26,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:26,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33951744 bytes

[2021-11-17 16:36:26,853]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-17 16:36:26,853]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:26,878]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.000409 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-17 16:36:26,879]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-18 10:19:03,464]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-18 10:19:03,464]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:03,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:03,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33964032 bytes

[2021-11-18 10:19:03,582]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-18 10:19:03,583]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:03,608]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.000868 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-18 10:19:03,609]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-23 16:11:54,122]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-23 16:11:54,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:54,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:54,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34164736 bytes

[2021-11-23 16:11:54,243]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-23 16:11:54,243]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:54,268]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.001 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5857280 bytes

[2021-11-23 16:11:54,268]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-23 16:42:52,503]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-23 16:42:52,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:52,503]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:52,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-11-23 16:42:52,625]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-23 16:42:52,625]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:52,650]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.001345 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5545984 bytes

[2021-11-23 16:42:52,650]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 11:39:05,656]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-24 11:39:05,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:05,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:05,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34004992 bytes

[2021-11-24 11:39:05,777]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-24 11:39:05,777]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:05,792]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 3.4e-05 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 6033408 bytes

[2021-11-24 11:39:05,793]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 12:02:19,913]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-24 12:02:19,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:19,914]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:20,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34004992 bytes

[2021-11-24 12:02:20,069]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-24 12:02:20,070]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:20,084]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 2.3e-05 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5865472 bytes

[2021-11-24 12:02:20,085]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 12:06:06,133]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-24 12:06:06,133]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:06,134]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:06,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-11-24 12:06:06,247]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-24 12:06:06,248]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:06,271]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.000266 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-24 12:06:06,271]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 12:11:42,350]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-24 12:11:42,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:42,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:42,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34209792 bytes

[2021-11-24 12:11:42,472]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-24 12:11:42,472]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:42,494]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00009 secs
	Report mapping result:
		klut_size()     :11
		klut.num_gates():4
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5345280 bytes

[2021-11-24 12:11:42,495]mapper_test.py:228:[INFO]: area: 4 level: 2
[2021-11-24 12:58:05,015]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-24 12:58:05,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:05,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:05,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34127872 bytes

[2021-11-24 12:58:05,135]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-24 12:58:05,136]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:05,159]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.000272 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 5869568 bytes

[2021-11-24 12:58:05,160]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 13:11:53,757]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-24 13:11:53,757]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:53,758]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:53,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-11-24 13:11:53,872]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-24 13:11:53,873]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:55,560]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 0.000258 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 10952704 bytes

[2021-11-24 13:11:55,561]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 13:34:46,825]mapper_test.py:79:[INFO]: run case "CM82_comb"
[2021-11-24 13:34:46,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:46,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:46,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       13.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       98.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       12.  Cut =       74.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %
Peak memory: 33980416 bytes

[2021-11-24 13:34:46,940]mapper_test.py:160:[INFO]: area: 4 level: 2
[2021-11-24 13:34:46,941]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:48,563]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
Mapping time: 2e-05 secs
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v
	Peak memory: 11141120 bytes

[2021-11-24 13:34:48,564]mapper_test.py:228:[INFO]: area: 5 level: 2
