{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1369028281280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1369028281283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 01:38:00 2013 " "Processing started: Mon May 20 01:38:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1369028281283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1369028281283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1369028281284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1369028282552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TB-datapath " "Found design unit 1: DE2_TB-datapath" {  } { { "DE2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_tb.vhd" 192 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283760 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TB " "Found entity 1: DE2_TB" {  } { { "DE2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_tb.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsuite.vhd 5 2 " "Found 5 design units, including 2 entities, in source file testsuite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_lib " "Found design unit 1: test_lib" {  } { { "testsuite.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testsuite.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 timer-arch_timer " "Found design unit 2: timer-arch_timer" {  } { { "testsuite.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testsuite.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 testsuite-arch_testsuite " "Found design unit 3: testsuite-arch_testsuite" {  } { { "testsuite.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testsuite.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283771 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "testsuite.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testsuite.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283771 ""} { "Info" "ISGN_ENTITY_NAME" "2 testsuite " "Found entity 2: testsuite" {  } { { "testsuite.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testsuite.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlib_sim.vhd 4 1 " "Found 4 design units, including 1 entities, in source file ramlib_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_lib " "Found design unit 1: ram_lib" {  } { { "ramlib_sim.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/ramlib_sim.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_lib-body " "Found design unit 2: ram_lib-body" {  } { { "ramlib_sim.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/ramlib_sim.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ram_dp-arch_ram_dp " "Found design unit 3: ram_dp-arch_ram_dp" {  } { { "ramlib_sim.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/ramlib_sim.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283791 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_dp " "Found entity 1: ram_dp" {  } { { "ramlib_sim.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/ramlib_sim.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrom.vhd 3 1 " "Found 3 design units, including 1 entities, in source file testrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_suite " "Found design unit 1: test_suite" {  } { { "testrom.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testrom.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 test_rom-arch_test_rom " "Found design unit 2: test_rom-arch_test_rom" {  } { { "testrom.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testrom.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283824 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_rom " "Found entity 1: test_rom" {  } { { "testrom.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/testrom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/components.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mos_6502.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mos_6502.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mos_6502-rtl " "Found design unit 1: mos_6502-rtl" {  } { { "mos_6502.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/mos_6502.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283838 ""} { "Info" "ISGN_ENTITY_NAME" "1 mos_6502 " "Found entity 1: mos_6502" {  } { { "mos_6502.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/mos_6502.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283846 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-rtl " "Found design unit 1: Control-rtl" {  } { { "control.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/control.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283856 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_vga_raster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_vga_raster-rtl " "Found design unit 1: de2_vga_raster-rtl" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/de2_vga_raster.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283863 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_vga_raster " "Found entity 1: de2_vga_raster" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/de2_vga_raster.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMCtrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMCtrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMCtrl-rtl " "Found design unit 1: SRAMCtrl-rtl" {  } { { "SRAMCtrl.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/SRAMCtrl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283869 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMCtrl " "Found entity 1: SRAMCtrl" {  } { { "SRAMCtrl.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/SRAMCtrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextoseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hextoseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-combinational " "Found design unit 1: hex7seg-combinational" {  } { { "hextoseg.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/hextoseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283874 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hextoseg.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/hextoseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-imp " "Found design unit 1: debounce-imp" {  } { { "debounce.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283880 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slowclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slowclk-imp " "Found design unit 1: slowclk-imp" {  } { { "slowclk.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/slowclk.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283885 ""} { "Info" "ISGN_ENTITY_NAME" "1 slowclk " "Found entity 1: slowclk" {  } { { "slowclk.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/slowclk.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE2_TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-datapath " "Found design unit 1: DE2_TOP-datapath" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_TOP.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283912 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Found entity 1: DE2_TOP" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_TOP.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-imp " "Found design unit 1: rom-imp" {  } { { "ROM.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283920 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "ROM.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369028283920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms.vhd 1 0 " "Found 1 design units, including 0 entities, in source file roms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roms " "Found design unit 1: roms" {  } { { "roms.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/roms.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369028283931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369028283931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_tb " "Elaborating entity \"DE2_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1369028284267 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "X DE2_tb.vhd(193) " "VHDL Signal Declaration warning at DE2_tb.vhd(193): used implicit default value for signal \"X\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_tb.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1369028284281 "|DE2_tb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Y DE2_tb.vhd(193) " "VHDL Signal Declaration warning at DE2_tb.vhd(193): used implicit default value for signal \"Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_tb.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1369028284281 "|DE2_tb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sclk DE2_tb.vhd(197) " "VHDL Signal Declaration warning at DE2_tb.vhd(197): used implicit default value for signal \"Sclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_tb.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1369028284282 "|DE2_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "DE2_tb.vhd(312) " "VHDL Wait Statement error at DE2_tb.vhd(312): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "DE2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_tb.vhd" 312 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "" 0 -1 1369028284285 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1369028284286 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1369028284921 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 20 01:38:04 2013 " "Processing ended: Mon May 20 01:38:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1369028284921 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1369028284921 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1369028284921 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1369028284921 ""}
