// Seed: 2719116422
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  assign id_6 = 1'b0 ? id_2 : id_3;
  logic id_7 = 1;
endmodule
