
LAB_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d84  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e90  08002e90  00012e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eb4  08002eb4  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  08002eb4  08002eb4  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002eb4  08002eb4  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eb4  08002eb4  00012eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002eb8  08002eb8  00012eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  08002ebc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000058  08002f14  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002f14  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY
 13 .debug_info   000087a2  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ac9  00000000  00000000  00028866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a40  00000000  00000000  0002a330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007d6  00000000  00000000  0002ad70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001688b  00000000  00000000  0002b546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b459  00000000  00000000  00041dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000824a6  00000000  00000000  0004d22a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000028d0  00000000  00000000  000cf6d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d1fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000058 	.word	0x20000058
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e78 	.word	0x08002e78

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000005c 	.word	0x2000005c
 8000148:	08002e78 	.word	0x08002e78

0800014c <isButton1Pressed>:

int timeLongPress1 = 200;			// long press 2s
int timeLongPress2 = 200;
int timeLongPress3 = 200;

int isButton1Pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if (button1_flag) {
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	d004      	beq.n	8000162 <isButton1Pressed+0x16>
		button1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000074 	.word	0x20000074

08000170 <isButton2Pressed>:

int isButton2Pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if (button2_flag) {
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b00      	cmp	r3, #0
 800017a:	d004      	beq.n	8000186 <isButton2Pressed+0x16>
		button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000078 	.word	0x20000078

08000194 <isButton3Pressed>:

int isButton3Pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if (button3_flag) {
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b00      	cmp	r3, #0
 800019e:	d004      	beq.n	80001aa <isButton3Pressed+0x16>
		button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	2000007c 	.word	0x2000007c

080001b8 <readButton1>:

void readButton1() {
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	firstRead1 = secondRead1;
 80001bc:	4b1f      	ldr	r3, [pc, #124]	; (800023c <readButton1+0x84>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a1f      	ldr	r2, [pc, #124]	; (8000240 <readButton1+0x88>)
 80001c2:	6013      	str	r3, [r2, #0]
	secondRead1 = thirdRead1;
 80001c4:	4b1f      	ldr	r3, [pc, #124]	; (8000244 <readButton1+0x8c>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	4a1c      	ldr	r2, [pc, #112]	; (800023c <readButton1+0x84>)
 80001ca:	6013      	str	r3, [r2, #0]
	thirdRead1 = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 80001cc:	2104      	movs	r1, #4
 80001ce:	481e      	ldr	r0, [pc, #120]	; (8000248 <readButton1+0x90>)
 80001d0:	f001 fe24 	bl	8001e1c <HAL_GPIO_ReadPin>
 80001d4:	4603      	mov	r3, r0
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b1a      	ldr	r3, [pc, #104]	; (8000244 <readButton1+0x8c>)
 80001da:	601a      	str	r2, [r3, #0]

	if ((firstRead1 == secondRead1) && (secondRead1 == thirdRead1)) {
 80001dc:	4b18      	ldr	r3, [pc, #96]	; (8000240 <readButton1+0x88>)
 80001de:	681a      	ldr	r2, [r3, #0]
 80001e0:	4b16      	ldr	r3, [pc, #88]	; (800023c <readButton1+0x84>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	429a      	cmp	r2, r3
 80001e6:	d126      	bne.n	8000236 <readButton1+0x7e>
 80001e8:	4b14      	ldr	r3, [pc, #80]	; (800023c <readButton1+0x84>)
 80001ea:	681a      	ldr	r2, [r3, #0]
 80001ec:	4b15      	ldr	r3, [pc, #84]	; (8000244 <readButton1+0x8c>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	429a      	cmp	r2, r3
 80001f2:	d120      	bne.n	8000236 <readButton1+0x7e>
		if (lastState1 != thirdRead1) {
 80001f4:	4b15      	ldr	r3, [pc, #84]	; (800024c <readButton1+0x94>)
 80001f6:	681a      	ldr	r2, [r3, #0]
 80001f8:	4b12      	ldr	r3, [pc, #72]	; (8000244 <readButton1+0x8c>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d00e      	beq.n	800021e <readButton1+0x66>
			lastState1 = thirdRead1;
 8000200:	4b10      	ldr	r3, [pc, #64]	; (8000244 <readButton1+0x8c>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a11      	ldr	r2, [pc, #68]	; (800024c <readButton1+0x94>)
 8000206:	6013      	str	r3, [r2, #0]
			if (thirdRead1 == PRESSED_STATE) {
 8000208:	4b0e      	ldr	r3, [pc, #56]	; (8000244 <readButton1+0x8c>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d112      	bne.n	8000236 <readButton1+0x7e>
				button1_flag = 1;
 8000210:	4b0f      	ldr	r3, [pc, #60]	; (8000250 <readButton1+0x98>)
 8000212:	2201      	movs	r2, #1
 8000214:	601a      	str	r2, [r3, #0]
				timeLongPress1 = 200;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <readButton1+0x9c>)
 8000218:	22c8      	movs	r2, #200	; 0xc8
 800021a:	601a      	str	r2, [r3, #0]
			if (timeLongPress1 == 0) {
				lastState1 = NORMAL_STATE;
			}
		}
	}
}
 800021c:	e00b      	b.n	8000236 <readButton1+0x7e>
			timeLongPress1--;
 800021e:	4b0d      	ldr	r3, [pc, #52]	; (8000254 <readButton1+0x9c>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	3b01      	subs	r3, #1
 8000224:	4a0b      	ldr	r2, [pc, #44]	; (8000254 <readButton1+0x9c>)
 8000226:	6013      	str	r3, [r2, #0]
			if (timeLongPress1 == 0) {
 8000228:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <readButton1+0x9c>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	2b00      	cmp	r3, #0
 800022e:	d102      	bne.n	8000236 <readButton1+0x7e>
				lastState1 = NORMAL_STATE;
 8000230:	4b06      	ldr	r3, [pc, #24]	; (800024c <readButton1+0x94>)
 8000232:	2201      	movs	r2, #1
 8000234:	601a      	str	r2, [r3, #0]
}
 8000236:	bf00      	nop
 8000238:	bd80      	pop	{r7, pc}
 800023a:	bf00      	nop
 800023c:	20000004 	.word	0x20000004
 8000240:	20000000 	.word	0x20000000
 8000244:	20000008 	.word	0x20000008
 8000248:	40010800 	.word	0x40010800
 800024c:	2000000c 	.word	0x2000000c
 8000250:	20000074 	.word	0x20000074
 8000254:	20000030 	.word	0x20000030

08000258 <readButton2>:

void readButton2() {
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	firstRead2 = secondRead2;
 800025c:	4b1f      	ldr	r3, [pc, #124]	; (80002dc <readButton2+0x84>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a1f      	ldr	r2, [pc, #124]	; (80002e0 <readButton2+0x88>)
 8000262:	6013      	str	r3, [r2, #0]
	secondRead2 = thirdRead2;
 8000264:	4b1f      	ldr	r3, [pc, #124]	; (80002e4 <readButton2+0x8c>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a1c      	ldr	r2, [pc, #112]	; (80002dc <readButton2+0x84>)
 800026a:	6013      	str	r3, [r2, #0]
	thirdRead2 = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 800026c:	2108      	movs	r1, #8
 800026e:	481e      	ldr	r0, [pc, #120]	; (80002e8 <readButton2+0x90>)
 8000270:	f001 fdd4 	bl	8001e1c <HAL_GPIO_ReadPin>
 8000274:	4603      	mov	r3, r0
 8000276:	461a      	mov	r2, r3
 8000278:	4b1a      	ldr	r3, [pc, #104]	; (80002e4 <readButton2+0x8c>)
 800027a:	601a      	str	r2, [r3, #0]

	if ((firstRead2 == secondRead2) && (secondRead2 == thirdRead2)) {
 800027c:	4b18      	ldr	r3, [pc, #96]	; (80002e0 <readButton2+0x88>)
 800027e:	681a      	ldr	r2, [r3, #0]
 8000280:	4b16      	ldr	r3, [pc, #88]	; (80002dc <readButton2+0x84>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	429a      	cmp	r2, r3
 8000286:	d126      	bne.n	80002d6 <readButton2+0x7e>
 8000288:	4b14      	ldr	r3, [pc, #80]	; (80002dc <readButton2+0x84>)
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	4b15      	ldr	r3, [pc, #84]	; (80002e4 <readButton2+0x8c>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	429a      	cmp	r2, r3
 8000292:	d120      	bne.n	80002d6 <readButton2+0x7e>
		if (lastState2 != thirdRead2) {
 8000294:	4b15      	ldr	r3, [pc, #84]	; (80002ec <readButton2+0x94>)
 8000296:	681a      	ldr	r2, [r3, #0]
 8000298:	4b12      	ldr	r3, [pc, #72]	; (80002e4 <readButton2+0x8c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	429a      	cmp	r2, r3
 800029e:	d00e      	beq.n	80002be <readButton2+0x66>
			lastState2 = thirdRead2;
 80002a0:	4b10      	ldr	r3, [pc, #64]	; (80002e4 <readButton2+0x8c>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a11      	ldr	r2, [pc, #68]	; (80002ec <readButton2+0x94>)
 80002a6:	6013      	str	r3, [r2, #0]
			if (thirdRead2 == PRESSED_STATE) {
 80002a8:	4b0e      	ldr	r3, [pc, #56]	; (80002e4 <readButton2+0x8c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d112      	bne.n	80002d6 <readButton2+0x7e>
				button2_flag = 1;
 80002b0:	4b0f      	ldr	r3, [pc, #60]	; (80002f0 <readButton2+0x98>)
 80002b2:	2201      	movs	r2, #1
 80002b4:	601a      	str	r2, [r3, #0]
				timeLongPress2 = 200;
 80002b6:	4b0f      	ldr	r3, [pc, #60]	; (80002f4 <readButton2+0x9c>)
 80002b8:	22c8      	movs	r2, #200	; 0xc8
 80002ba:	601a      	str	r2, [r3, #0]
			if (timeLongPress2 == 0) {
				lastState2 = NORMAL_STATE;
			}
		}
	}
}
 80002bc:	e00b      	b.n	80002d6 <readButton2+0x7e>
			timeLongPress2--;
 80002be:	4b0d      	ldr	r3, [pc, #52]	; (80002f4 <readButton2+0x9c>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	3b01      	subs	r3, #1
 80002c4:	4a0b      	ldr	r2, [pc, #44]	; (80002f4 <readButton2+0x9c>)
 80002c6:	6013      	str	r3, [r2, #0]
			if (timeLongPress2 == 0) {
 80002c8:	4b0a      	ldr	r3, [pc, #40]	; (80002f4 <readButton2+0x9c>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d102      	bne.n	80002d6 <readButton2+0x7e>
				lastState2 = NORMAL_STATE;
 80002d0:	4b06      	ldr	r3, [pc, #24]	; (80002ec <readButton2+0x94>)
 80002d2:	2201      	movs	r2, #1
 80002d4:	601a      	str	r2, [r3, #0]
}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	20000014 	.word	0x20000014
 80002e0:	20000010 	.word	0x20000010
 80002e4:	20000018 	.word	0x20000018
 80002e8:	40010800 	.word	0x40010800
 80002ec:	2000001c 	.word	0x2000001c
 80002f0:	20000078 	.word	0x20000078
 80002f4:	20000034 	.word	0x20000034

080002f8 <readButton3>:

void readButton3() {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
	firstRead3 = secondRead3;
 80002fc:	4b1f      	ldr	r3, [pc, #124]	; (800037c <readButton3+0x84>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a1f      	ldr	r2, [pc, #124]	; (8000380 <readButton3+0x88>)
 8000302:	6013      	str	r3, [r2, #0]
	secondRead3 = thirdRead3;
 8000304:	4b1f      	ldr	r3, [pc, #124]	; (8000384 <readButton3+0x8c>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a1c      	ldr	r2, [pc, #112]	; (800037c <readButton3+0x84>)
 800030a:	6013      	str	r3, [r2, #0]
	thirdRead3 = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 800030c:	2110      	movs	r1, #16
 800030e:	481e      	ldr	r0, [pc, #120]	; (8000388 <readButton3+0x90>)
 8000310:	f001 fd84 	bl	8001e1c <HAL_GPIO_ReadPin>
 8000314:	4603      	mov	r3, r0
 8000316:	461a      	mov	r2, r3
 8000318:	4b1a      	ldr	r3, [pc, #104]	; (8000384 <readButton3+0x8c>)
 800031a:	601a      	str	r2, [r3, #0]

	if ((firstRead3 == secondRead3) && (secondRead3 == thirdRead3)) {
 800031c:	4b18      	ldr	r3, [pc, #96]	; (8000380 <readButton3+0x88>)
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	4b16      	ldr	r3, [pc, #88]	; (800037c <readButton3+0x84>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	429a      	cmp	r2, r3
 8000326:	d126      	bne.n	8000376 <readButton3+0x7e>
 8000328:	4b14      	ldr	r3, [pc, #80]	; (800037c <readButton3+0x84>)
 800032a:	681a      	ldr	r2, [r3, #0]
 800032c:	4b15      	ldr	r3, [pc, #84]	; (8000384 <readButton3+0x8c>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	429a      	cmp	r2, r3
 8000332:	d120      	bne.n	8000376 <readButton3+0x7e>
		if (lastState3 != thirdRead3) {
 8000334:	4b15      	ldr	r3, [pc, #84]	; (800038c <readButton3+0x94>)
 8000336:	681a      	ldr	r2, [r3, #0]
 8000338:	4b12      	ldr	r3, [pc, #72]	; (8000384 <readButton3+0x8c>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	429a      	cmp	r2, r3
 800033e:	d00e      	beq.n	800035e <readButton3+0x66>
			lastState3 = thirdRead3;
 8000340:	4b10      	ldr	r3, [pc, #64]	; (8000384 <readButton3+0x8c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a11      	ldr	r2, [pc, #68]	; (800038c <readButton3+0x94>)
 8000346:	6013      	str	r3, [r2, #0]
			if (thirdRead3 == PRESSED_STATE) {
 8000348:	4b0e      	ldr	r3, [pc, #56]	; (8000384 <readButton3+0x8c>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d112      	bne.n	8000376 <readButton3+0x7e>
				button3_flag = 1;
 8000350:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <readButton3+0x98>)
 8000352:	2201      	movs	r2, #1
 8000354:	601a      	str	r2, [r3, #0]
				timeLongPress3 = 200;
 8000356:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <readButton3+0x9c>)
 8000358:	22c8      	movs	r2, #200	; 0xc8
 800035a:	601a      	str	r2, [r3, #0]
			if (timeLongPress3 == 0) {
				lastState3 = NORMAL_STATE;
			}
		}
	}
}
 800035c:	e00b      	b.n	8000376 <readButton3+0x7e>
			timeLongPress3--;
 800035e:	4b0d      	ldr	r3, [pc, #52]	; (8000394 <readButton3+0x9c>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	3b01      	subs	r3, #1
 8000364:	4a0b      	ldr	r2, [pc, #44]	; (8000394 <readButton3+0x9c>)
 8000366:	6013      	str	r3, [r2, #0]
			if (timeLongPress3 == 0) {
 8000368:	4b0a      	ldr	r3, [pc, #40]	; (8000394 <readButton3+0x9c>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d102      	bne.n	8000376 <readButton3+0x7e>
				lastState3 = NORMAL_STATE;
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <readButton3+0x94>)
 8000372:	2201      	movs	r2, #1
 8000374:	601a      	str	r2, [r3, #0]
}
 8000376:	bf00      	nop
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	20000024 	.word	0x20000024
 8000380:	20000020 	.word	0x20000020
 8000384:	20000028 	.word	0x20000028
 8000388:	40010800 	.word	0x40010800
 800038c:	2000002c 	.word	0x2000002c
 8000390:	2000007c 	.word	0x2000007c
 8000394:	20000038 	.word	0x20000038

08000398 <fsmRun>:
 */

#include "fsm.h"
#include "global.h"

void fsmRun() {
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	switch (state) {
 800039c:	4bae      	ldr	r3, [pc, #696]	; (8000658 <fsmRun+0x2c0>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b07      	cmp	r3, #7
 80003a2:	f200 8368 	bhi.w	8000a76 <fsmRun+0x6de>
 80003a6:	a201      	add	r2, pc, #4	; (adr r2, 80003ac <fsmRun+0x14>)
 80003a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ac:	080003cd 	.word	0x080003cd
 80003b0:	08000475 	.word	0x08000475
 80003b4:	08000567 	.word	0x08000567
 80003b8:	08000685 	.word	0x08000685
 80003bc:	08000777 	.word	0x08000777
 80003c0:	08000869 	.word	0x08000869
 80003c4:	0800093d 	.word	0x0800093d
 80003c8:	080009e5 	.word	0x080009e5
	case INIT:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, 0);
 80003cc:	2200      	movs	r2, #0
 80003ce:	2120      	movs	r1, #32
 80003d0:	48a2      	ldr	r0, [pc, #648]	; (800065c <fsmRun+0x2c4>)
 80003d2:	f001 fd3a 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, 0);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2180      	movs	r1, #128	; 0x80
 80003da:	48a0      	ldr	r0, [pc, #640]	; (800065c <fsmRun+0x2c4>)
 80003dc:	f001 fd35 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, 0);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2140      	movs	r1, #64	; 0x40
 80003e4:	489d      	ldr	r0, [pc, #628]	; (800065c <fsmRun+0x2c4>)
 80003e6:	f001 fd30 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, 0);
 80003ea:	2200      	movs	r2, #0
 80003ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f0:	489a      	ldr	r0, [pc, #616]	; (800065c <fsmRun+0x2c4>)
 80003f2:	f001 fd2a 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, 0);
 80003f6:	2200      	movs	r2, #0
 80003f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003fc:	4897      	ldr	r0, [pc, #604]	; (800065c <fsmRun+0x2c4>)
 80003fe:	f001 fd24 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, 0);
 8000402:	2200      	movs	r2, #0
 8000404:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000408:	4894      	ldr	r0, [pc, #592]	; (800065c <fsmRun+0x2c4>)
 800040a:	f001 fd1e 	bl	8001e4a <HAL_GPIO_WritePin>

		if (timer1_flag) {
 800040e:	4b94      	ldr	r3, [pc, #592]	; (8000660 <fsmRun+0x2c8>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	2b00      	cmp	r3, #0
 8000414:	f000 8331 	beq.w	8000a7a <fsmRun+0x6e2>
			state = AUTO_RED_GREEN;
 8000418:	4b8f      	ldr	r3, [pc, #572]	; (8000658 <fsmRun+0x2c0>)
 800041a:	2201      	movs	r2, #1
 800041c:	701a      	strb	r2, [r3, #0]
			count1 = redCount - 1;
 800041e:	4b91      	ldr	r3, [pc, #580]	; (8000664 <fsmRun+0x2cc>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	3b01      	subs	r3, #1
 8000424:	4a90      	ldr	r2, [pc, #576]	; (8000668 <fsmRun+0x2d0>)
 8000426:	6013      	str	r3, [r2, #0]
			count2 = greenCount - 1;
 8000428:	4b90      	ldr	r3, [pc, #576]	; (800066c <fsmRun+0x2d4>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	3b01      	subs	r3, #1
 800042e:	4a90      	ldr	r2, [pc, #576]	; (8000670 <fsmRun+0x2d8>)
 8000430:	6013      	str	r3, [r2, #0]
			updateLedBuffer(redCount - 1, greenCount - 1);
 8000432:	4b8c      	ldr	r3, [pc, #560]	; (8000664 <fsmRun+0x2cc>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	1e5a      	subs	r2, r3, #1
 8000438:	4b8c      	ldr	r3, [pc, #560]	; (800066c <fsmRun+0x2d4>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	3b01      	subs	r3, #1
 800043e:	4619      	mov	r1, r3
 8000440:	4610      	mov	r0, r2
 8000442:	f000 fe11 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 8000446:	4b8b      	ldr	r3, [pc, #556]	; (8000674 <fsmRun+0x2dc>)
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 800044c:	4b89      	ldr	r3, [pc, #548]	; (8000674 <fsmRun+0x2dc>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4618      	mov	r0, r3
 8000452:	f000 fd71 	bl	8000f38 <update7SEG>
			setTimer1(100*greenCount);
 8000456:	4b85      	ldr	r3, [pc, #532]	; (800066c <fsmRun+0x2d4>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	2264      	movs	r2, #100	; 0x64
 800045c:	fb02 f303 	mul.w	r3, r2, r3
 8000460:	4618      	mov	r0, r3
 8000462:	f001 f94b 	bl	80016fc <setTimer1>
			setTimer2(25);
 8000466:	2019      	movs	r0, #25
 8000468:	f001 f95c 	bl	8001724 <setTimer2>
			setTimer3(100);
 800046c:	2064      	movs	r0, #100	; 0x64
 800046e:	f001 f96d 	bl	800174c <setTimer3>
		}
		break;
 8000472:	e302      	b.n	8000a7a <fsmRun+0x6e2>

	case AUTO_RED_GREEN:
		ledRed1_ON();
 8000474:	f000 fb24 	bl	8000ac0 <ledRed1_ON>
		ledGreen2_ON();
 8000478:	f000 fb7c 	bl	8000b74 <ledGreen2_ON>

		if (timer2_flag) {
 800047c:	4b7e      	ldr	r3, [pc, #504]	; (8000678 <fsmRun+0x2e0>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d013      	beq.n	80004ac <fsmRun+0x114>
			index_led = (index_led + 1) % 4;
 8000484:	4b7b      	ldr	r3, [pc, #492]	; (8000674 <fsmRun+0x2dc>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	3301      	adds	r3, #1
 800048a:	425a      	negs	r2, r3
 800048c:	f003 0303 	and.w	r3, r3, #3
 8000490:	f002 0203 	and.w	r2, r2, #3
 8000494:	bf58      	it	pl
 8000496:	4253      	negpl	r3, r2
 8000498:	4a76      	ldr	r2, [pc, #472]	; (8000674 <fsmRun+0x2dc>)
 800049a:	6013      	str	r3, [r2, #0]
			update7SEG(index_led);					// Display led
 800049c:	4b75      	ldr	r3, [pc, #468]	; (8000674 <fsmRun+0x2dc>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f000 fd49 	bl	8000f38 <update7SEG>
			setTimer2(25);							// Scan led
 80004a6:	2019      	movs	r0, #25
 80004a8:	f001 f93c 	bl	8001724 <setTimer2>
		}
		if (timer3_flag) {
 80004ac:	4b73      	ldr	r3, [pc, #460]	; (800067c <fsmRun+0x2e4>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d014      	beq.n	80004de <fsmRun+0x146>
			count1--;
 80004b4:	4b6c      	ldr	r3, [pc, #432]	; (8000668 <fsmRun+0x2d0>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	3b01      	subs	r3, #1
 80004ba:	4a6b      	ldr	r2, [pc, #428]	; (8000668 <fsmRun+0x2d0>)
 80004bc:	6013      	str	r3, [r2, #0]
			count2--;
 80004be:	4b6c      	ldr	r3, [pc, #432]	; (8000670 <fsmRun+0x2d8>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	3b01      	subs	r3, #1
 80004c4:	4a6a      	ldr	r2, [pc, #424]	; (8000670 <fsmRun+0x2d8>)
 80004c6:	6013      	str	r3, [r2, #0]
			updateLedBuffer(count1, count2);
 80004c8:	4b67      	ldr	r3, [pc, #412]	; (8000668 <fsmRun+0x2d0>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a68      	ldr	r2, [pc, #416]	; (8000670 <fsmRun+0x2d8>)
 80004ce:	6812      	ldr	r2, [r2, #0]
 80004d0:	4611      	mov	r1, r2
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 fdc8 	bl	8001068 <updateLedBuffer>
			setTimer3(100);							// Update counter
 80004d8:	2064      	movs	r0, #100	; 0x64
 80004da:	f001 f937 	bl	800174c <setTimer3>
		}

		if (timer1_flag && !isButton1Pressed()) {
 80004de:	4b60      	ldr	r3, [pc, #384]	; (8000660 <fsmRun+0x2c8>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d031      	beq.n	800054a <fsmRun+0x1b2>
 80004e6:	f7ff fe31 	bl	800014c <isButton1Pressed>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d12c      	bne.n	800054a <fsmRun+0x1b2>
			state = AUTO_RED_YELLOW;
 80004f0:	4b59      	ldr	r3, [pc, #356]	; (8000658 <fsmRun+0x2c0>)
 80004f2:	2202      	movs	r2, #2
 80004f4:	701a      	strb	r2, [r3, #0]
			count1 = yellowCount - 1;
 80004f6:	4b62      	ldr	r3, [pc, #392]	; (8000680 <fsmRun+0x2e8>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	3b01      	subs	r3, #1
 80004fc:	4a5a      	ldr	r2, [pc, #360]	; (8000668 <fsmRun+0x2d0>)
 80004fe:	6013      	str	r3, [r2, #0]
			count2 = yellowCount - 1;
 8000500:	4b5f      	ldr	r3, [pc, #380]	; (8000680 <fsmRun+0x2e8>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	3b01      	subs	r3, #1
 8000506:	4a5a      	ldr	r2, [pc, #360]	; (8000670 <fsmRun+0x2d8>)
 8000508:	6013      	str	r3, [r2, #0]
			updateLedBuffer(yellowCount - 1, yellowCount - 1);
 800050a:	4b5d      	ldr	r3, [pc, #372]	; (8000680 <fsmRun+0x2e8>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	4b5b      	ldr	r3, [pc, #364]	; (8000680 <fsmRun+0x2e8>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	3b01      	subs	r3, #1
 8000516:	4619      	mov	r1, r3
 8000518:	4610      	mov	r0, r2
 800051a:	f000 fda5 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 800051e:	4b55      	ldr	r3, [pc, #340]	; (8000674 <fsmRun+0x2dc>)
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 8000524:	4b53      	ldr	r3, [pc, #332]	; (8000674 <fsmRun+0x2dc>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4618      	mov	r0, r3
 800052a:	f000 fd05 	bl	8000f38 <update7SEG>
			setTimer1(100*yellowCount);
 800052e:	4b54      	ldr	r3, [pc, #336]	; (8000680 <fsmRun+0x2e8>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	2264      	movs	r2, #100	; 0x64
 8000534:	fb02 f303 	mul.w	r3, r2, r3
 8000538:	4618      	mov	r0, r3
 800053a:	f001 f8df 	bl	80016fc <setTimer1>
			setTimer2(25);
 800053e:	2019      	movs	r0, #25
 8000540:	f001 f8f0 	bl	8001724 <setTimer2>
			setTimer3(100);
 8000544:	2064      	movs	r0, #100	; 0x64
 8000546:	f001 f901 	bl	800174c <setTimer3>
		}
		if (isButton1Pressed()) {
 800054a:	f7ff fdff 	bl	800014c <isButton1Pressed>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	f000 8294 	beq.w	8000a7e <fsmRun+0x6e6>
			state = SET_RED;
 8000556:	4b40      	ldr	r3, [pc, #256]	; (8000658 <fsmRun+0x2c0>)
 8000558:	2205      	movs	r2, #5
 800055a:	701a      	strb	r2, [r3, #0]
			setTimer1(4000);
 800055c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000560:	f001 f8cc 	bl	80016fc <setTimer1>
		}
		break;
 8000564:	e28b      	b.n	8000a7e <fsmRun+0x6e6>

	case AUTO_RED_YELLOW:
		ledRed1_ON();
 8000566:	f000 faab 	bl	8000ac0 <ledRed1_ON>
		ledYellow2_ON();
 800056a:	f000 fb1b 	bl	8000ba4 <ledYellow2_ON>

		if (timer2_flag) {
 800056e:	4b42      	ldr	r3, [pc, #264]	; (8000678 <fsmRun+0x2e0>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d013      	beq.n	800059e <fsmRun+0x206>
			index_led = (index_led + 1) % 4;
 8000576:	4b3f      	ldr	r3, [pc, #252]	; (8000674 <fsmRun+0x2dc>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	3301      	adds	r3, #1
 800057c:	425a      	negs	r2, r3
 800057e:	f003 0303 	and.w	r3, r3, #3
 8000582:	f002 0203 	and.w	r2, r2, #3
 8000586:	bf58      	it	pl
 8000588:	4253      	negpl	r3, r2
 800058a:	4a3a      	ldr	r2, [pc, #232]	; (8000674 <fsmRun+0x2dc>)
 800058c:	6013      	str	r3, [r2, #0]
			update7SEG(index_led);
 800058e:	4b39      	ldr	r3, [pc, #228]	; (8000674 <fsmRun+0x2dc>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4618      	mov	r0, r3
 8000594:	f000 fcd0 	bl	8000f38 <update7SEG>
			setTimer2(25);
 8000598:	2019      	movs	r0, #25
 800059a:	f001 f8c3 	bl	8001724 <setTimer2>
		}
		if (timer3_flag) {
 800059e:	4b37      	ldr	r3, [pc, #220]	; (800067c <fsmRun+0x2e4>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d014      	beq.n	80005d0 <fsmRun+0x238>
			count1--;
 80005a6:	4b30      	ldr	r3, [pc, #192]	; (8000668 <fsmRun+0x2d0>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	3b01      	subs	r3, #1
 80005ac:	4a2e      	ldr	r2, [pc, #184]	; (8000668 <fsmRun+0x2d0>)
 80005ae:	6013      	str	r3, [r2, #0]
			count2--;
 80005b0:	4b2f      	ldr	r3, [pc, #188]	; (8000670 <fsmRun+0x2d8>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	3b01      	subs	r3, #1
 80005b6:	4a2e      	ldr	r2, [pc, #184]	; (8000670 <fsmRun+0x2d8>)
 80005b8:	6013      	str	r3, [r2, #0]
			updateLedBuffer(count1, count2);
 80005ba:	4b2b      	ldr	r3, [pc, #172]	; (8000668 <fsmRun+0x2d0>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a2c      	ldr	r2, [pc, #176]	; (8000670 <fsmRun+0x2d8>)
 80005c0:	6812      	ldr	r2, [r2, #0]
 80005c2:	4611      	mov	r1, r2
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fd4f 	bl	8001068 <updateLedBuffer>
			setTimer3(100);
 80005ca:	2064      	movs	r0, #100	; 0x64
 80005cc:	f001 f8be 	bl	800174c <setTimer3>
		}

		if (timer1_flag && !isButton1Pressed()) {
 80005d0:	4b23      	ldr	r3, [pc, #140]	; (8000660 <fsmRun+0x2c8>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d031      	beq.n	800063c <fsmRun+0x2a4>
 80005d8:	f7ff fdb8 	bl	800014c <isButton1Pressed>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d12c      	bne.n	800063c <fsmRun+0x2a4>
			state = AUTO_GREEN_RED;
 80005e2:	4b1d      	ldr	r3, [pc, #116]	; (8000658 <fsmRun+0x2c0>)
 80005e4:	2203      	movs	r2, #3
 80005e6:	701a      	strb	r2, [r3, #0]
			count1 = greenCount - 1;
 80005e8:	4b20      	ldr	r3, [pc, #128]	; (800066c <fsmRun+0x2d4>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	3b01      	subs	r3, #1
 80005ee:	4a1e      	ldr	r2, [pc, #120]	; (8000668 <fsmRun+0x2d0>)
 80005f0:	6013      	str	r3, [r2, #0]
			count2 = redCount - 1;
 80005f2:	4b1c      	ldr	r3, [pc, #112]	; (8000664 <fsmRun+0x2cc>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	3b01      	subs	r3, #1
 80005f8:	4a1d      	ldr	r2, [pc, #116]	; (8000670 <fsmRun+0x2d8>)
 80005fa:	6013      	str	r3, [r2, #0]
			updateLedBuffer(greenCount - 1, redCount - 1);
 80005fc:	4b1b      	ldr	r3, [pc, #108]	; (800066c <fsmRun+0x2d4>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	1e5a      	subs	r2, r3, #1
 8000602:	4b18      	ldr	r3, [pc, #96]	; (8000664 <fsmRun+0x2cc>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	3b01      	subs	r3, #1
 8000608:	4619      	mov	r1, r3
 800060a:	4610      	mov	r0, r2
 800060c:	f000 fd2c 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 8000610:	4b18      	ldr	r3, [pc, #96]	; (8000674 <fsmRun+0x2dc>)
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 8000616:	4b17      	ldr	r3, [pc, #92]	; (8000674 <fsmRun+0x2dc>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4618      	mov	r0, r3
 800061c:	f000 fc8c 	bl	8000f38 <update7SEG>
			setTimer1(100*greenCount);
 8000620:	4b12      	ldr	r3, [pc, #72]	; (800066c <fsmRun+0x2d4>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2264      	movs	r2, #100	; 0x64
 8000626:	fb02 f303 	mul.w	r3, r2, r3
 800062a:	4618      	mov	r0, r3
 800062c:	f001 f866 	bl	80016fc <setTimer1>
			setTimer2(25);
 8000630:	2019      	movs	r0, #25
 8000632:	f001 f877 	bl	8001724 <setTimer2>
			setTimer3(100);
 8000636:	2064      	movs	r0, #100	; 0x64
 8000638:	f001 f888 	bl	800174c <setTimer3>
		}
		if (isButton1Pressed()) {
 800063c:	f7ff fd86 	bl	800014c <isButton1Pressed>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	f000 821d 	beq.w	8000a82 <fsmRun+0x6ea>
			state = SET_RED;
 8000648:	4b03      	ldr	r3, [pc, #12]	; (8000658 <fsmRun+0x2c0>)
 800064a:	2205      	movs	r2, #5
 800064c:	701a      	strb	r2, [r3, #0]
			setTimer1(4000);
 800064e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000652:	f001 f853 	bl	80016fc <setTimer1>
		}
		break;
 8000656:	e214      	b.n	8000a82 <fsmRun+0x6ea>
 8000658:	20000080 	.word	0x20000080
 800065c:	40010800 	.word	0x40010800
 8000660:	200000f0 	.word	0x200000f0
 8000664:	20000040 	.word	0x20000040
 8000668:	20000094 	.word	0x20000094
 800066c:	20000048 	.word	0x20000048
 8000670:	20000098 	.word	0x20000098
 8000674:	2000009c 	.word	0x2000009c
 8000678:	200000f8 	.word	0x200000f8
 800067c:	20000100 	.word	0x20000100
 8000680:	20000044 	.word	0x20000044

	case AUTO_GREEN_RED:
		ledGreen1_ON();
 8000684:	f000 fa32 	bl	8000aec <ledGreen1_ON>
		ledRed2_ON();
 8000688:	f000 fa5c 	bl	8000b44 <ledRed2_ON>

		if (timer2_flag) {
 800068c:	4ba0      	ldr	r3, [pc, #640]	; (8000910 <fsmRun+0x578>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d013      	beq.n	80006bc <fsmRun+0x324>
			index_led = (index_led + 1) % 4;
 8000694:	4b9f      	ldr	r3, [pc, #636]	; (8000914 <fsmRun+0x57c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	3301      	adds	r3, #1
 800069a:	425a      	negs	r2, r3
 800069c:	f003 0303 	and.w	r3, r3, #3
 80006a0:	f002 0203 	and.w	r2, r2, #3
 80006a4:	bf58      	it	pl
 80006a6:	4253      	negpl	r3, r2
 80006a8:	4a9a      	ldr	r2, [pc, #616]	; (8000914 <fsmRun+0x57c>)
 80006aa:	6013      	str	r3, [r2, #0]
			update7SEG(index_led);
 80006ac:	4b99      	ldr	r3, [pc, #612]	; (8000914 <fsmRun+0x57c>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 fc41 	bl	8000f38 <update7SEG>
			setTimer2(25);
 80006b6:	2019      	movs	r0, #25
 80006b8:	f001 f834 	bl	8001724 <setTimer2>
		}
		if (timer3_flag) {
 80006bc:	4b96      	ldr	r3, [pc, #600]	; (8000918 <fsmRun+0x580>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d014      	beq.n	80006ee <fsmRun+0x356>
			count1--;
 80006c4:	4b95      	ldr	r3, [pc, #596]	; (800091c <fsmRun+0x584>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	3b01      	subs	r3, #1
 80006ca:	4a94      	ldr	r2, [pc, #592]	; (800091c <fsmRun+0x584>)
 80006cc:	6013      	str	r3, [r2, #0]
			count2--;
 80006ce:	4b94      	ldr	r3, [pc, #592]	; (8000920 <fsmRun+0x588>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	3b01      	subs	r3, #1
 80006d4:	4a92      	ldr	r2, [pc, #584]	; (8000920 <fsmRun+0x588>)
 80006d6:	6013      	str	r3, [r2, #0]
			updateLedBuffer(count1, count2);
 80006d8:	4b90      	ldr	r3, [pc, #576]	; (800091c <fsmRun+0x584>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a90      	ldr	r2, [pc, #576]	; (8000920 <fsmRun+0x588>)
 80006de:	6812      	ldr	r2, [r2, #0]
 80006e0:	4611      	mov	r1, r2
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fcc0 	bl	8001068 <updateLedBuffer>
			setTimer3(100);
 80006e8:	2064      	movs	r0, #100	; 0x64
 80006ea:	f001 f82f 	bl	800174c <setTimer3>
		}

		if (timer1_flag && !isButton1Pressed()) {
 80006ee:	4b8d      	ldr	r3, [pc, #564]	; (8000924 <fsmRun+0x58c>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d031      	beq.n	800075a <fsmRun+0x3c2>
 80006f6:	f7ff fd29 	bl	800014c <isButton1Pressed>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d12c      	bne.n	800075a <fsmRun+0x3c2>
			state = AUTO_YELLOW_RED;
 8000700:	4b89      	ldr	r3, [pc, #548]	; (8000928 <fsmRun+0x590>)
 8000702:	2204      	movs	r2, #4
 8000704:	701a      	strb	r2, [r3, #0]
			count1 = yellowCount - 1;
 8000706:	4b89      	ldr	r3, [pc, #548]	; (800092c <fsmRun+0x594>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	3b01      	subs	r3, #1
 800070c:	4a83      	ldr	r2, [pc, #524]	; (800091c <fsmRun+0x584>)
 800070e:	6013      	str	r3, [r2, #0]
			count2 = yellowCount - 1;
 8000710:	4b86      	ldr	r3, [pc, #536]	; (800092c <fsmRun+0x594>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	3b01      	subs	r3, #1
 8000716:	4a82      	ldr	r2, [pc, #520]	; (8000920 <fsmRun+0x588>)
 8000718:	6013      	str	r3, [r2, #0]
			updateLedBuffer(yellowCount - 1, yellowCount - 1);
 800071a:	4b84      	ldr	r3, [pc, #528]	; (800092c <fsmRun+0x594>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	1e5a      	subs	r2, r3, #1
 8000720:	4b82      	ldr	r3, [pc, #520]	; (800092c <fsmRun+0x594>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	3b01      	subs	r3, #1
 8000726:	4619      	mov	r1, r3
 8000728:	4610      	mov	r0, r2
 800072a:	f000 fc9d 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 800072e:	4b79      	ldr	r3, [pc, #484]	; (8000914 <fsmRun+0x57c>)
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 8000734:	4b77      	ldr	r3, [pc, #476]	; (8000914 <fsmRun+0x57c>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4618      	mov	r0, r3
 800073a:	f000 fbfd 	bl	8000f38 <update7SEG>
			setTimer1(100*yellowCount);
 800073e:	4b7b      	ldr	r3, [pc, #492]	; (800092c <fsmRun+0x594>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	2264      	movs	r2, #100	; 0x64
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	4618      	mov	r0, r3
 800074a:	f000 ffd7 	bl	80016fc <setTimer1>
			setTimer2(25);
 800074e:	2019      	movs	r0, #25
 8000750:	f000 ffe8 	bl	8001724 <setTimer2>
			setTimer3(100);
 8000754:	2064      	movs	r0, #100	; 0x64
 8000756:	f000 fff9 	bl	800174c <setTimer3>
		}
		if (isButton1Pressed()) {
 800075a:	f7ff fcf7 	bl	800014c <isButton1Pressed>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	f000 8190 	beq.w	8000a86 <fsmRun+0x6ee>
			state = SET_RED;
 8000766:	4b70      	ldr	r3, [pc, #448]	; (8000928 <fsmRun+0x590>)
 8000768:	2205      	movs	r2, #5
 800076a:	701a      	strb	r2, [r3, #0]
			setTimer1(4000);
 800076c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000770:	f000 ffc4 	bl	80016fc <setTimer1>
		}
		break;
 8000774:	e187      	b.n	8000a86 <fsmRun+0x6ee>

	case AUTO_YELLOW_RED:
		ledYellow1_ON();
 8000776:	f000 f9cf 	bl	8000b18 <ledYellow1_ON>
		ledRed2_ON();
 800077a:	f000 f9e3 	bl	8000b44 <ledRed2_ON>

		if (timer2_flag) {
 800077e:	4b64      	ldr	r3, [pc, #400]	; (8000910 <fsmRun+0x578>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d013      	beq.n	80007ae <fsmRun+0x416>
			index_led = (index_led + 1) % 4;
 8000786:	4b63      	ldr	r3, [pc, #396]	; (8000914 <fsmRun+0x57c>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	3301      	adds	r3, #1
 800078c:	425a      	negs	r2, r3
 800078e:	f003 0303 	and.w	r3, r3, #3
 8000792:	f002 0203 	and.w	r2, r2, #3
 8000796:	bf58      	it	pl
 8000798:	4253      	negpl	r3, r2
 800079a:	4a5e      	ldr	r2, [pc, #376]	; (8000914 <fsmRun+0x57c>)
 800079c:	6013      	str	r3, [r2, #0]
			update7SEG(index_led);
 800079e:	4b5d      	ldr	r3, [pc, #372]	; (8000914 <fsmRun+0x57c>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 fbc8 	bl	8000f38 <update7SEG>
			setTimer2(25);
 80007a8:	2019      	movs	r0, #25
 80007aa:	f000 ffbb 	bl	8001724 <setTimer2>
		}
		if (timer3_flag) {
 80007ae:	4b5a      	ldr	r3, [pc, #360]	; (8000918 <fsmRun+0x580>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d014      	beq.n	80007e0 <fsmRun+0x448>
			count1--;
 80007b6:	4b59      	ldr	r3, [pc, #356]	; (800091c <fsmRun+0x584>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	3b01      	subs	r3, #1
 80007bc:	4a57      	ldr	r2, [pc, #348]	; (800091c <fsmRun+0x584>)
 80007be:	6013      	str	r3, [r2, #0]
			count2--;
 80007c0:	4b57      	ldr	r3, [pc, #348]	; (8000920 <fsmRun+0x588>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	3b01      	subs	r3, #1
 80007c6:	4a56      	ldr	r2, [pc, #344]	; (8000920 <fsmRun+0x588>)
 80007c8:	6013      	str	r3, [r2, #0]
			updateLedBuffer(count1, count2);
 80007ca:	4b54      	ldr	r3, [pc, #336]	; (800091c <fsmRun+0x584>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a54      	ldr	r2, [pc, #336]	; (8000920 <fsmRun+0x588>)
 80007d0:	6812      	ldr	r2, [r2, #0]
 80007d2:	4611      	mov	r1, r2
 80007d4:	4618      	mov	r0, r3
 80007d6:	f000 fc47 	bl	8001068 <updateLedBuffer>
			setTimer3(100);
 80007da:	2064      	movs	r0, #100	; 0x64
 80007dc:	f000 ffb6 	bl	800174c <setTimer3>
		}

		if (timer1_flag && !isButton1Pressed()) {
 80007e0:	4b50      	ldr	r3, [pc, #320]	; (8000924 <fsmRun+0x58c>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d031      	beq.n	800084c <fsmRun+0x4b4>
 80007e8:	f7ff fcb0 	bl	800014c <isButton1Pressed>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d12c      	bne.n	800084c <fsmRun+0x4b4>
			state = AUTO_RED_GREEN;
 80007f2:	4b4d      	ldr	r3, [pc, #308]	; (8000928 <fsmRun+0x590>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	701a      	strb	r2, [r3, #0]
			count1 = redCount - 1;
 80007f8:	4b4d      	ldr	r3, [pc, #308]	; (8000930 <fsmRun+0x598>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3b01      	subs	r3, #1
 80007fe:	4a47      	ldr	r2, [pc, #284]	; (800091c <fsmRun+0x584>)
 8000800:	6013      	str	r3, [r2, #0]
			count2 = greenCount - 1;
 8000802:	4b4c      	ldr	r3, [pc, #304]	; (8000934 <fsmRun+0x59c>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	3b01      	subs	r3, #1
 8000808:	4a45      	ldr	r2, [pc, #276]	; (8000920 <fsmRun+0x588>)
 800080a:	6013      	str	r3, [r2, #0]
			updateLedBuffer(redCount - 1, greenCount - 1);
 800080c:	4b48      	ldr	r3, [pc, #288]	; (8000930 <fsmRun+0x598>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	1e5a      	subs	r2, r3, #1
 8000812:	4b48      	ldr	r3, [pc, #288]	; (8000934 <fsmRun+0x59c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	3b01      	subs	r3, #1
 8000818:	4619      	mov	r1, r3
 800081a:	4610      	mov	r0, r2
 800081c:	f000 fc24 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 8000820:	4b3c      	ldr	r3, [pc, #240]	; (8000914 <fsmRun+0x57c>)
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 8000826:	4b3b      	ldr	r3, [pc, #236]	; (8000914 <fsmRun+0x57c>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4618      	mov	r0, r3
 800082c:	f000 fb84 	bl	8000f38 <update7SEG>
			setTimer1(100*greenCount);
 8000830:	4b40      	ldr	r3, [pc, #256]	; (8000934 <fsmRun+0x59c>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2264      	movs	r2, #100	; 0x64
 8000836:	fb02 f303 	mul.w	r3, r2, r3
 800083a:	4618      	mov	r0, r3
 800083c:	f000 ff5e 	bl	80016fc <setTimer1>
			setTimer2(25);
 8000840:	2019      	movs	r0, #25
 8000842:	f000 ff6f 	bl	8001724 <setTimer2>
			setTimer3(100);
 8000846:	2064      	movs	r0, #100	; 0x64
 8000848:	f000 ff80 	bl	800174c <setTimer3>
		}
		if (isButton1Pressed()) {
 800084c:	f7ff fc7e 	bl	800014c <isButton1Pressed>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	f000 8119 	beq.w	8000a8a <fsmRun+0x6f2>
			state = SET_RED;
 8000858:	4b33      	ldr	r3, [pc, #204]	; (8000928 <fsmRun+0x590>)
 800085a:	2205      	movs	r2, #5
 800085c:	701a      	strb	r2, [r3, #0]
			setTimer1(4000);
 800085e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000862:	f000 ff4b 	bl	80016fc <setTimer1>
		}
		break;
 8000866:	e110      	b.n	8000a8a <fsmRun+0x6f2>

	case SET_RED:
		setCounter(RED, 2);
 8000868:	2102      	movs	r1, #2
 800086a:	2000      	movs	r0, #0
 800086c:	f000 fc38 	bl	80010e0 <setCounter>

		if (isButton3Pressed()) {					// Save new counter value
 8000870:	f7ff fc90 	bl	8000194 <isButton3Pressed>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d003      	beq.n	8000882 <fsmRun+0x4ea>
			redCount = counter;
 800087a:	4b2f      	ldr	r3, [pc, #188]	; (8000938 <fsmRun+0x5a0>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a2c      	ldr	r2, [pc, #176]	; (8000930 <fsmRun+0x598>)
 8000880:	6013      	str	r3, [r2, #0]
		}
		if (isButton1Pressed()) {					// Change state
 8000882:	f7ff fc63 	bl	800014c <isButton1Pressed>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d009      	beq.n	80008a0 <fsmRun+0x508>
			counter = 1;
 800088c:	4b2a      	ldr	r3, [pc, #168]	; (8000938 <fsmRun+0x5a0>)
 800088e:	2201      	movs	r2, #1
 8000890:	601a      	str	r2, [r3, #0]
			state = SET_YELLOW;
 8000892:	4b25      	ldr	r3, [pc, #148]	; (8000928 <fsmRun+0x590>)
 8000894:	2206      	movs	r2, #6
 8000896:	701a      	strb	r2, [r3, #0]
			setTimer1(4000);
 8000898:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800089c:	f000 ff2e 	bl	80016fc <setTimer1>
		}
		if (timer1_flag) {							// If time-out
 80008a0:	4b20      	ldr	r3, [pc, #128]	; (8000924 <fsmRun+0x58c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	f000 80f2 	beq.w	8000a8e <fsmRun+0x6f6>
			checkLightsLogic();
 80008aa:	f000 fd53 	bl	8001354 <checkLightsLogic>
			counter = 1;
 80008ae:	4b22      	ldr	r3, [pc, #136]	; (8000938 <fsmRun+0x5a0>)
 80008b0:	2201      	movs	r2, #1
 80008b2:	601a      	str	r2, [r3, #0]

			state = AUTO_RED_GREEN;
 80008b4:	4b1c      	ldr	r3, [pc, #112]	; (8000928 <fsmRun+0x590>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	701a      	strb	r2, [r3, #0]
			count1 = redCount - 1;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <fsmRun+0x598>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	3b01      	subs	r3, #1
 80008c0:	4a16      	ldr	r2, [pc, #88]	; (800091c <fsmRun+0x584>)
 80008c2:	6013      	str	r3, [r2, #0]
			count2 = greenCount - 1;
 80008c4:	4b1b      	ldr	r3, [pc, #108]	; (8000934 <fsmRun+0x59c>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	3b01      	subs	r3, #1
 80008ca:	4a15      	ldr	r2, [pc, #84]	; (8000920 <fsmRun+0x588>)
 80008cc:	6013      	str	r3, [r2, #0]
			updateLedBuffer(redCount - 1, greenCount - 1);
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <fsmRun+0x598>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	1e5a      	subs	r2, r3, #1
 80008d4:	4b17      	ldr	r3, [pc, #92]	; (8000934 <fsmRun+0x59c>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	3b01      	subs	r3, #1
 80008da:	4619      	mov	r1, r3
 80008dc:	4610      	mov	r0, r2
 80008de:	f000 fbc3 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 80008e2:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <fsmRun+0x57c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 80008e8:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <fsmRun+0x57c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f000 fb23 	bl	8000f38 <update7SEG>
			setTimer1(100*greenCount);
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <fsmRun+0x59c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	2264      	movs	r2, #100	; 0x64
 80008f8:	fb02 f303 	mul.w	r3, r2, r3
 80008fc:	4618      	mov	r0, r3
 80008fe:	f000 fefd 	bl	80016fc <setTimer1>
			setTimer2(25);
 8000902:	2019      	movs	r0, #25
 8000904:	f000 ff0e 	bl	8001724 <setTimer2>
			setTimer3(100);
 8000908:	2064      	movs	r0, #100	; 0x64
 800090a:	f000 ff1f 	bl	800174c <setTimer3>
		}
		break;
 800090e:	e0be      	b.n	8000a8e <fsmRun+0x6f6>
 8000910:	200000f8 	.word	0x200000f8
 8000914:	2000009c 	.word	0x2000009c
 8000918:	20000100 	.word	0x20000100
 800091c:	20000094 	.word	0x20000094
 8000920:	20000098 	.word	0x20000098
 8000924:	200000f0 	.word	0x200000f0
 8000928:	20000080 	.word	0x20000080
 800092c:	20000044 	.word	0x20000044
 8000930:	20000040 	.word	0x20000040
 8000934:	20000048 	.word	0x20000048
 8000938:	2000003c 	.word	0x2000003c

	case SET_YELLOW:
		setCounter(YELLOW, 3);
 800093c:	2103      	movs	r1, #3
 800093e:	2001      	movs	r0, #1
 8000940:	f000 fbce 	bl	80010e0 <setCounter>

		if (isButton3Pressed()) {
 8000944:	f7ff fc26 	bl	8000194 <isButton3Pressed>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d003      	beq.n	8000956 <fsmRun+0x5be>
			yellowCount = counter;
 800094e:	4b53      	ldr	r3, [pc, #332]	; (8000a9c <fsmRun+0x704>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a53      	ldr	r2, [pc, #332]	; (8000aa0 <fsmRun+0x708>)
 8000954:	6013      	str	r3, [r2, #0]
		}
		if (isButton1Pressed()) {
 8000956:	f7ff fbf9 	bl	800014c <isButton1Pressed>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d009      	beq.n	8000974 <fsmRun+0x5dc>
			counter = 1;
 8000960:	4b4e      	ldr	r3, [pc, #312]	; (8000a9c <fsmRun+0x704>)
 8000962:	2201      	movs	r2, #1
 8000964:	601a      	str	r2, [r3, #0]
			state = SET_GREEN;
 8000966:	4b4f      	ldr	r3, [pc, #316]	; (8000aa4 <fsmRun+0x70c>)
 8000968:	2207      	movs	r2, #7
 800096a:	701a      	strb	r2, [r3, #0]
			setTimer1(4000);
 800096c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000970:	f000 fec4 	bl	80016fc <setTimer1>
		}
		if (timer1_flag) {
 8000974:	4b4c      	ldr	r3, [pc, #304]	; (8000aa8 <fsmRun+0x710>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	f000 808a 	beq.w	8000a92 <fsmRun+0x6fa>
			checkLightsLogic();
 800097e:	f000 fce9 	bl	8001354 <checkLightsLogic>
			counter = 1;
 8000982:	4b46      	ldr	r3, [pc, #280]	; (8000a9c <fsmRun+0x704>)
 8000984:	2201      	movs	r2, #1
 8000986:	601a      	str	r2, [r3, #0]

			state = AUTO_RED_GREEN;
 8000988:	4b46      	ldr	r3, [pc, #280]	; (8000aa4 <fsmRun+0x70c>)
 800098a:	2201      	movs	r2, #1
 800098c:	701a      	strb	r2, [r3, #0]
			count1 = redCount - 1;
 800098e:	4b47      	ldr	r3, [pc, #284]	; (8000aac <fsmRun+0x714>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	3b01      	subs	r3, #1
 8000994:	4a46      	ldr	r2, [pc, #280]	; (8000ab0 <fsmRun+0x718>)
 8000996:	6013      	str	r3, [r2, #0]
			count2 = greenCount - 1;
 8000998:	4b46      	ldr	r3, [pc, #280]	; (8000ab4 <fsmRun+0x71c>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	3b01      	subs	r3, #1
 800099e:	4a46      	ldr	r2, [pc, #280]	; (8000ab8 <fsmRun+0x720>)
 80009a0:	6013      	str	r3, [r2, #0]
			updateLedBuffer(redCount - 1, greenCount - 1);
 80009a2:	4b42      	ldr	r3, [pc, #264]	; (8000aac <fsmRun+0x714>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	1e5a      	subs	r2, r3, #1
 80009a8:	4b42      	ldr	r3, [pc, #264]	; (8000ab4 <fsmRun+0x71c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	3b01      	subs	r3, #1
 80009ae:	4619      	mov	r1, r3
 80009b0:	4610      	mov	r0, r2
 80009b2:	f000 fb59 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 80009b6:	4b41      	ldr	r3, [pc, #260]	; (8000abc <fsmRun+0x724>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 80009bc:	4b3f      	ldr	r3, [pc, #252]	; (8000abc <fsmRun+0x724>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4618      	mov	r0, r3
 80009c2:	f000 fab9 	bl	8000f38 <update7SEG>
			setTimer1(100*greenCount);
 80009c6:	4b3b      	ldr	r3, [pc, #236]	; (8000ab4 <fsmRun+0x71c>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2264      	movs	r2, #100	; 0x64
 80009cc:	fb02 f303 	mul.w	r3, r2, r3
 80009d0:	4618      	mov	r0, r3
 80009d2:	f000 fe93 	bl	80016fc <setTimer1>
			setTimer2(25);
 80009d6:	2019      	movs	r0, #25
 80009d8:	f000 fea4 	bl	8001724 <setTimer2>
			setTimer3(100);
 80009dc:	2064      	movs	r0, #100	; 0x64
 80009de:	f000 feb5 	bl	800174c <setTimer3>
		}
		break;
 80009e2:	e056      	b.n	8000a92 <fsmRun+0x6fa>

	case SET_GREEN:
		setCounter(GREEN, 4);
 80009e4:	2104      	movs	r1, #4
 80009e6:	2002      	movs	r0, #2
 80009e8:	f000 fb7a 	bl	80010e0 <setCounter>

		if (isButton3Pressed()) {
 80009ec:	f7ff fbd2 	bl	8000194 <isButton3Pressed>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d003      	beq.n	80009fe <fsmRun+0x666>
			greenCount = counter;
 80009f6:	4b29      	ldr	r3, [pc, #164]	; (8000a9c <fsmRun+0x704>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a2e      	ldr	r2, [pc, #184]	; (8000ab4 <fsmRun+0x71c>)
 80009fc:	6013      	str	r3, [r2, #0]
		}
		if (isButton1Pressed() || timer1_flag) {
 80009fe:	f7ff fba5 	bl	800014c <isButton1Pressed>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d103      	bne.n	8000a10 <fsmRun+0x678>
 8000a08:	4b27      	ldr	r3, [pc, #156]	; (8000aa8 <fsmRun+0x710>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d042      	beq.n	8000a96 <fsmRun+0x6fe>
			checkLightsLogic();
 8000a10:	f000 fca0 	bl	8001354 <checkLightsLogic>
			counter = 1;
 8000a14:	4b21      	ldr	r3, [pc, #132]	; (8000a9c <fsmRun+0x704>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	601a      	str	r2, [r3, #0]

			state = AUTO_RED_GREEN;
 8000a1a:	4b22      	ldr	r3, [pc, #136]	; (8000aa4 <fsmRun+0x70c>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	701a      	strb	r2, [r3, #0]
			count1 = redCount - 1;
 8000a20:	4b22      	ldr	r3, [pc, #136]	; (8000aac <fsmRun+0x714>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	3b01      	subs	r3, #1
 8000a26:	4a22      	ldr	r2, [pc, #136]	; (8000ab0 <fsmRun+0x718>)
 8000a28:	6013      	str	r3, [r2, #0]
			count2 = greenCount - 1;
 8000a2a:	4b22      	ldr	r3, [pc, #136]	; (8000ab4 <fsmRun+0x71c>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	4a21      	ldr	r2, [pc, #132]	; (8000ab8 <fsmRun+0x720>)
 8000a32:	6013      	str	r3, [r2, #0]
			updateLedBuffer(redCount - 1, greenCount - 1);
 8000a34:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <fsmRun+0x714>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	1e5a      	subs	r2, r3, #1
 8000a3a:	4b1e      	ldr	r3, [pc, #120]	; (8000ab4 <fsmRun+0x71c>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	4619      	mov	r1, r3
 8000a42:	4610      	mov	r0, r2
 8000a44:	f000 fb10 	bl	8001068 <updateLedBuffer>
			index_led = 0;
 8000a48:	4b1c      	ldr	r3, [pc, #112]	; (8000abc <fsmRun+0x724>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
			update7SEG(index_led);
 8000a4e:	4b1b      	ldr	r3, [pc, #108]	; (8000abc <fsmRun+0x724>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 fa70 	bl	8000f38 <update7SEG>
			setTimer1(100*greenCount);
 8000a58:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <fsmRun+0x71c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2264      	movs	r2, #100	; 0x64
 8000a5e:	fb02 f303 	mul.w	r3, r2, r3
 8000a62:	4618      	mov	r0, r3
 8000a64:	f000 fe4a 	bl	80016fc <setTimer1>
			setTimer2(25);
 8000a68:	2019      	movs	r0, #25
 8000a6a:	f000 fe5b 	bl	8001724 <setTimer2>
			setTimer3(100);
 8000a6e:	2064      	movs	r0, #100	; 0x64
 8000a70:	f000 fe6c 	bl	800174c <setTimer3>
		}
		break;
 8000a74:	e00f      	b.n	8000a96 <fsmRun+0x6fe>

	default:
		break;
 8000a76:	bf00      	nop
 8000a78:	e00e      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a7a:	bf00      	nop
 8000a7c:	e00c      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a7e:	bf00      	nop
 8000a80:	e00a      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a82:	bf00      	nop
 8000a84:	e008      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a86:	bf00      	nop
 8000a88:	e006      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a8a:	bf00      	nop
 8000a8c:	e004      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a8e:	bf00      	nop
 8000a90:	e002      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a92:	bf00      	nop
 8000a94:	e000      	b.n	8000a98 <fsmRun+0x700>
		break;
 8000a96:	bf00      	nop
	}
}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	2000003c 	.word	0x2000003c
 8000aa0:	20000044 	.word	0x20000044
 8000aa4:	20000080 	.word	0x20000080
 8000aa8:	200000f0 	.word	0x200000f0
 8000aac:	20000040 	.word	0x20000040
 8000ab0:	20000094 	.word	0x20000094
 8000ab4:	20000048 	.word	0x20000048
 8000ab8:	20000098 	.word	0x20000098
 8000abc:	2000009c 	.word	0x2000009c

08000ac0 <ledRed1_ON>:

int redCount = 5;
int yellowCount = 2;
int greenCount = 3;

void ledRed1_ON() {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, 1);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	2120      	movs	r1, #32
 8000ac8:	4807      	ldr	r0, [pc, #28]	; (8000ae8 <ledRed1_ON+0x28>)
 8000aca:	f001 f9be 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2180      	movs	r1, #128	; 0x80
 8000ad2:	4805      	ldr	r0, [pc, #20]	; (8000ae8 <ledRed1_ON+0x28>)
 8000ad4:	f001 f9b9 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, 0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2140      	movs	r1, #64	; 0x40
 8000adc:	4802      	ldr	r0, [pc, #8]	; (8000ae8 <ledRed1_ON+0x28>)
 8000ade:	f001 f9b4 	bl	8001e4a <HAL_GPIO_WritePin>
}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40010800 	.word	0x40010800

08000aec <ledGreen1_ON>:

void ledGreen1_ON() {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2120      	movs	r1, #32
 8000af4:	4807      	ldr	r0, [pc, #28]	; (8000b14 <ledGreen1_ON+0x28>)
 8000af6:	f001 f9a8 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, 1);
 8000afa:	2201      	movs	r2, #1
 8000afc:	2180      	movs	r1, #128	; 0x80
 8000afe:	4805      	ldr	r0, [pc, #20]	; (8000b14 <ledGreen1_ON+0x28>)
 8000b00:	f001 f9a3 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, 0);
 8000b04:	2200      	movs	r2, #0
 8000b06:	2140      	movs	r1, #64	; 0x40
 8000b08:	4802      	ldr	r0, [pc, #8]	; (8000b14 <ledGreen1_ON+0x28>)
 8000b0a:	f001 f99e 	bl	8001e4a <HAL_GPIO_WritePin>
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40010800 	.word	0x40010800

08000b18 <ledYellow1_ON>:

void ledYellow1_ON() {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, 0);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2120      	movs	r1, #32
 8000b20:	4807      	ldr	r0, [pc, #28]	; (8000b40 <ledYellow1_ON+0x28>)
 8000b22:	f001 f992 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, 0);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2180      	movs	r1, #128	; 0x80
 8000b2a:	4805      	ldr	r0, [pc, #20]	; (8000b40 <ledYellow1_ON+0x28>)
 8000b2c:	f001 f98d 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, 1);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2140      	movs	r1, #64	; 0x40
 8000b34:	4802      	ldr	r0, [pc, #8]	; (8000b40 <ledYellow1_ON+0x28>)
 8000b36:	f001 f988 	bl	8001e4a <HAL_GPIO_WritePin>
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40010800 	.word	0x40010800

08000b44 <ledRed2_ON>:

void ledRed2_ON() {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, 1);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b4e:	4808      	ldr	r0, [pc, #32]	; (8000b70 <ledRed2_ON+0x2c>)
 8000b50:	f001 f97b 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, 0);
 8000b54:	2200      	movs	r2, #0
 8000b56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5a:	4805      	ldr	r0, [pc, #20]	; (8000b70 <ledRed2_ON+0x2c>)
 8000b5c:	f001 f975 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, 0);
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b66:	4802      	ldr	r0, [pc, #8]	; (8000b70 <ledRed2_ON+0x2c>)
 8000b68:	f001 f96f 	bl	8001e4a <HAL_GPIO_WritePin>
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40010800 	.word	0x40010800

08000b74 <ledGreen2_ON>:

void ledGreen2_ON() {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, 0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b7e:	4808      	ldr	r0, [pc, #32]	; (8000ba0 <ledGreen2_ON+0x2c>)
 8000b80:	f001 f963 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, 1);
 8000b84:	2201      	movs	r2, #1
 8000b86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b8a:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <ledGreen2_ON+0x2c>)
 8000b8c:	f001 f95d 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b96:	4802      	ldr	r0, [pc, #8]	; (8000ba0 <ledGreen2_ON+0x2c>)
 8000b98:	f001 f957 	bl	8001e4a <HAL_GPIO_WritePin>
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40010800 	.word	0x40010800

08000ba4 <ledYellow2_ON>:

void ledYellow2_ON() {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, 0);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bae:	4808      	ldr	r0, [pc, #32]	; (8000bd0 <ledYellow2_ON+0x2c>)
 8000bb0:	f001 f94b 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, 0);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bba:	4805      	ldr	r0, [pc, #20]	; (8000bd0 <ledYellow2_ON+0x2c>)
 8000bbc:	f001 f945 	bl	8001e4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, 1);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bc6:	4802      	ldr	r0, [pc, #8]	; (8000bd0 <ledYellow2_ON+0x2c>)
 8000bc8:	f001 f93f 	bl	8001e4a <HAL_GPIO_WritePin>
}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40010800 	.word	0x40010800

08000bd4 <display7SEG>:

void display7SEG(int num) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	switch (num) {
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b09      	cmp	r3, #9
 8000be0:	f200 8180 	bhi.w	8000ee4 <display7SEG+0x310>
 8000be4:	a201      	add	r2, pc, #4	; (adr r2, 8000bec <display7SEG+0x18>)
 8000be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bea:	bf00      	nop
 8000bec:	08000c15 	.word	0x08000c15
 8000bf0:	08000c5d 	.word	0x08000c5d
 8000bf4:	08000ca5 	.word	0x08000ca5
 8000bf8:	08000ced 	.word	0x08000ced
 8000bfc:	08000d35 	.word	0x08000d35
 8000c00:	08000d7d 	.word	0x08000d7d
 8000c04:	08000dc5 	.word	0x08000dc5
 8000c08:	08000e0d 	.word	0x08000e0d
 8000c0c:	08000e55 	.word	0x08000e55
 8000c10:	08000e9d 	.word	0x08000e9d
	case 0:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000c14:	2200      	movs	r2, #0
 8000c16:	2101      	movs	r1, #1
 8000c18:	48c6      	ldr	r0, [pc, #792]	; (8000f34 <display7SEG+0x360>)
 8000c1a:	f001 f916 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2102      	movs	r1, #2
 8000c22:	48c4      	ldr	r0, [pc, #784]	; (8000f34 <display7SEG+0x360>)
 8000c24:	f001 f911 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2104      	movs	r1, #4
 8000c2c:	48c1      	ldr	r0, [pc, #772]	; (8000f34 <display7SEG+0x360>)
 8000c2e:	f001 f90c 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2108      	movs	r1, #8
 8000c36:	48bf      	ldr	r0, [pc, #764]	; (8000f34 <display7SEG+0x360>)
 8000c38:	f001 f907 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 0);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2110      	movs	r1, #16
 8000c40:	48bc      	ldr	r0, [pc, #752]	; (8000f34 <display7SEG+0x360>)
 8000c42:	f001 f902 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 0);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2120      	movs	r1, #32
 8000c4a:	48ba      	ldr	r0, [pc, #744]	; (8000f34 <display7SEG+0x360>)
 8000c4c:	f001 f8fd 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 1);
 8000c50:	2201      	movs	r2, #1
 8000c52:	2140      	movs	r1, #64	; 0x40
 8000c54:	48b7      	ldr	r0, [pc, #732]	; (8000f34 <display7SEG+0x360>)
 8000c56:	f001 f8f8 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000c5a:	e167      	b.n	8000f2c <display7SEG+0x358>
	case 1:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 1);
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	2101      	movs	r1, #1
 8000c60:	48b4      	ldr	r0, [pc, #720]	; (8000f34 <display7SEG+0x360>)
 8000c62:	f001 f8f2 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2102      	movs	r1, #2
 8000c6a:	48b2      	ldr	r0, [pc, #712]	; (8000f34 <display7SEG+0x360>)
 8000c6c:	f001 f8ed 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2104      	movs	r1, #4
 8000c74:	48af      	ldr	r0, [pc, #700]	; (8000f34 <display7SEG+0x360>)
 8000c76:	f001 f8e8 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 1);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	2108      	movs	r1, #8
 8000c7e:	48ad      	ldr	r0, [pc, #692]	; (8000f34 <display7SEG+0x360>)
 8000c80:	f001 f8e3 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 1);
 8000c84:	2201      	movs	r2, #1
 8000c86:	2110      	movs	r1, #16
 8000c88:	48aa      	ldr	r0, [pc, #680]	; (8000f34 <display7SEG+0x360>)
 8000c8a:	f001 f8de 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 1);
 8000c8e:	2201      	movs	r2, #1
 8000c90:	2120      	movs	r1, #32
 8000c92:	48a8      	ldr	r0, [pc, #672]	; (8000f34 <display7SEG+0x360>)
 8000c94:	f001 f8d9 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 1);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	2140      	movs	r1, #64	; 0x40
 8000c9c:	48a5      	ldr	r0, [pc, #660]	; (8000f34 <display7SEG+0x360>)
 8000c9e:	f001 f8d4 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000ca2:	e143      	b.n	8000f2c <display7SEG+0x358>
	case 2:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	48a2      	ldr	r0, [pc, #648]	; (8000f34 <display7SEG+0x360>)
 8000caa:	f001 f8ce 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	48a0      	ldr	r0, [pc, #640]	; (8000f34 <display7SEG+0x360>)
 8000cb4:	f001 f8c9 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 1);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	2104      	movs	r1, #4
 8000cbc:	489d      	ldr	r0, [pc, #628]	; (8000f34 <display7SEG+0x360>)
 8000cbe:	f001 f8c4 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 0);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	489b      	ldr	r0, [pc, #620]	; (8000f34 <display7SEG+0x360>)
 8000cc8:	f001 f8bf 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 0);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2110      	movs	r1, #16
 8000cd0:	4898      	ldr	r0, [pc, #608]	; (8000f34 <display7SEG+0x360>)
 8000cd2:	f001 f8ba 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 1);
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	2120      	movs	r1, #32
 8000cda:	4896      	ldr	r0, [pc, #600]	; (8000f34 <display7SEG+0x360>)
 8000cdc:	f001 f8b5 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 0);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2140      	movs	r1, #64	; 0x40
 8000ce4:	4893      	ldr	r0, [pc, #588]	; (8000f34 <display7SEG+0x360>)
 8000ce6:	f001 f8b0 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000cea:	e11f      	b.n	8000f2c <display7SEG+0x358>
	case 3:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2101      	movs	r1, #1
 8000cf0:	4890      	ldr	r0, [pc, #576]	; (8000f34 <display7SEG+0x360>)
 8000cf2:	f001 f8aa 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2102      	movs	r1, #2
 8000cfa:	488e      	ldr	r0, [pc, #568]	; (8000f34 <display7SEG+0x360>)
 8000cfc:	f001 f8a5 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2104      	movs	r1, #4
 8000d04:	488b      	ldr	r0, [pc, #556]	; (8000f34 <display7SEG+0x360>)
 8000d06:	f001 f8a0 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2108      	movs	r1, #8
 8000d0e:	4889      	ldr	r0, [pc, #548]	; (8000f34 <display7SEG+0x360>)
 8000d10:	f001 f89b 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 1);
 8000d14:	2201      	movs	r2, #1
 8000d16:	2110      	movs	r1, #16
 8000d18:	4886      	ldr	r0, [pc, #536]	; (8000f34 <display7SEG+0x360>)
 8000d1a:	f001 f896 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 1);
 8000d1e:	2201      	movs	r2, #1
 8000d20:	2120      	movs	r1, #32
 8000d22:	4884      	ldr	r0, [pc, #528]	; (8000f34 <display7SEG+0x360>)
 8000d24:	f001 f891 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 0);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2140      	movs	r1, #64	; 0x40
 8000d2c:	4881      	ldr	r0, [pc, #516]	; (8000f34 <display7SEG+0x360>)
 8000d2e:	f001 f88c 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000d32:	e0fb      	b.n	8000f2c <display7SEG+0x358>
	case 4:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 1);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2101      	movs	r1, #1
 8000d38:	487e      	ldr	r0, [pc, #504]	; (8000f34 <display7SEG+0x360>)
 8000d3a:	f001 f886 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2102      	movs	r1, #2
 8000d42:	487c      	ldr	r0, [pc, #496]	; (8000f34 <display7SEG+0x360>)
 8000d44:	f001 f881 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	4879      	ldr	r0, [pc, #484]	; (8000f34 <display7SEG+0x360>)
 8000d4e:	f001 f87c 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 1);
 8000d52:	2201      	movs	r2, #1
 8000d54:	2108      	movs	r1, #8
 8000d56:	4877      	ldr	r0, [pc, #476]	; (8000f34 <display7SEG+0x360>)
 8000d58:	f001 f877 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 1);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	2110      	movs	r1, #16
 8000d60:	4874      	ldr	r0, [pc, #464]	; (8000f34 <display7SEG+0x360>)
 8000d62:	f001 f872 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 0);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2120      	movs	r1, #32
 8000d6a:	4872      	ldr	r0, [pc, #456]	; (8000f34 <display7SEG+0x360>)
 8000d6c:	f001 f86d 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 0);
 8000d70:	2200      	movs	r2, #0
 8000d72:	2140      	movs	r1, #64	; 0x40
 8000d74:	486f      	ldr	r0, [pc, #444]	; (8000f34 <display7SEG+0x360>)
 8000d76:	f001 f868 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000d7a:	e0d7      	b.n	8000f2c <display7SEG+0x358>
	case 5:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2101      	movs	r1, #1
 8000d80:	486c      	ldr	r0, [pc, #432]	; (8000f34 <display7SEG+0x360>)
 8000d82:	f001 f862 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 1);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2102      	movs	r1, #2
 8000d8a:	486a      	ldr	r0, [pc, #424]	; (8000f34 <display7SEG+0x360>)
 8000d8c:	f001 f85d 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2104      	movs	r1, #4
 8000d94:	4867      	ldr	r0, [pc, #412]	; (8000f34 <display7SEG+0x360>)
 8000d96:	f001 f858 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2108      	movs	r1, #8
 8000d9e:	4865      	ldr	r0, [pc, #404]	; (8000f34 <display7SEG+0x360>)
 8000da0:	f001 f853 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 1);
 8000da4:	2201      	movs	r2, #1
 8000da6:	2110      	movs	r1, #16
 8000da8:	4862      	ldr	r0, [pc, #392]	; (8000f34 <display7SEG+0x360>)
 8000daa:	f001 f84e 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2120      	movs	r1, #32
 8000db2:	4860      	ldr	r0, [pc, #384]	; (8000f34 <display7SEG+0x360>)
 8000db4:	f001 f849 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 0);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2140      	movs	r1, #64	; 0x40
 8000dbc:	485d      	ldr	r0, [pc, #372]	; (8000f34 <display7SEG+0x360>)
 8000dbe:	f001 f844 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000dc2:	e0b3      	b.n	8000f2c <display7SEG+0x358>
	case 6:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2101      	movs	r1, #1
 8000dc8:	485a      	ldr	r0, [pc, #360]	; (8000f34 <display7SEG+0x360>)
 8000dca:	f001 f83e 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 1);
 8000dce:	2201      	movs	r2, #1
 8000dd0:	2102      	movs	r1, #2
 8000dd2:	4858      	ldr	r0, [pc, #352]	; (8000f34 <display7SEG+0x360>)
 8000dd4:	f001 f839 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2104      	movs	r1, #4
 8000ddc:	4855      	ldr	r0, [pc, #340]	; (8000f34 <display7SEG+0x360>)
 8000dde:	f001 f834 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 0);
 8000de2:	2200      	movs	r2, #0
 8000de4:	2108      	movs	r1, #8
 8000de6:	4853      	ldr	r0, [pc, #332]	; (8000f34 <display7SEG+0x360>)
 8000de8:	f001 f82f 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 0);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2110      	movs	r1, #16
 8000df0:	4850      	ldr	r0, [pc, #320]	; (8000f34 <display7SEG+0x360>)
 8000df2:	f001 f82a 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2120      	movs	r1, #32
 8000dfa:	484e      	ldr	r0, [pc, #312]	; (8000f34 <display7SEG+0x360>)
 8000dfc:	f001 f825 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2140      	movs	r1, #64	; 0x40
 8000e04:	484b      	ldr	r0, [pc, #300]	; (8000f34 <display7SEG+0x360>)
 8000e06:	f001 f820 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000e0a:	e08f      	b.n	8000f2c <display7SEG+0x358>
	case 7:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2101      	movs	r1, #1
 8000e10:	4848      	ldr	r0, [pc, #288]	; (8000f34 <display7SEG+0x360>)
 8000e12:	f001 f81a 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2102      	movs	r1, #2
 8000e1a:	4846      	ldr	r0, [pc, #280]	; (8000f34 <display7SEG+0x360>)
 8000e1c:	f001 f815 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000e20:	2200      	movs	r2, #0
 8000e22:	2104      	movs	r1, #4
 8000e24:	4843      	ldr	r0, [pc, #268]	; (8000f34 <display7SEG+0x360>)
 8000e26:	f001 f810 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 1);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	2108      	movs	r1, #8
 8000e2e:	4841      	ldr	r0, [pc, #260]	; (8000f34 <display7SEG+0x360>)
 8000e30:	f001 f80b 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 1);
 8000e34:	2201      	movs	r2, #1
 8000e36:	2110      	movs	r1, #16
 8000e38:	483e      	ldr	r0, [pc, #248]	; (8000f34 <display7SEG+0x360>)
 8000e3a:	f001 f806 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 1);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	2120      	movs	r1, #32
 8000e42:	483c      	ldr	r0, [pc, #240]	; (8000f34 <display7SEG+0x360>)
 8000e44:	f001 f801 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 1);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2140      	movs	r1, #64	; 0x40
 8000e4c:	4839      	ldr	r0, [pc, #228]	; (8000f34 <display7SEG+0x360>)
 8000e4e:	f000 fffc 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000e52:	e06b      	b.n	8000f2c <display7SEG+0x358>
	case 8:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2101      	movs	r1, #1
 8000e58:	4836      	ldr	r0, [pc, #216]	; (8000f34 <display7SEG+0x360>)
 8000e5a:	f000 fff6 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	2102      	movs	r1, #2
 8000e62:	4834      	ldr	r0, [pc, #208]	; (8000f34 <display7SEG+0x360>)
 8000e64:	f000 fff1 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4831      	ldr	r0, [pc, #196]	; (8000f34 <display7SEG+0x360>)
 8000e6e:	f000 ffec 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2108      	movs	r1, #8
 8000e76:	482f      	ldr	r0, [pc, #188]	; (8000f34 <display7SEG+0x360>)
 8000e78:	f000 ffe7 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 0);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2110      	movs	r1, #16
 8000e80:	482c      	ldr	r0, [pc, #176]	; (8000f34 <display7SEG+0x360>)
 8000e82:	f000 ffe2 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2120      	movs	r1, #32
 8000e8a:	482a      	ldr	r0, [pc, #168]	; (8000f34 <display7SEG+0x360>)
 8000e8c:	f000 ffdd 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 0);
 8000e90:	2200      	movs	r2, #0
 8000e92:	2140      	movs	r1, #64	; 0x40
 8000e94:	4827      	ldr	r0, [pc, #156]	; (8000f34 <display7SEG+0x360>)
 8000e96:	f000 ffd8 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000e9a:	e047      	b.n	8000f2c <display7SEG+0x358>
	case 9:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	4824      	ldr	r0, [pc, #144]	; (8000f34 <display7SEG+0x360>)
 8000ea2:	f000 ffd2 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 0);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2102      	movs	r1, #2
 8000eaa:	4822      	ldr	r0, [pc, #136]	; (8000f34 <display7SEG+0x360>)
 8000eac:	f000 ffcd 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 0);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2104      	movs	r1, #4
 8000eb4:	481f      	ldr	r0, [pc, #124]	; (8000f34 <display7SEG+0x360>)
 8000eb6:	f000 ffc8 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 0);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2108      	movs	r1, #8
 8000ebe:	481d      	ldr	r0, [pc, #116]	; (8000f34 <display7SEG+0x360>)
 8000ec0:	f000 ffc3 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 1);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	2110      	movs	r1, #16
 8000ec8:	481a      	ldr	r0, [pc, #104]	; (8000f34 <display7SEG+0x360>)
 8000eca:	f000 ffbe 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2120      	movs	r1, #32
 8000ed2:	4818      	ldr	r0, [pc, #96]	; (8000f34 <display7SEG+0x360>)
 8000ed4:	f000 ffb9 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 0);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2140      	movs	r1, #64	; 0x40
 8000edc:	4815      	ldr	r0, [pc, #84]	; (8000f34 <display7SEG+0x360>)
 8000ede:	f000 ffb4 	bl	8001e4a <HAL_GPIO_WritePin>
		break;
 8000ee2:	e023      	b.n	8000f2c <display7SEG+0x358>
	default:
		HAL_GPIO_WritePin(seg_a_GPIO_Port, seg_a_Pin, 1);
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	4812      	ldr	r0, [pc, #72]	; (8000f34 <display7SEG+0x360>)
 8000eea:	f000 ffae 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_b_GPIO_Port, seg_b_Pin, 1);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	2102      	movs	r1, #2
 8000ef2:	4810      	ldr	r0, [pc, #64]	; (8000f34 <display7SEG+0x360>)
 8000ef4:	f000 ffa9 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_c_GPIO_Port, seg_c_Pin, 1);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2104      	movs	r1, #4
 8000efc:	480d      	ldr	r0, [pc, #52]	; (8000f34 <display7SEG+0x360>)
 8000efe:	f000 ffa4 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_d_GPIO_Port, seg_d_Pin, 1);
 8000f02:	2201      	movs	r2, #1
 8000f04:	2108      	movs	r1, #8
 8000f06:	480b      	ldr	r0, [pc, #44]	; (8000f34 <display7SEG+0x360>)
 8000f08:	f000 ff9f 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_e_GPIO_Port, seg_e_Pin, 1);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2110      	movs	r1, #16
 8000f10:	4808      	ldr	r0, [pc, #32]	; (8000f34 <display7SEG+0x360>)
 8000f12:	f000 ff9a 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_f_GPIO_Port, seg_f_Pin, 1);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2120      	movs	r1, #32
 8000f1a:	4806      	ldr	r0, [pc, #24]	; (8000f34 <display7SEG+0x360>)
 8000f1c:	f000 ff95 	bl	8001e4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(seg_g_GPIO_Port, seg_g_Pin, 1);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2140      	movs	r1, #64	; 0x40
 8000f24:	4803      	ldr	r0, [pc, #12]	; (8000f34 <display7SEG+0x360>)
 8000f26:	f000 ff90 	bl	8001e4a <HAL_GPIO_WritePin>
	}
}
 8000f2a:	bf00      	nop
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40010c00 	.word	0x40010c00

08000f38 <update7SEG>:

void update7SEG(int index) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	switch (index){
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b03      	cmp	r3, #3
 8000f44:	f200 8084 	bhi.w	8001050 <update7SEG+0x118>
 8000f48:	a201      	add	r2, pc, #4	; (adr r2, 8000f50 <update7SEG+0x18>)
 8000f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4e:	bf00      	nop
 8000f50:	08000f61 	.word	0x08000f61
 8000f54:	08000f9d 	.word	0x08000f9d
 8000f58:	08000fd9 	.word	0x08000fd9
 8000f5c:	08001015 	.word	0x08001015
		case 0:
			HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f66:	483e      	ldr	r0, [pc, #248]	; (8001060 <update7SEG+0x128>)
 8000f68:	f000 ff6f 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f72:	483b      	ldr	r0, [pc, #236]	; (8001060 <update7SEG+0x128>)
 8000f74:	f000 ff69 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f7e:	4838      	ldr	r0, [pc, #224]	; (8001060 <update7SEG+0x128>)
 8000f80:	f000 ff63 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8000f84:	2201      	movs	r2, #1
 8000f86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f8a:	4835      	ldr	r0, [pc, #212]	; (8001060 <update7SEG+0x128>)
 8000f8c:	f000 ff5d 	bl	8001e4a <HAL_GPIO_WritePin>
			display7SEG(numDisplay[0]);
 8000f90:	4b34      	ldr	r3, [pc, #208]	; (8001064 <update7SEG+0x12c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff fe1d 	bl	8000bd4 <display7SEG>
			break;
 8000f9a:	e05d      	b.n	8001058 <update7SEG+0x120>
		case 1:
			HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa2:	482f      	ldr	r0, [pc, #188]	; (8001060 <update7SEG+0x128>)
 8000fa4:	f000 ff51 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fae:	482c      	ldr	r0, [pc, #176]	; (8001060 <update7SEG+0x128>)
 8000fb0:	f000 ff4b 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fba:	4829      	ldr	r0, [pc, #164]	; (8001060 <update7SEG+0x128>)
 8000fbc:	f000 ff45 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fc6:	4826      	ldr	r0, [pc, #152]	; (8001060 <update7SEG+0x128>)
 8000fc8:	f000 ff3f 	bl	8001e4a <HAL_GPIO_WritePin>
			display7SEG(numDisplay[1]);
 8000fcc:	4b25      	ldr	r3, [pc, #148]	; (8001064 <update7SEG+0x12c>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fdff 	bl	8000bd4 <display7SEG>
			break;
 8000fd6:	e03f      	b.n	8001058 <update7SEG+0x120>
		case 2:
			HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fde:	4820      	ldr	r0, [pc, #128]	; (8001060 <update7SEG+0x128>)
 8000fe0:	f000 ff33 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fea:	481d      	ldr	r0, [pc, #116]	; (8001060 <update7SEG+0x128>)
 8000fec:	f000 ff2d 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ff6:	481a      	ldr	r0, [pc, #104]	; (8001060 <update7SEG+0x128>)
 8000ff8:	f000 ff27 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001002:	4817      	ldr	r0, [pc, #92]	; (8001060 <update7SEG+0x128>)
 8001004:	f000 ff21 	bl	8001e4a <HAL_GPIO_WritePin>
			display7SEG(numDisplay[2]);
 8001008:	4b16      	ldr	r3, [pc, #88]	; (8001064 <update7SEG+0x12c>)
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fde1 	bl	8000bd4 <display7SEG>
			break;
 8001012:	e021      	b.n	8001058 <update7SEG+0x120>
		case 3:
			HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8001014:	2201      	movs	r2, #1
 8001016:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800101a:	4811      	ldr	r0, [pc, #68]	; (8001060 <update7SEG+0x128>)
 800101c:	f000 ff15 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8001020:	2201      	movs	r2, #1
 8001022:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001026:	480e      	ldr	r0, [pc, #56]	; (8001060 <update7SEG+0x128>)
 8001028:	f000 ff0f 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 800102c:	2201      	movs	r2, #1
 800102e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001032:	480b      	ldr	r0, [pc, #44]	; (8001060 <update7SEG+0x128>)
 8001034:	f000 ff09 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
 8001038:	2200      	movs	r2, #0
 800103a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800103e:	4808      	ldr	r0, [pc, #32]	; (8001060 <update7SEG+0x128>)
 8001040:	f000 ff03 	bl	8001e4a <HAL_GPIO_WritePin>
			display7SEG(numDisplay[3]);
 8001044:	4b07      	ldr	r3, [pc, #28]	; (8001064 <update7SEG+0x12c>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff fdc3 	bl	8000bd4 <display7SEG>
			break;
 800104e:	e003      	b.n	8001058 <update7SEG+0x120>
		default:
			display7SEG(9);
 8001050:	2009      	movs	r0, #9
 8001052:	f7ff fdbf 	bl	8000bd4 <display7SEG>
	}
}
 8001056:	bf00      	nop
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40010800 	.word	0x40010800
 8001064:	20000084 	.word	0x20000084

08001068 <updateLedBuffer>:

void updateLedBuffer(int counter1, int counter2) {
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
    numDisplay[0] = counter1 / 10;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <updateLedBuffer+0x70>)
 8001076:	fb82 1203 	smull	r1, r2, r2, r3
 800107a:	1092      	asrs	r2, r2, #2
 800107c:	17db      	asrs	r3, r3, #31
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	4a16      	ldr	r2, [pc, #88]	; (80010dc <updateLedBuffer+0x74>)
 8001082:	6013      	str	r3, [r2, #0]
    numDisplay[1] = counter1 % 10;
 8001084:	6879      	ldr	r1, [r7, #4]
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <updateLedBuffer+0x70>)
 8001088:	fb83 2301 	smull	r2, r3, r3, r1
 800108c:	109a      	asrs	r2, r3, #2
 800108e:	17cb      	asrs	r3, r1, #31
 8001090:	1ad2      	subs	r2, r2, r3
 8001092:	4613      	mov	r3, r2
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	1aca      	subs	r2, r1, r3
 800109c:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <updateLedBuffer+0x74>)
 800109e:	605a      	str	r2, [r3, #4]
    numDisplay[2] = counter2 / 10;
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	4a0d      	ldr	r2, [pc, #52]	; (80010d8 <updateLedBuffer+0x70>)
 80010a4:	fb82 1203 	smull	r1, r2, r2, r3
 80010a8:	1092      	asrs	r2, r2, #2
 80010aa:	17db      	asrs	r3, r3, #31
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	4a0b      	ldr	r2, [pc, #44]	; (80010dc <updateLedBuffer+0x74>)
 80010b0:	6093      	str	r3, [r2, #8]
    numDisplay[3] = counter2 % 10;
 80010b2:	6839      	ldr	r1, [r7, #0]
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <updateLedBuffer+0x70>)
 80010b6:	fb83 2301 	smull	r2, r3, r3, r1
 80010ba:	109a      	asrs	r2, r3, #2
 80010bc:	17cb      	asrs	r3, r1, #31
 80010be:	1ad2      	subs	r2, r2, r3
 80010c0:	4613      	mov	r3, r2
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	1aca      	subs	r2, r1, r3
 80010ca:	4b04      	ldr	r3, [pc, #16]	; (80010dc <updateLedBuffer+0x74>)
 80010cc:	60da      	str	r2, [r3, #12]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr
 80010d8:	66666667 	.word	0x66666667
 80010dc:	20000084 	.word	0x20000084

080010e0 <setCounter>:

void setCounter(color_t color, int mode) {		// Switching time: 0.25s, set and display blink leds, mode, counter
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
	static int index = 0;
	numDisplay[0] = 0;
 80010ec:	4b93      	ldr	r3, [pc, #588]	; (800133c <setCounter+0x25c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
	numDisplay[1] = mode;
 80010f2:	4a92      	ldr	r2, [pc, #584]	; (800133c <setCounter+0x25c>)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	6053      	str	r3, [r2, #4]

	// SET
	switch (color) {
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	f000 8092 	beq.w	8001224 <setCounter+0x144>
 8001100:	2b02      	cmp	r3, #2
 8001102:	f300 80d4 	bgt.w	80012ae <setCounter+0x1ce>
 8001106:	2b00      	cmp	r3, #0
 8001108:	d002      	beq.n	8001110 <setCounter+0x30>
 800110a:	2b01      	cmp	r3, #1
 800110c:	d045      	beq.n	800119a <setCounter+0xba>
			numDisplay[2] = counter / 10;
			numDisplay[3] = counter % 10;
			break;

		default:
			break;
 800110e:	e0ce      	b.n	80012ae <setCounter+0x1ce>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	2180      	movs	r1, #128	; 0x80
 8001114:	488a      	ldr	r0, [pc, #552]	; (8001340 <setCounter+0x260>)
 8001116:	f000 fe98 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2140      	movs	r1, #64	; 0x40
 800111e:	4888      	ldr	r0, [pc, #544]	; (8001340 <setCounter+0x260>)
 8001120:	f000 fe93 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800112a:	4885      	ldr	r0, [pc, #532]	; (8001340 <setCounter+0x260>)
 800112c:	f000 fe8d 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001136:	4882      	ldr	r0, [pc, #520]	; (8001340 <setCounter+0x260>)
 8001138:	f000 fe87 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, 1);
 800113c:	2201      	movs	r2, #1
 800113e:	2120      	movs	r1, #32
 8001140:	487f      	ldr	r0, [pc, #508]	; (8001340 <setCounter+0x260>)
 8001142:	f000 fe82 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, 1);
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 7180 	mov.w	r1, #256	; 0x100
 800114c:	487c      	ldr	r0, [pc, #496]	; (8001340 <setCounter+0x260>)
 800114e:	f000 fe7c 	bl	8001e4a <HAL_GPIO_WritePin>
			if (isButton2Pressed()) {
 8001152:	f7ff f80d 	bl	8000170 <isButton2Pressed>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d004      	beq.n	8001166 <setCounter+0x86>
				counter++;
 800115c:	4b79      	ldr	r3, [pc, #484]	; (8001344 <setCounter+0x264>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	3301      	adds	r3, #1
 8001162:	4a78      	ldr	r2, [pc, #480]	; (8001344 <setCounter+0x264>)
 8001164:	6013      	str	r3, [r2, #0]
			numDisplay[2] = counter / 10;
 8001166:	4b77      	ldr	r3, [pc, #476]	; (8001344 <setCounter+0x264>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a77      	ldr	r2, [pc, #476]	; (8001348 <setCounter+0x268>)
 800116c:	fb82 1203 	smull	r1, r2, r2, r3
 8001170:	1092      	asrs	r2, r2, #2
 8001172:	17db      	asrs	r3, r3, #31
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	4a71      	ldr	r2, [pc, #452]	; (800133c <setCounter+0x25c>)
 8001178:	6093      	str	r3, [r2, #8]
			numDisplay[3] = counter % 10;
 800117a:	4b72      	ldr	r3, [pc, #456]	; (8001344 <setCounter+0x264>)
 800117c:	6819      	ldr	r1, [r3, #0]
 800117e:	4b72      	ldr	r3, [pc, #456]	; (8001348 <setCounter+0x268>)
 8001180:	fb83 2301 	smull	r2, r3, r3, r1
 8001184:	109a      	asrs	r2, r3, #2
 8001186:	17cb      	asrs	r3, r1, #31
 8001188:	1ad2      	subs	r2, r2, r3
 800118a:	4613      	mov	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	1aca      	subs	r2, r1, r3
 8001194:	4b69      	ldr	r3, [pc, #420]	; (800133c <setCounter+0x25c>)
 8001196:	60da      	str	r2, [r3, #12]
			break;
 8001198:	e08a      	b.n	80012b0 <setCounter+0x1d0>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2120      	movs	r1, #32
 800119e:	4868      	ldr	r0, [pc, #416]	; (8001340 <setCounter+0x260>)
 80011a0:	f000 fe53 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2180      	movs	r1, #128	; 0x80
 80011a8:	4865      	ldr	r0, [pc, #404]	; (8001340 <setCounter+0x260>)
 80011aa:	f000 fe4e 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b4:	4862      	ldr	r0, [pc, #392]	; (8001340 <setCounter+0x260>)
 80011b6:	f000 fe48 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c0:	485f      	ldr	r0, [pc, #380]	; (8001340 <setCounter+0x260>)
 80011c2:	f000 fe42 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, 1);
 80011c6:	2201      	movs	r2, #1
 80011c8:	2140      	movs	r1, #64	; 0x40
 80011ca:	485d      	ldr	r0, [pc, #372]	; (8001340 <setCounter+0x260>)
 80011cc:	f000 fe3d 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, 1);
 80011d0:	2201      	movs	r2, #1
 80011d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011d6:	485a      	ldr	r0, [pc, #360]	; (8001340 <setCounter+0x260>)
 80011d8:	f000 fe37 	bl	8001e4a <HAL_GPIO_WritePin>
			if (isButton2Pressed()) {
 80011dc:	f7fe ffc8 	bl	8000170 <isButton2Pressed>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <setCounter+0x110>
				counter++;
 80011e6:	4b57      	ldr	r3, [pc, #348]	; (8001344 <setCounter+0x264>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3301      	adds	r3, #1
 80011ec:	4a55      	ldr	r2, [pc, #340]	; (8001344 <setCounter+0x264>)
 80011ee:	6013      	str	r3, [r2, #0]
			numDisplay[2] = counter / 10;
 80011f0:	4b54      	ldr	r3, [pc, #336]	; (8001344 <setCounter+0x264>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a54      	ldr	r2, [pc, #336]	; (8001348 <setCounter+0x268>)
 80011f6:	fb82 1203 	smull	r1, r2, r2, r3
 80011fa:	1092      	asrs	r2, r2, #2
 80011fc:	17db      	asrs	r3, r3, #31
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	4a4e      	ldr	r2, [pc, #312]	; (800133c <setCounter+0x25c>)
 8001202:	6093      	str	r3, [r2, #8]
			numDisplay[3] = counter % 10;
 8001204:	4b4f      	ldr	r3, [pc, #316]	; (8001344 <setCounter+0x264>)
 8001206:	6819      	ldr	r1, [r3, #0]
 8001208:	4b4f      	ldr	r3, [pc, #316]	; (8001348 <setCounter+0x268>)
 800120a:	fb83 2301 	smull	r2, r3, r3, r1
 800120e:	109a      	asrs	r2, r3, #2
 8001210:	17cb      	asrs	r3, r1, #31
 8001212:	1ad2      	subs	r2, r2, r3
 8001214:	4613      	mov	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	1aca      	subs	r2, r1, r3
 800121e:	4b47      	ldr	r3, [pc, #284]	; (800133c <setCounter+0x25c>)
 8001220:	60da      	str	r2, [r3, #12]
			break;
 8001222:	e045      	b.n	80012b0 <setCounter+0x1d0>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2120      	movs	r1, #32
 8001228:	4845      	ldr	r0, [pc, #276]	; (8001340 <setCounter+0x260>)
 800122a:	f000 fe0e 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, 0);
 800122e:	2200      	movs	r2, #0
 8001230:	2140      	movs	r1, #64	; 0x40
 8001232:	4843      	ldr	r0, [pc, #268]	; (8001340 <setCounter+0x260>)
 8001234:	f000 fe09 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, 0);
 8001238:	2200      	movs	r2, #0
 800123a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800123e:	4840      	ldr	r0, [pc, #256]	; (8001340 <setCounter+0x260>)
 8001240:	f000 fe03 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, 0);
 8001244:	2200      	movs	r2, #0
 8001246:	f44f 7100 	mov.w	r1, #512	; 0x200
 800124a:	483d      	ldr	r0, [pc, #244]	; (8001340 <setCounter+0x260>)
 800124c:	f000 fdfd 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, 1);
 8001250:	2201      	movs	r2, #1
 8001252:	2180      	movs	r1, #128	; 0x80
 8001254:	483a      	ldr	r0, [pc, #232]	; (8001340 <setCounter+0x260>)
 8001256:	f000 fdf8 	bl	8001e4a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, 1);
 800125a:	2201      	movs	r2, #1
 800125c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001260:	4837      	ldr	r0, [pc, #220]	; (8001340 <setCounter+0x260>)
 8001262:	f000 fdf2 	bl	8001e4a <HAL_GPIO_WritePin>
			if (isButton2Pressed()) {
 8001266:	f7fe ff83 	bl	8000170 <isButton2Pressed>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d004      	beq.n	800127a <setCounter+0x19a>
				counter++;
 8001270:	4b34      	ldr	r3, [pc, #208]	; (8001344 <setCounter+0x264>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3301      	adds	r3, #1
 8001276:	4a33      	ldr	r2, [pc, #204]	; (8001344 <setCounter+0x264>)
 8001278:	6013      	str	r3, [r2, #0]
			numDisplay[2] = counter / 10;
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <setCounter+0x264>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a32      	ldr	r2, [pc, #200]	; (8001348 <setCounter+0x268>)
 8001280:	fb82 1203 	smull	r1, r2, r2, r3
 8001284:	1092      	asrs	r2, r2, #2
 8001286:	17db      	asrs	r3, r3, #31
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	4a2c      	ldr	r2, [pc, #176]	; (800133c <setCounter+0x25c>)
 800128c:	6093      	str	r3, [r2, #8]
			numDisplay[3] = counter % 10;
 800128e:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <setCounter+0x264>)
 8001290:	6819      	ldr	r1, [r3, #0]
 8001292:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <setCounter+0x268>)
 8001294:	fb83 2301 	smull	r2, r3, r3, r1
 8001298:	109a      	asrs	r2, r3, #2
 800129a:	17cb      	asrs	r3, r1, #31
 800129c:	1ad2      	subs	r2, r2, r3
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	1aca      	subs	r2, r1, r3
 80012a8:	4b24      	ldr	r3, [pc, #144]	; (800133c <setCounter+0x25c>)
 80012aa:	60da      	str	r2, [r3, #12]
			break;
 80012ac:	e000      	b.n	80012b0 <setCounter+0x1d0>
			break;
 80012ae:	bf00      	nop
	}

	// DISPLAY
	if (timer2_flag) {
 80012b0:	4b26      	ldr	r3, [pc, #152]	; (800134c <setCounter+0x26c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d03c      	beq.n	8001332 <setCounter+0x252>
		update7SEG(index);
 80012b8:	4b25      	ldr	r3, [pc, #148]	; (8001350 <setCounter+0x270>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff fe3b 	bl	8000f38 <update7SEG>
		index = (index + 1) % 4;
 80012c2:	4b23      	ldr	r3, [pc, #140]	; (8001350 <setCounter+0x270>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	3301      	adds	r3, #1
 80012c8:	425a      	negs	r2, r3
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	f002 0203 	and.w	r2, r2, #3
 80012d2:	bf58      	it	pl
 80012d4:	4253      	negpl	r3, r2
 80012d6:	4a1e      	ldr	r2, [pc, #120]	; (8001350 <setCounter+0x270>)
 80012d8:	6013      	str	r3, [r2, #0]

		switch (color) {
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d01a      	beq.n	8001316 <setCounter+0x236>
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	dc22      	bgt.n	800132a <setCounter+0x24a>
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d002      	beq.n	80012ee <setCounter+0x20e>
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d00a      	beq.n	8001302 <setCounter+0x222>
				HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
				HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
				break;

			default:
				break;
 80012ec:	e01d      	b.n	800132a <setCounter+0x24a>
				HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 80012ee:	2120      	movs	r1, #32
 80012f0:	4813      	ldr	r0, [pc, #76]	; (8001340 <setCounter+0x260>)
 80012f2:	f000 fdc2 	bl	8001e7a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin);
 80012f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012fa:	4811      	ldr	r0, [pc, #68]	; (8001340 <setCounter+0x260>)
 80012fc:	f000 fdbd 	bl	8001e7a <HAL_GPIO_TogglePin>
				break;
 8001300:	e014      	b.n	800132c <setCounter+0x24c>
				HAL_GPIO_TogglePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin);
 8001302:	2140      	movs	r1, #64	; 0x40
 8001304:	480e      	ldr	r0, [pc, #56]	; (8001340 <setCounter+0x260>)
 8001306:	f000 fdb8 	bl	8001e7a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin);
 800130a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800130e:	480c      	ldr	r0, [pc, #48]	; (8001340 <setCounter+0x260>)
 8001310:	f000 fdb3 	bl	8001e7a <HAL_GPIO_TogglePin>
				break;
 8001314:	e00a      	b.n	800132c <setCounter+0x24c>
				HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8001316:	2180      	movs	r1, #128	; 0x80
 8001318:	4809      	ldr	r0, [pc, #36]	; (8001340 <setCounter+0x260>)
 800131a:	f000 fdae 	bl	8001e7a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
 800131e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001322:	4807      	ldr	r0, [pc, #28]	; (8001340 <setCounter+0x260>)
 8001324:	f000 fda9 	bl	8001e7a <HAL_GPIO_TogglePin>
				break;
 8001328:	e000      	b.n	800132c <setCounter+0x24c>
				break;
 800132a:	bf00      	nop
		}
		setTimer2(25);
 800132c:	2019      	movs	r0, #25
 800132e:	f000 f9f9 	bl	8001724 <setTimer2>
	}
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000084 	.word	0x20000084
 8001340:	40010800 	.word	0x40010800
 8001344:	2000003c 	.word	0x2000003c
 8001348:	66666667 	.word	0x66666667
 800134c:	200000f8 	.word	0x200000f8
 8001350:	200000a0 	.word	0x200000a0

08001354 <checkLightsLogic>:

void checkLightsLogic() {
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
	if (redCount != greenCount + yellowCount) {
 8001358:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <checkLightsLogic+0x30>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <checkLightsLogic+0x34>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	441a      	add	r2, r3
 8001362:	4b0a      	ldr	r3, [pc, #40]	; (800138c <checkLightsLogic+0x38>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	429a      	cmp	r2, r3
 8001368:	d008      	beq.n	800137c <checkLightsLogic+0x28>
		redCount = 5;
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <checkLightsLogic+0x38>)
 800136c:	2205      	movs	r2, #5
 800136e:	601a      	str	r2, [r3, #0]
		yellowCount = 2;
 8001370:	4b05      	ldr	r3, [pc, #20]	; (8001388 <checkLightsLogic+0x34>)
 8001372:	2202      	movs	r2, #2
 8001374:	601a      	str	r2, [r3, #0]
		greenCount = 3;
 8001376:	4b03      	ldr	r3, [pc, #12]	; (8001384 <checkLightsLogic+0x30>)
 8001378:	2203      	movs	r2, #3
 800137a:	601a      	str	r2, [r3, #0]
	}
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr
 8001384:	20000048 	.word	0x20000048
 8001388:	20000044 	.word	0x20000044
 800138c:	20000040 	.word	0x20000040

08001390 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001394:	f000 fa56 	bl	8001844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001398:	f000 f834 	bl	8001404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139c:	f000 f8ba 	bl	8001514 <MX_GPIO_Init>
  MX_TIM2_Init();
 80013a0:	f000 f86c 	bl	800147c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80013a4:	4814      	ldr	r0, [pc, #80]	; (80013f8 <main+0x68>)
 80013a6:	f001 f9af 	bl	8002708 <HAL_TIM_Base_Start_IT>

  state = INIT;
 80013aa:	4b14      	ldr	r3, [pc, #80]	; (80013fc <main+0x6c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 80013b0:	2201      	movs	r2, #1
 80013b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013b6:	4812      	ldr	r0, [pc, #72]	; (8001400 <main+0x70>)
 80013b8:	f000 fd47 	bl	8001e4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 80013bc:	2201      	movs	r2, #1
 80013be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013c2:	480f      	ldr	r0, [pc, #60]	; (8001400 <main+0x70>)
 80013c4:	f000 fd41 	bl	8001e4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013ce:	480c      	ldr	r0, [pc, #48]	; (8001400 <main+0x70>)
 80013d0:	f000 fd3b 	bl	8001e4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 80013d4:	2201      	movs	r2, #1
 80013d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013da:	4809      	ldr	r0, [pc, #36]	; (8001400 <main+0x70>)
 80013dc:	f000 fd35 	bl	8001e4a <HAL_GPIO_WritePin>

  setTimer1(100);
 80013e0:	2064      	movs	r0, #100	; 0x64
 80013e2:	f000 f98b 	bl	80016fc <setTimer1>
  setTimer2(100);
 80013e6:	2064      	movs	r0, #100	; 0x64
 80013e8:	f000 f99c 	bl	8001724 <setTimer2>
  setTimer3(100);
 80013ec:	2064      	movs	r0, #100	; 0x64
 80013ee:	f000 f9ad 	bl	800174c <setTimer3>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  fsmRun();
 80013f2:	f7fe ffd1 	bl	8000398 <fsmRun>
 80013f6:	e7fc      	b.n	80013f2 <main+0x62>
 80013f8:	200000a4 	.word	0x200000a4
 80013fc:	20000080 	.word	0x20000080
 8001400:	40010800 	.word	0x40010800

08001404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b090      	sub	sp, #64	; 0x40
 8001408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140a:	f107 0318 	add.w	r3, r7, #24
 800140e:	2228      	movs	r2, #40	; 0x28
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f001 fd04 	bl	8002e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]
 8001422:	60da      	str	r2, [r3, #12]
 8001424:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001426:	2302      	movs	r3, #2
 8001428:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800142a:	2301      	movs	r3, #1
 800142c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800142e:	2310      	movs	r3, #16
 8001430:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001432:	2300      	movs	r3, #0
 8001434:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001436:	f107 0318 	add.w	r3, r7, #24
 800143a:	4618      	mov	r0, r3
 800143c:	f000 fd36 	bl	8001eac <HAL_RCC_OscConfig>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001446:	f000 f8d5 	bl	80015f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800144a:	230f      	movs	r3, #15
 800144c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001452:	2300      	movs	r3, #0
 8001454:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001456:	2300      	movs	r3, #0
 8001458:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f000 ffa4 	bl	80023b0 <HAL_RCC_ClockConfig>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800146e:	f000 f8c1 	bl	80015f4 <Error_Handler>
  }
}
 8001472:	bf00      	nop
 8001474:	3740      	adds	r7, #64	; 0x40
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001482:	f107 0308 	add.w	r3, r7, #8
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001490:	463b      	mov	r3, r7
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001498:	4b1d      	ldr	r3, [pc, #116]	; (8001510 <MX_TIM2_Init+0x94>)
 800149a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800149e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80014a0:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <MX_TIM2_Init+0x94>)
 80014a2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80014a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a8:	4b19      	ldr	r3, [pc, #100]	; (8001510 <MX_TIM2_Init+0x94>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80014ae:	4b18      	ldr	r3, [pc, #96]	; (8001510 <MX_TIM2_Init+0x94>)
 80014b0:	2209      	movs	r2, #9
 80014b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b4:	4b16      	ldr	r3, [pc, #88]	; (8001510 <MX_TIM2_Init+0x94>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ba:	4b15      	ldr	r3, [pc, #84]	; (8001510 <MX_TIM2_Init+0x94>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014c0:	4813      	ldr	r0, [pc, #76]	; (8001510 <MX_TIM2_Init+0x94>)
 80014c2:	f001 f8d1 	bl	8002668 <HAL_TIM_Base_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80014cc:	f000 f892 	bl	80015f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014d6:	f107 0308 	add.w	r3, r7, #8
 80014da:	4619      	mov	r1, r3
 80014dc:	480c      	ldr	r0, [pc, #48]	; (8001510 <MX_TIM2_Init+0x94>)
 80014de:	f001 fa4f 	bl	8002980 <HAL_TIM_ConfigClockSource>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014e8:	f000 f884 	bl	80015f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ec:	2300      	movs	r3, #0
 80014ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014f4:	463b      	mov	r3, r7
 80014f6:	4619      	mov	r1, r3
 80014f8:	4805      	ldr	r0, [pc, #20]	; (8001510 <MX_TIM2_Init+0x94>)
 80014fa:	f001 fc27 	bl	8002d4c <HAL_TIMEx_MasterConfigSynchronization>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001504:	f000 f876 	bl	80015f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200000a4 	.word	0x200000a4

08001514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151a:	f107 0308 	add.w	r3, r7, #8
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001528:	4b27      	ldr	r3, [pc, #156]	; (80015c8 <MX_GPIO_Init+0xb4>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	4a26      	ldr	r2, [pc, #152]	; (80015c8 <MX_GPIO_Init+0xb4>)
 800152e:	f043 0304 	orr.w	r3, r3, #4
 8001532:	6193      	str	r3, [r2, #24]
 8001534:	4b24      	ldr	r3, [pc, #144]	; (80015c8 <MX_GPIO_Init+0xb4>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001540:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <MX_GPIO_Init+0xb4>)
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	4a20      	ldr	r2, [pc, #128]	; (80015c8 <MX_GPIO_Init+0xb4>)
 8001546:	f043 0308 	orr.w	r3, r3, #8
 800154a:	6193      	str	r3, [r2, #24]
 800154c:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <MX_GPIO_Init+0xb4>)
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	f003 0308 	and.w	r3, r3, #8
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 8001558:	2200      	movs	r2, #0
 800155a:	f24f 71e0 	movw	r1, #63456	; 0xf7e0
 800155e:	481b      	ldr	r0, [pc, #108]	; (80015cc <MX_GPIO_Init+0xb8>)
 8001560:	f000 fc73 	bl	8001e4a <HAL_GPIO_WritePin>
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, seg_a_Pin|seg_b_Pin|seg_c_Pin|seg_d_Pin
 8001564:	2200      	movs	r2, #0
 8001566:	217f      	movs	r1, #127	; 0x7f
 8001568:	4819      	ldr	r0, [pc, #100]	; (80015d0 <MX_GPIO_Init+0xbc>)
 800156a:	f000 fc6e 	bl	8001e4a <HAL_GPIO_WritePin>
                          |seg_e_Pin|seg_f_Pin|seg_g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 800156e:	231c      	movs	r3, #28
 8001570:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001576:	2301      	movs	r3, #1
 8001578:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	4619      	mov	r1, r3
 8001580:	4812      	ldr	r0, [pc, #72]	; (80015cc <MX_GPIO_Init+0xb8>)
 8001582:	f000 facf 	bl	8001b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_1_Pin LED_YELLOW_1_Pin LED_GREEN_1_Pin LED_RED_2_Pin
                           LED_YELLOW_2_Pin LED_GREEN_2_Pin en0_Pin en1_Pin
                           en2_Pin en3_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 8001586:	f24f 73e0 	movw	r3, #63456	; 0xf7e0
 800158a:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158c:	2301      	movs	r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001590:	2300      	movs	r3, #0
 8001592:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001594:	2302      	movs	r3, #2
 8001596:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001598:	f107 0308 	add.w	r3, r7, #8
 800159c:	4619      	mov	r1, r3
 800159e:	480b      	ldr	r0, [pc, #44]	; (80015cc <MX_GPIO_Init+0xb8>)
 80015a0:	f000 fac0 	bl	8001b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : seg_a_Pin seg_b_Pin seg_c_Pin seg_d_Pin
                           seg_e_Pin seg_f_Pin seg_g_Pin */
  GPIO_InitStruct.Pin = seg_a_Pin|seg_b_Pin|seg_c_Pin|seg_d_Pin
 80015a4:	237f      	movs	r3, #127	; 0x7f
 80015a6:	60bb      	str	r3, [r7, #8]
                          |seg_e_Pin|seg_f_Pin|seg_g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2302      	movs	r3, #2
 80015b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b4:	f107 0308 	add.w	r3, r7, #8
 80015b8:	4619      	mov	r1, r3
 80015ba:	4805      	ldr	r0, [pc, #20]	; (80015d0 <MX_GPIO_Init+0xbc>)
 80015bc:	f000 fab2 	bl	8001b24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015c0:	bf00      	nop
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010800 	.word	0x40010800
 80015d0:	40010c00 	.word	0x40010c00

080015d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	timerRun();
 80015dc:	f000 f8ca 	bl	8001774 <timerRun>
	readButton1();
 80015e0:	f7fe fdea 	bl	80001b8 <readButton1>
	readButton2();
 80015e4:	f7fe fe38 	bl	8000258 <readButton2>
	readButton3();
 80015e8:	f7fe fe86 	bl	80002f8 <readButton3>
}
 80015ec:	bf00      	nop
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f8:	b672      	cpsid	i
}
 80015fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015fc:	e7fe      	b.n	80015fc <Error_Handler+0x8>
	...

08001600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <HAL_MspInit+0x40>)
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	4a0d      	ldr	r2, [pc, #52]	; (8001640 <HAL_MspInit+0x40>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6193      	str	r3, [r2, #24]
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <HAL_MspInit+0x40>)
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <HAL_MspInit+0x40>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	4a07      	ldr	r2, [pc, #28]	; (8001640 <HAL_MspInit+0x40>)
 8001624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001628:	61d3      	str	r3, [r2, #28]
 800162a:	4b05      	ldr	r3, [pc, #20]	; (8001640 <HAL_MspInit+0x40>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001632:	603b      	str	r3, [r7, #0]
 8001634:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	40021000 	.word	0x40021000

08001644 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001654:	d113      	bne.n	800167e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <HAL_TIM_Base_MspInit+0x44>)
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	4a0b      	ldr	r2, [pc, #44]	; (8001688 <HAL_TIM_Base_MspInit+0x44>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	61d3      	str	r3, [r2, #28]
 8001662:	4b09      	ldr	r3, [pc, #36]	; (8001688 <HAL_TIM_Base_MspInit+0x44>)
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2100      	movs	r1, #0
 8001672:	201c      	movs	r0, #28
 8001674:	f000 fa1f 	bl	8001ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001678:	201c      	movs	r0, #28
 800167a:	f000 fa38 	bl	8001aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000

0800168c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001690:	e7fe      	b.n	8001690 <NMI_Handler+0x4>

08001692 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001696:	e7fe      	b.n	8001696 <HardFault_Handler+0x4>

08001698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800169c:	e7fe      	b.n	800169c <MemManage_Handler+0x4>

0800169e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169e:	b480      	push	{r7}
 80016a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a2:	e7fe      	b.n	80016a2 <BusFault_Handler+0x4>

080016a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a8:	e7fe      	b.n	80016a8 <UsageFault_Handler+0x4>

080016aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr

080016b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr

080016c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr

080016ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016d2:	f000 f8fd 	bl	80018d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <TIM2_IRQHandler+0x10>)
 80016e2:	f001 f85d 	bl	80027a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200000a4 	.word	0x200000a4

080016f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <setTimer1>:
int timer2_flag = 0;

int timer3_counter = 0;
int timer3_flag = 0;

void setTimer1(int duration) {
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8001704:	4a05      	ldr	r2, [pc, #20]	; (800171c <setTimer1+0x20>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800170a:	4b05      	ldr	r3, [pc, #20]	; (8001720 <setTimer1+0x24>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	200000ec 	.word	0x200000ec
 8001720:	200000f0 	.word	0x200000f0

08001724 <setTimer2>:

void setTimer2(int duration) {
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 800172c:	4a05      	ldr	r2, [pc, #20]	; (8001744 <setTimer2+0x20>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001732:	4b05      	ldr	r3, [pc, #20]	; (8001748 <setTimer2+0x24>)
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	200000f4 	.word	0x200000f4
 8001748:	200000f8 	.word	0x200000f8

0800174c <setTimer3>:

void setTimer3(int duration) {
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001754:	4a05      	ldr	r2, [pc, #20]	; (800176c <setTimer3+0x20>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <setTimer3+0x24>)
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	200000fc 	.word	0x200000fc
 8001770:	20000100 	.word	0x20000100

08001774 <timerRun>:

void timerRun() {
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 8001778:	4b19      	ldr	r3, [pc, #100]	; (80017e0 <timerRun+0x6c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	dd0b      	ble.n	8001798 <timerRun+0x24>
		timer1_counter--;
 8001780:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <timerRun+0x6c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	3b01      	subs	r3, #1
 8001786:	4a16      	ldr	r2, [pc, #88]	; (80017e0 <timerRun+0x6c>)
 8001788:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 800178a:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <timerRun+0x6c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2b00      	cmp	r3, #0
 8001790:	dc02      	bgt.n	8001798 <timerRun+0x24>
				timer1_flag = 1;
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <timerRun+0x70>)
 8001794:	2201      	movs	r2, #1
 8001796:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer2_counter > 0) {
 8001798:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <timerRun+0x74>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	dd0b      	ble.n	80017b8 <timerRun+0x44>
		timer2_counter--;
 80017a0:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <timerRun+0x74>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	3b01      	subs	r3, #1
 80017a6:	4a10      	ldr	r2, [pc, #64]	; (80017e8 <timerRun+0x74>)
 80017a8:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <timerRun+0x74>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	dc02      	bgt.n	80017b8 <timerRun+0x44>
				timer2_flag = 1;
 80017b2:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <timerRun+0x78>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer3_counter > 0) {
 80017b8:	4b0d      	ldr	r3, [pc, #52]	; (80017f0 <timerRun+0x7c>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	dd0b      	ble.n	80017d8 <timerRun+0x64>
		timer3_counter--;
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <timerRun+0x7c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <timerRun+0x7c>)
 80017c8:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <timerRun+0x7c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	dc02      	bgt.n	80017d8 <timerRun+0x64>
				timer3_flag = 1;
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <timerRun+0x80>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	601a      	str	r2, [r3, #0]
		}
	}
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	200000ec 	.word	0x200000ec
 80017e4:	200000f0 	.word	0x200000f0
 80017e8:	200000f4 	.word	0x200000f4
 80017ec:	200000f8 	.word	0x200000f8
 80017f0:	200000fc 	.word	0x200000fc
 80017f4:	20000100 	.word	0x20000100

080017f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017f8:	f7ff ff7a 	bl	80016f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017fc:	480b      	ldr	r0, [pc, #44]	; (800182c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017fe:	490c      	ldr	r1, [pc, #48]	; (8001830 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001800:	4a0c      	ldr	r2, [pc, #48]	; (8001834 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001804:	e002      	b.n	800180c <LoopCopyDataInit>

08001806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180a:	3304      	adds	r3, #4

0800180c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800180c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001810:	d3f9      	bcc.n	8001806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001812:	4a09      	ldr	r2, [pc, #36]	; (8001838 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001814:	4c09      	ldr	r4, [pc, #36]	; (800183c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001818:	e001      	b.n	800181e <LoopFillZerobss>

0800181a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800181c:	3204      	adds	r2, #4

0800181e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001820:	d3fb      	bcc.n	800181a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001822:	f001 fb05 	bl	8002e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001826:	f7ff fdb3 	bl	8001390 <main>
  bx lr
 800182a:	4770      	bx	lr
  ldr r0, =_sdata
 800182c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001830:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001834:	08002ebc 	.word	0x08002ebc
  ldr r2, =_sbss
 8001838:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 800183c:	20000108 	.word	0x20000108

08001840 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001840:	e7fe      	b.n	8001840 <ADC1_2_IRQHandler>
	...

08001844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <HAL_Init+0x28>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a07      	ldr	r2, [pc, #28]	; (800186c <HAL_Init+0x28>)
 800184e:	f043 0310 	orr.w	r3, r3, #16
 8001852:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001854:	2003      	movs	r0, #3
 8001856:	f000 f923 	bl	8001aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800185a:	200f      	movs	r0, #15
 800185c:	f000 f808 	bl	8001870 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001860:	f7ff fece 	bl	8001600 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40022000 	.word	0x40022000

08001870 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001878:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <HAL_InitTick+0x54>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_InitTick+0x58>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4619      	mov	r1, r3
 8001882:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001886:	fbb3 f3f1 	udiv	r3, r3, r1
 800188a:	fbb2 f3f3 	udiv	r3, r2, r3
 800188e:	4618      	mov	r0, r3
 8001890:	f000 f93b 	bl	8001b0a <HAL_SYSTICK_Config>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e00e      	b.n	80018bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2b0f      	cmp	r3, #15
 80018a2:	d80a      	bhi.n	80018ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a4:	2200      	movs	r2, #0
 80018a6:	6879      	ldr	r1, [r7, #4]
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f000 f903 	bl	8001ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b0:	4a06      	ldr	r2, [pc, #24]	; (80018cc <HAL_InitTick+0x5c>)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e000      	b.n	80018bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	2000004c 	.word	0x2000004c
 80018c8:	20000054 	.word	0x20000054
 80018cc:	20000050 	.word	0x20000050

080018d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d4:	4b05      	ldr	r3, [pc, #20]	; (80018ec <HAL_IncTick+0x1c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	461a      	mov	r2, r3
 80018da:	4b05      	ldr	r3, [pc, #20]	; (80018f0 <HAL_IncTick+0x20>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	4a03      	ldr	r2, [pc, #12]	; (80018f0 <HAL_IncTick+0x20>)
 80018e2:	6013      	str	r3, [r2, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	20000054 	.word	0x20000054
 80018f0:	20000104 	.word	0x20000104

080018f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return uwTick;
 80018f8:	4b02      	ldr	r3, [pc, #8]	; (8001904 <HAL_GetTick+0x10>)
 80018fa:	681b      	ldr	r3, [r3, #0]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr
 8001904:	20000104 	.word	0x20000104

08001908 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001918:	4b0c      	ldr	r3, [pc, #48]	; (800194c <__NVIC_SetPriorityGrouping+0x44>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800191e:	68ba      	ldr	r2, [r7, #8]
 8001920:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001924:	4013      	ands	r3, r2
 8001926:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001930:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001934:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001938:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800193a:	4a04      	ldr	r2, [pc, #16]	; (800194c <__NVIC_SetPriorityGrouping+0x44>)
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	60d3      	str	r3, [r2, #12]
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001954:	4b04      	ldr	r3, [pc, #16]	; (8001968 <__NVIC_GetPriorityGrouping+0x18>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	0a1b      	lsrs	r3, r3, #8
 800195a:	f003 0307 	and.w	r3, r3, #7
}
 800195e:	4618      	mov	r0, r3
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	2b00      	cmp	r3, #0
 800197c:	db0b      	blt.n	8001996 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	f003 021f 	and.w	r2, r3, #31
 8001984:	4906      	ldr	r1, [pc, #24]	; (80019a0 <__NVIC_EnableIRQ+0x34>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	095b      	lsrs	r3, r3, #5
 800198c:	2001      	movs	r0, #1
 800198e:	fa00 f202 	lsl.w	r2, r0, r2
 8001992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	e000e100 	.word	0xe000e100

080019a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	6039      	str	r1, [r7, #0]
 80019ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	db0a      	blt.n	80019ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	490c      	ldr	r1, [pc, #48]	; (80019f0 <__NVIC_SetPriority+0x4c>)
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	0112      	lsls	r2, r2, #4
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	440b      	add	r3, r1
 80019c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019cc:	e00a      	b.n	80019e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	4908      	ldr	r1, [pc, #32]	; (80019f4 <__NVIC_SetPriority+0x50>)
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	3b04      	subs	r3, #4
 80019dc:	0112      	lsls	r2, r2, #4
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	440b      	add	r3, r1
 80019e2:	761a      	strb	r2, [r3, #24]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	e000e100 	.word	0xe000e100
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b089      	sub	sp, #36	; 0x24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f1c3 0307 	rsb	r3, r3, #7
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	bf28      	it	cs
 8001a16:	2304      	movcs	r3, #4
 8001a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	2b06      	cmp	r3, #6
 8001a20:	d902      	bls.n	8001a28 <NVIC_EncodePriority+0x30>
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3b03      	subs	r3, #3
 8001a26:	e000      	b.n	8001a2a <NVIC_EncodePriority+0x32>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43da      	mvns	r2, r3
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a40:	f04f 31ff 	mov.w	r1, #4294967295
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4a:	43d9      	mvns	r1, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a50:	4313      	orrs	r3, r2
         );
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3724      	adds	r7, #36	; 0x24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr

08001a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a6c:	d301      	bcc.n	8001a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e00f      	b.n	8001a92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a72:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <SysTick_Config+0x40>)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a80:	f7ff ff90 	bl	80019a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <SysTick_Config+0x40>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a8a:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <SysTick_Config+0x40>)
 8001a8c:	2207      	movs	r2, #7
 8001a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	e000e010 	.word	0xe000e010

08001aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ff2d 	bl	8001908 <__NVIC_SetPriorityGrouping>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac8:	f7ff ff42 	bl	8001950 <__NVIC_GetPriorityGrouping>
 8001acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	68b9      	ldr	r1, [r7, #8]
 8001ad2:	6978      	ldr	r0, [r7, #20]
 8001ad4:	f7ff ff90 	bl	80019f8 <NVIC_EncodePriority>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff5f 	bl	80019a4 <__NVIC_SetPriority>
}
 8001ae6:	bf00      	nop
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	4603      	mov	r3, r0
 8001af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff35 	bl	800196c <__NVIC_EnableIRQ>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff ffa2 	bl	8001a5c <SysTick_Config>
 8001b18:	4603      	mov	r3, r0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b08b      	sub	sp, #44	; 0x2c
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b32:	2300      	movs	r3, #0
 8001b34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b36:	e161      	b.n	8001dfc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	69fa      	ldr	r2, [r7, #28]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	f040 8150 	bne.w	8001df6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	4a97      	ldr	r2, [pc, #604]	; (8001db8 <HAL_GPIO_Init+0x294>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d05e      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b60:	4a95      	ldr	r2, [pc, #596]	; (8001db8 <HAL_GPIO_Init+0x294>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d875      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b66:	4a95      	ldr	r2, [pc, #596]	; (8001dbc <HAL_GPIO_Init+0x298>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d058      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b6c:	4a93      	ldr	r2, [pc, #588]	; (8001dbc <HAL_GPIO_Init+0x298>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d86f      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b72:	4a93      	ldr	r2, [pc, #588]	; (8001dc0 <HAL_GPIO_Init+0x29c>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d052      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b78:	4a91      	ldr	r2, [pc, #580]	; (8001dc0 <HAL_GPIO_Init+0x29c>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d869      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b7e:	4a91      	ldr	r2, [pc, #580]	; (8001dc4 <HAL_GPIO_Init+0x2a0>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d04c      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b84:	4a8f      	ldr	r2, [pc, #572]	; (8001dc4 <HAL_GPIO_Init+0x2a0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d863      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b8a:	4a8f      	ldr	r2, [pc, #572]	; (8001dc8 <HAL_GPIO_Init+0x2a4>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d046      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b90:	4a8d      	ldr	r2, [pc, #564]	; (8001dc8 <HAL_GPIO_Init+0x2a4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d85d      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b96:	2b12      	cmp	r3, #18
 8001b98:	d82a      	bhi.n	8001bf0 <HAL_GPIO_Init+0xcc>
 8001b9a:	2b12      	cmp	r3, #18
 8001b9c:	d859      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b9e:	a201      	add	r2, pc, #4	; (adr r2, 8001ba4 <HAL_GPIO_Init+0x80>)
 8001ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba4:	08001c1f 	.word	0x08001c1f
 8001ba8:	08001bf9 	.word	0x08001bf9
 8001bac:	08001c0b 	.word	0x08001c0b
 8001bb0:	08001c4d 	.word	0x08001c4d
 8001bb4:	08001c53 	.word	0x08001c53
 8001bb8:	08001c53 	.word	0x08001c53
 8001bbc:	08001c53 	.word	0x08001c53
 8001bc0:	08001c53 	.word	0x08001c53
 8001bc4:	08001c53 	.word	0x08001c53
 8001bc8:	08001c53 	.word	0x08001c53
 8001bcc:	08001c53 	.word	0x08001c53
 8001bd0:	08001c53 	.word	0x08001c53
 8001bd4:	08001c53 	.word	0x08001c53
 8001bd8:	08001c53 	.word	0x08001c53
 8001bdc:	08001c53 	.word	0x08001c53
 8001be0:	08001c53 	.word	0x08001c53
 8001be4:	08001c53 	.word	0x08001c53
 8001be8:	08001c01 	.word	0x08001c01
 8001bec:	08001c15 	.word	0x08001c15
 8001bf0:	4a76      	ldr	r2, [pc, #472]	; (8001dcc <HAL_GPIO_Init+0x2a8>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d013      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bf6:	e02c      	b.n	8001c52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	623b      	str	r3, [r7, #32]
          break;
 8001bfe:	e029      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	3304      	adds	r3, #4
 8001c06:	623b      	str	r3, [r7, #32]
          break;
 8001c08:	e024      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	3308      	adds	r3, #8
 8001c10:	623b      	str	r3, [r7, #32]
          break;
 8001c12:	e01f      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	330c      	adds	r3, #12
 8001c1a:	623b      	str	r3, [r7, #32]
          break;
 8001c1c:	e01a      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d102      	bne.n	8001c2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c26:	2304      	movs	r3, #4
 8001c28:	623b      	str	r3, [r7, #32]
          break;
 8001c2a:	e013      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d105      	bne.n	8001c40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c34:	2308      	movs	r3, #8
 8001c36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69fa      	ldr	r2, [r7, #28]
 8001c3c:	611a      	str	r2, [r3, #16]
          break;
 8001c3e:	e009      	b.n	8001c54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c40:	2308      	movs	r3, #8
 8001c42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	69fa      	ldr	r2, [r7, #28]
 8001c48:	615a      	str	r2, [r3, #20]
          break;
 8001c4a:	e003      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	623b      	str	r3, [r7, #32]
          break;
 8001c50:	e000      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          break;
 8001c52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	2bff      	cmp	r3, #255	; 0xff
 8001c58:	d801      	bhi.n	8001c5e <HAL_GPIO_Init+0x13a>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	e001      	b.n	8001c62 <HAL_GPIO_Init+0x13e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3304      	adds	r3, #4
 8001c62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	2bff      	cmp	r3, #255	; 0xff
 8001c68:	d802      	bhi.n	8001c70 <HAL_GPIO_Init+0x14c>
 8001c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	e002      	b.n	8001c76 <HAL_GPIO_Init+0x152>
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	3b08      	subs	r3, #8
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	210f      	movs	r1, #15
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	fa01 f303 	lsl.w	r3, r1, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	401a      	ands	r2, r3
 8001c88:	6a39      	ldr	r1, [r7, #32]
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	431a      	orrs	r2, r3
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f000 80a9 	beq.w	8001df6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ca4:	4b4a      	ldr	r3, [pc, #296]	; (8001dd0 <HAL_GPIO_Init+0x2ac>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a49      	ldr	r2, [pc, #292]	; (8001dd0 <HAL_GPIO_Init+0x2ac>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b47      	ldr	r3, [pc, #284]	; (8001dd0 <HAL_GPIO_Init+0x2ac>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cbc:	4a45      	ldr	r2, [pc, #276]	; (8001dd4 <HAL_GPIO_Init+0x2b0>)
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc0:	089b      	lsrs	r3, r3, #2
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	220f      	movs	r2, #15
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a3d      	ldr	r2, [pc, #244]	; (8001dd8 <HAL_GPIO_Init+0x2b4>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d00d      	beq.n	8001d04 <HAL_GPIO_Init+0x1e0>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a3c      	ldr	r2, [pc, #240]	; (8001ddc <HAL_GPIO_Init+0x2b8>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d007      	beq.n	8001d00 <HAL_GPIO_Init+0x1dc>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a3b      	ldr	r2, [pc, #236]	; (8001de0 <HAL_GPIO_Init+0x2bc>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d101      	bne.n	8001cfc <HAL_GPIO_Init+0x1d8>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	e004      	b.n	8001d06 <HAL_GPIO_Init+0x1e2>
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e002      	b.n	8001d06 <HAL_GPIO_Init+0x1e2>
 8001d00:	2301      	movs	r3, #1
 8001d02:	e000      	b.n	8001d06 <HAL_GPIO_Init+0x1e2>
 8001d04:	2300      	movs	r3, #0
 8001d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d08:	f002 0203 	and.w	r2, r2, #3
 8001d0c:	0092      	lsls	r2, r2, #2
 8001d0e:	4093      	lsls	r3, r2
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d16:	492f      	ldr	r1, [pc, #188]	; (8001dd4 <HAL_GPIO_Init+0x2b0>)
 8001d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1a:	089b      	lsrs	r3, r3, #2
 8001d1c:	3302      	adds	r3, #2
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d006      	beq.n	8001d3e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d30:	4b2c      	ldr	r3, [pc, #176]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d32:	689a      	ldr	r2, [r3, #8]
 8001d34:	492b      	ldr	r1, [pc, #172]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	608b      	str	r3, [r1, #8]
 8001d3c:	e006      	b.n	8001d4c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d3e:	4b29      	ldr	r3, [pc, #164]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	43db      	mvns	r3, r3
 8001d46:	4927      	ldr	r1, [pc, #156]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d48:	4013      	ands	r3, r2
 8001d4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d006      	beq.n	8001d66 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d58:	4b22      	ldr	r3, [pc, #136]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d5a:	68da      	ldr	r2, [r3, #12]
 8001d5c:	4921      	ldr	r1, [pc, #132]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	60cb      	str	r3, [r1, #12]
 8001d64:	e006      	b.n	8001d74 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d66:	4b1f      	ldr	r3, [pc, #124]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d68:	68da      	ldr	r2, [r3, #12]
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	491d      	ldr	r1, [pc, #116]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d70:	4013      	ands	r3, r2
 8001d72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d006      	beq.n	8001d8e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d80:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	4917      	ldr	r1, [pc, #92]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	604b      	str	r3, [r1, #4]
 8001d8c:	e006      	b.n	8001d9c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d90:	685a      	ldr	r2, [r3, #4]
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	43db      	mvns	r3, r3
 8001d96:	4913      	ldr	r1, [pc, #76]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d01f      	beq.n	8001de8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001da8:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	490d      	ldr	r1, [pc, #52]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	600b      	str	r3, [r1, #0]
 8001db4:	e01f      	b.n	8001df6 <HAL_GPIO_Init+0x2d2>
 8001db6:	bf00      	nop
 8001db8:	10320000 	.word	0x10320000
 8001dbc:	10310000 	.word	0x10310000
 8001dc0:	10220000 	.word	0x10220000
 8001dc4:	10210000 	.word	0x10210000
 8001dc8:	10120000 	.word	0x10120000
 8001dcc:	10110000 	.word	0x10110000
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40010000 	.word	0x40010000
 8001dd8:	40010800 	.word	0x40010800
 8001ddc:	40010c00 	.word	0x40010c00
 8001de0:	40011000 	.word	0x40011000
 8001de4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <HAL_GPIO_Init+0x2f4>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	43db      	mvns	r3, r3
 8001df0:	4909      	ldr	r1, [pc, #36]	; (8001e18 <HAL_GPIO_Init+0x2f4>)
 8001df2:	4013      	ands	r3, r2
 8001df4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	3301      	adds	r3, #1
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	fa22 f303 	lsr.w	r3, r2, r3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f47f ae96 	bne.w	8001b38 <HAL_GPIO_Init+0x14>
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	bf00      	nop
 8001e10:	372c      	adds	r7, #44	; 0x2c
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr
 8001e18:	40010400 	.word	0x40010400

08001e1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	887b      	ldrh	r3, [r7, #2]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d002      	beq.n	8001e3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e34:	2301      	movs	r3, #1
 8001e36:	73fb      	strb	r3, [r7, #15]
 8001e38:	e001      	b.n	8001e3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr

08001e4a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	460b      	mov	r3, r1
 8001e54:	807b      	strh	r3, [r7, #2]
 8001e56:	4613      	mov	r3, r2
 8001e58:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e5a:	787b      	ldrb	r3, [r7, #1]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d003      	beq.n	8001e68 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e60:	887a      	ldrh	r2, [r7, #2]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e66:	e003      	b.n	8001e70 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e68:	887b      	ldrh	r3, [r7, #2]
 8001e6a:	041a      	lsls	r2, r3, #16
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	611a      	str	r2, [r3, #16]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr

08001e7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b085      	sub	sp, #20
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	460b      	mov	r3, r1
 8001e84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e8c:	887a      	ldrh	r2, [r7, #2]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	4013      	ands	r3, r2
 8001e92:	041a      	lsls	r2, r3, #16
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	887b      	ldrh	r3, [r7, #2]
 8001e9a:	400b      	ands	r3, r1
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	611a      	str	r2, [r3, #16]
}
 8001ea2:	bf00      	nop
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e272      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 8087 	beq.w	8001fda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ecc:	4b92      	ldr	r3, [pc, #584]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 030c 	and.w	r3, r3, #12
 8001ed4:	2b04      	cmp	r3, #4
 8001ed6:	d00c      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ed8:	4b8f      	ldr	r3, [pc, #572]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f003 030c 	and.w	r3, r3, #12
 8001ee0:	2b08      	cmp	r3, #8
 8001ee2:	d112      	bne.n	8001f0a <HAL_RCC_OscConfig+0x5e>
 8001ee4:	4b8c      	ldr	r3, [pc, #560]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ef0:	d10b      	bne.n	8001f0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef2:	4b89      	ldr	r3, [pc, #548]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d06c      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x12c>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d168      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e24c      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f12:	d106      	bne.n	8001f22 <HAL_RCC_OscConfig+0x76>
 8001f14:	4b80      	ldr	r3, [pc, #512]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a7f      	ldr	r2, [pc, #508]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	e02e      	b.n	8001f80 <HAL_RCC_OscConfig+0xd4>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x98>
 8001f2a:	4b7b      	ldr	r3, [pc, #492]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a7a      	ldr	r2, [pc, #488]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	4b78      	ldr	r3, [pc, #480]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a77      	ldr	r2, [pc, #476]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	e01d      	b.n	8001f80 <HAL_RCC_OscConfig+0xd4>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f4c:	d10c      	bne.n	8001f68 <HAL_RCC_OscConfig+0xbc>
 8001f4e:	4b72      	ldr	r3, [pc, #456]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a71      	ldr	r2, [pc, #452]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	4b6f      	ldr	r3, [pc, #444]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a6e      	ldr	r2, [pc, #440]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	e00b      	b.n	8001f80 <HAL_RCC_OscConfig+0xd4>
 8001f68:	4b6b      	ldr	r3, [pc, #428]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a6a      	ldr	r2, [pc, #424]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	4b68      	ldr	r3, [pc, #416]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a67      	ldr	r2, [pc, #412]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d013      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f88:	f7ff fcb4 	bl	80018f4 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f90:	f7ff fcb0 	bl	80018f4 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b64      	cmp	r3, #100	; 0x64
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e200      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa2:	4b5d      	ldr	r3, [pc, #372]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d0f0      	beq.n	8001f90 <HAL_RCC_OscConfig+0xe4>
 8001fae:	e014      	b.n	8001fda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb0:	f7ff fca0 	bl	80018f4 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fb8:	f7ff fc9c 	bl	80018f4 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b64      	cmp	r3, #100	; 0x64
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e1ec      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fca:	4b53      	ldr	r3, [pc, #332]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1f0      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x10c>
 8001fd6:	e000      	b.n	8001fda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d063      	beq.n	80020ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fe6:	4b4c      	ldr	r3, [pc, #304]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f003 030c 	and.w	r3, r3, #12
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00b      	beq.n	800200a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ff2:	4b49      	ldr	r3, [pc, #292]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
 8001ffa:	2b08      	cmp	r3, #8
 8001ffc:	d11c      	bne.n	8002038 <HAL_RCC_OscConfig+0x18c>
 8001ffe:	4b46      	ldr	r3, [pc, #280]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d116      	bne.n	8002038 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200a:	4b43      	ldr	r3, [pc, #268]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d005      	beq.n	8002022 <HAL_RCC_OscConfig+0x176>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d001      	beq.n	8002022 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e1c0      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002022:	4b3d      	ldr	r3, [pc, #244]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	4939      	ldr	r1, [pc, #228]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8002032:	4313      	orrs	r3, r2
 8002034:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002036:	e03a      	b.n	80020ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d020      	beq.n	8002082 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002040:	4b36      	ldr	r3, [pc, #216]	; (800211c <HAL_RCC_OscConfig+0x270>)
 8002042:	2201      	movs	r2, #1
 8002044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002046:	f7ff fc55 	bl	80018f4 <HAL_GetTick>
 800204a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800204c:	e008      	b.n	8002060 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800204e:	f7ff fc51 	bl	80018f4 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e1a1      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002060:	4b2d      	ldr	r3, [pc, #180]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d0f0      	beq.n	800204e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206c:	4b2a      	ldr	r3, [pc, #168]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	695b      	ldr	r3, [r3, #20]
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	4927      	ldr	r1, [pc, #156]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 800207c:	4313      	orrs	r3, r2
 800207e:	600b      	str	r3, [r1, #0]
 8002080:	e015      	b.n	80020ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002082:	4b26      	ldr	r3, [pc, #152]	; (800211c <HAL_RCC_OscConfig+0x270>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002088:	f7ff fc34 	bl	80018f4 <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002090:	f7ff fc30 	bl	80018f4 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e180      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a2:	4b1d      	ldr	r3, [pc, #116]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f0      	bne.n	8002090 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d03a      	beq.n	8002130 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d019      	beq.n	80020f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <HAL_RCC_OscConfig+0x274>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c8:	f7ff fc14 	bl	80018f4 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020d0:	f7ff fc10 	bl	80018f4 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e160      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020e2:	4b0d      	ldr	r3, [pc, #52]	; (8002118 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d0f0      	beq.n	80020d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020ee:	2001      	movs	r0, #1
 80020f0:	f000 fa9c 	bl	800262c <RCC_Delay>
 80020f4:	e01c      	b.n	8002130 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020f6:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <HAL_RCC_OscConfig+0x274>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020fc:	f7ff fbfa 	bl	80018f4 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002102:	e00f      	b.n	8002124 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002104:	f7ff fbf6 	bl	80018f4 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d908      	bls.n	8002124 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e146      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
 8002116:	bf00      	nop
 8002118:	40021000 	.word	0x40021000
 800211c:	42420000 	.word	0x42420000
 8002120:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002124:	4b92      	ldr	r3, [pc, #584]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1e9      	bne.n	8002104 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0304 	and.w	r3, r3, #4
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 80a6 	beq.w	800228a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800213e:	2300      	movs	r3, #0
 8002140:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002142:	4b8b      	ldr	r3, [pc, #556]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10d      	bne.n	800216a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800214e:	4b88      	ldr	r3, [pc, #544]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	4a87      	ldr	r2, [pc, #540]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002158:	61d3      	str	r3, [r2, #28]
 800215a:	4b85      	ldr	r3, [pc, #532]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002162:	60bb      	str	r3, [r7, #8]
 8002164:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002166:	2301      	movs	r3, #1
 8002168:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800216a:	4b82      	ldr	r3, [pc, #520]	; (8002374 <HAL_RCC_OscConfig+0x4c8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002172:	2b00      	cmp	r3, #0
 8002174:	d118      	bne.n	80021a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002176:	4b7f      	ldr	r3, [pc, #508]	; (8002374 <HAL_RCC_OscConfig+0x4c8>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a7e      	ldr	r2, [pc, #504]	; (8002374 <HAL_RCC_OscConfig+0x4c8>)
 800217c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002180:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002182:	f7ff fbb7 	bl	80018f4 <HAL_GetTick>
 8002186:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800218a:	f7ff fbb3 	bl	80018f4 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b64      	cmp	r3, #100	; 0x64
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e103      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800219c:	4b75      	ldr	r3, [pc, #468]	; (8002374 <HAL_RCC_OscConfig+0x4c8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d0f0      	beq.n	800218a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d106      	bne.n	80021be <HAL_RCC_OscConfig+0x312>
 80021b0:	4b6f      	ldr	r3, [pc, #444]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	4a6e      	ldr	r2, [pc, #440]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	6213      	str	r3, [r2, #32]
 80021bc:	e02d      	b.n	800221a <HAL_RCC_OscConfig+0x36e>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10c      	bne.n	80021e0 <HAL_RCC_OscConfig+0x334>
 80021c6:	4b6a      	ldr	r3, [pc, #424]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	4a69      	ldr	r2, [pc, #420]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	f023 0301 	bic.w	r3, r3, #1
 80021d0:	6213      	str	r3, [r2, #32]
 80021d2:	4b67      	ldr	r3, [pc, #412]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	4a66      	ldr	r2, [pc, #408]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021d8:	f023 0304 	bic.w	r3, r3, #4
 80021dc:	6213      	str	r3, [r2, #32]
 80021de:	e01c      	b.n	800221a <HAL_RCC_OscConfig+0x36e>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	2b05      	cmp	r3, #5
 80021e6:	d10c      	bne.n	8002202 <HAL_RCC_OscConfig+0x356>
 80021e8:	4b61      	ldr	r3, [pc, #388]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	4a60      	ldr	r2, [pc, #384]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021ee:	f043 0304 	orr.w	r3, r3, #4
 80021f2:	6213      	str	r3, [r2, #32]
 80021f4:	4b5e      	ldr	r3, [pc, #376]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	4a5d      	ldr	r2, [pc, #372]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	6213      	str	r3, [r2, #32]
 8002200:	e00b      	b.n	800221a <HAL_RCC_OscConfig+0x36e>
 8002202:	4b5b      	ldr	r3, [pc, #364]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002204:	6a1b      	ldr	r3, [r3, #32]
 8002206:	4a5a      	ldr	r2, [pc, #360]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002208:	f023 0301 	bic.w	r3, r3, #1
 800220c:	6213      	str	r3, [r2, #32]
 800220e:	4b58      	ldr	r3, [pc, #352]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	4a57      	ldr	r2, [pc, #348]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002214:	f023 0304 	bic.w	r3, r3, #4
 8002218:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d015      	beq.n	800224e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002222:	f7ff fb67 	bl	80018f4 <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002228:	e00a      	b.n	8002240 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800222a:	f7ff fb63 	bl	80018f4 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	f241 3288 	movw	r2, #5000	; 0x1388
 8002238:	4293      	cmp	r3, r2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e0b1      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002240:	4b4b      	ldr	r3, [pc, #300]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d0ee      	beq.n	800222a <HAL_RCC_OscConfig+0x37e>
 800224c:	e014      	b.n	8002278 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800224e:	f7ff fb51 	bl	80018f4 <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002254:	e00a      	b.n	800226c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002256:	f7ff fb4d 	bl	80018f4 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	f241 3288 	movw	r2, #5000	; 0x1388
 8002264:	4293      	cmp	r3, r2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e09b      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800226c:	4b40      	ldr	r3, [pc, #256]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1ee      	bne.n	8002256 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002278:	7dfb      	ldrb	r3, [r7, #23]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d105      	bne.n	800228a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800227e:	4b3c      	ldr	r3, [pc, #240]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	4a3b      	ldr	r2, [pc, #236]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002288:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	2b00      	cmp	r3, #0
 8002290:	f000 8087 	beq.w	80023a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002294:	4b36      	ldr	r3, [pc, #216]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 030c 	and.w	r3, r3, #12
 800229c:	2b08      	cmp	r3, #8
 800229e:	d061      	beq.n	8002364 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69db      	ldr	r3, [r3, #28]
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d146      	bne.n	8002336 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a8:	4b33      	ldr	r3, [pc, #204]	; (8002378 <HAL_RCC_OscConfig+0x4cc>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ae:	f7ff fb21 	bl	80018f4 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b6:	f7ff fb1d 	bl	80018f4 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e06d      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c8:	4b29      	ldr	r3, [pc, #164]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1f0      	bne.n	80022b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022dc:	d108      	bne.n	80022f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022de:	4b24      	ldr	r3, [pc, #144]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	4921      	ldr	r1, [pc, #132]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f0:	4b1f      	ldr	r3, [pc, #124]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a19      	ldr	r1, [r3, #32]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002300:	430b      	orrs	r3, r1
 8002302:	491b      	ldr	r1, [pc, #108]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002304:	4313      	orrs	r3, r2
 8002306:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002308:	4b1b      	ldr	r3, [pc, #108]	; (8002378 <HAL_RCC_OscConfig+0x4cc>)
 800230a:	2201      	movs	r2, #1
 800230c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230e:	f7ff faf1 	bl	80018f4 <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002316:	f7ff faed 	bl	80018f4 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e03d      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002328:	4b11      	ldr	r3, [pc, #68]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f0      	beq.n	8002316 <HAL_RCC_OscConfig+0x46a>
 8002334:	e035      	b.n	80023a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002336:	4b10      	ldr	r3, [pc, #64]	; (8002378 <HAL_RCC_OscConfig+0x4cc>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233c:	f7ff fada 	bl	80018f4 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002344:	f7ff fad6 	bl	80018f4 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e026      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f0      	bne.n	8002344 <HAL_RCC_OscConfig+0x498>
 8002362:	e01e      	b.n	80023a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	69db      	ldr	r3, [r3, #28]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d107      	bne.n	800237c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e019      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
 8002370:	40021000 	.word	0x40021000
 8002374:	40007000 	.word	0x40007000
 8002378:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <HAL_RCC_OscConfig+0x500>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	429a      	cmp	r2, r3
 800238e:	d106      	bne.n	800239e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800239a:	429a      	cmp	r2, r3
 800239c:	d001      	beq.n	80023a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e000      	b.n	80023a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40021000 	.word	0x40021000

080023b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e0d0      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023c4:	4b6a      	ldr	r3, [pc, #424]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d910      	bls.n	80023f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d2:	4b67      	ldr	r3, [pc, #412]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 0207 	bic.w	r2, r3, #7
 80023da:	4965      	ldr	r1, [pc, #404]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	4313      	orrs	r3, r2
 80023e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e2:	4b63      	ldr	r3, [pc, #396]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d001      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e0b8      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d020      	beq.n	8002442 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800240c:	4b59      	ldr	r3, [pc, #356]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	4a58      	ldr	r2, [pc, #352]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002416:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0308 	and.w	r3, r3, #8
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002424:	4b53      	ldr	r3, [pc, #332]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4a52      	ldr	r2, [pc, #328]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800242e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002430:	4b50      	ldr	r3, [pc, #320]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	494d      	ldr	r1, [pc, #308]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	4313      	orrs	r3, r2
 8002440:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d040      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d107      	bne.n	8002466 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002456:	4b47      	ldr	r3, [pc, #284]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d115      	bne.n	800248e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e07f      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246e:	4b41      	ldr	r3, [pc, #260]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d109      	bne.n	800248e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e073      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247e:	4b3d      	ldr	r3, [pc, #244]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e06b      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800248e:	4b39      	ldr	r3, [pc, #228]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f023 0203 	bic.w	r2, r3, #3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	4936      	ldr	r1, [pc, #216]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	4313      	orrs	r3, r2
 800249e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024a0:	f7ff fa28 	bl	80018f4 <HAL_GetTick>
 80024a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a6:	e00a      	b.n	80024be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a8:	f7ff fa24 	bl	80018f4 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e053      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024be:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f003 020c 	and.w	r2, r3, #12
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d1eb      	bne.n	80024a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024d0:	4b27      	ldr	r3, [pc, #156]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0307 	and.w	r3, r3, #7
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d210      	bcs.n	8002500 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024de:	4b24      	ldr	r3, [pc, #144]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f023 0207 	bic.w	r2, r3, #7
 80024e6:	4922      	ldr	r1, [pc, #136]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ee:	4b20      	ldr	r3, [pc, #128]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e032      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0304 	and.w	r3, r3, #4
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800250c:	4b19      	ldr	r3, [pc, #100]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	4916      	ldr	r1, [pc, #88]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800251a:	4313      	orrs	r3, r2
 800251c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d009      	beq.n	800253e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800252a:	4b12      	ldr	r3, [pc, #72]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	490e      	ldr	r1, [pc, #56]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800253a:	4313      	orrs	r3, r2
 800253c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800253e:	f000 f821 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 8002542:	4602      	mov	r2, r0
 8002544:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	091b      	lsrs	r3, r3, #4
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	490a      	ldr	r1, [pc, #40]	; (8002578 <HAL_RCC_ClockConfig+0x1c8>)
 8002550:	5ccb      	ldrb	r3, [r1, r3]
 8002552:	fa22 f303 	lsr.w	r3, r2, r3
 8002556:	4a09      	ldr	r2, [pc, #36]	; (800257c <HAL_RCC_ClockConfig+0x1cc>)
 8002558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800255a:	4b09      	ldr	r3, [pc, #36]	; (8002580 <HAL_RCC_ClockConfig+0x1d0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff f986 	bl	8001870 <HAL_InitTick>

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40022000 	.word	0x40022000
 8002574:	40021000 	.word	0x40021000
 8002578:	08002e90 	.word	0x08002e90
 800257c:	2000004c 	.word	0x2000004c
 8002580:	20000050 	.word	0x20000050

08002584 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002584:	b480      	push	{r7}
 8002586:	b087      	sub	sp, #28
 8002588:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800258a:	2300      	movs	r3, #0
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	2300      	movs	r3, #0
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	2300      	movs	r3, #0
 8002598:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800259a:	2300      	movs	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800259e:	4b1e      	ldr	r3, [pc, #120]	; (8002618 <HAL_RCC_GetSysClockFreq+0x94>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	d002      	beq.n	80025b4 <HAL_RCC_GetSysClockFreq+0x30>
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d003      	beq.n	80025ba <HAL_RCC_GetSysClockFreq+0x36>
 80025b2:	e027      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025b4:	4b19      	ldr	r3, [pc, #100]	; (800261c <HAL_RCC_GetSysClockFreq+0x98>)
 80025b6:	613b      	str	r3, [r7, #16]
      break;
 80025b8:	e027      	b.n	800260a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	0c9b      	lsrs	r3, r3, #18
 80025be:	f003 030f 	and.w	r3, r3, #15
 80025c2:	4a17      	ldr	r2, [pc, #92]	; (8002620 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025c4:	5cd3      	ldrb	r3, [r2, r3]
 80025c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d010      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025d2:	4b11      	ldr	r3, [pc, #68]	; (8002618 <HAL_RCC_GetSysClockFreq+0x94>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	0c5b      	lsrs	r3, r3, #17
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	4a11      	ldr	r2, [pc, #68]	; (8002624 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025de:	5cd3      	ldrb	r3, [r2, r3]
 80025e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a0d      	ldr	r2, [pc, #52]	; (800261c <HAL_RCC_GetSysClockFreq+0x98>)
 80025e6:	fb03 f202 	mul.w	r2, r3, r2
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	e004      	b.n	80025fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a0c      	ldr	r2, [pc, #48]	; (8002628 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025f8:	fb02 f303 	mul.w	r3, r2, r3
 80025fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	613b      	str	r3, [r7, #16]
      break;
 8002602:	e002      	b.n	800260a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002604:	4b05      	ldr	r3, [pc, #20]	; (800261c <HAL_RCC_GetSysClockFreq+0x98>)
 8002606:	613b      	str	r3, [r7, #16]
      break;
 8002608:	bf00      	nop
    }
  }
  return sysclockfreq;
 800260a:	693b      	ldr	r3, [r7, #16]
}
 800260c:	4618      	mov	r0, r3
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	40021000 	.word	0x40021000
 800261c:	007a1200 	.word	0x007a1200
 8002620:	08002ea0 	.word	0x08002ea0
 8002624:	08002eb0 	.word	0x08002eb0
 8002628:	003d0900 	.word	0x003d0900

0800262c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002634:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <RCC_Delay+0x34>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0a      	ldr	r2, [pc, #40]	; (8002664 <RCC_Delay+0x38>)
 800263a:	fba2 2303 	umull	r2, r3, r2, r3
 800263e:	0a5b      	lsrs	r3, r3, #9
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	fb02 f303 	mul.w	r3, r2, r3
 8002646:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002648:	bf00      	nop
  }
  while (Delay --);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1e5a      	subs	r2, r3, #1
 800264e:	60fa      	str	r2, [r7, #12]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1f9      	bne.n	8002648 <RCC_Delay+0x1c>
}
 8002654:	bf00      	nop
 8002656:	bf00      	nop
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr
 8002660:	2000004c 	.word	0x2000004c
 8002664:	10624dd3 	.word	0x10624dd3

08002668 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e041      	b.n	80026fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d106      	bne.n	8002694 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7fe ffd8 	bl	8001644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2202      	movs	r2, #2
 8002698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3304      	adds	r3, #4
 80026a4:	4619      	mov	r1, r3
 80026a6:	4610      	mov	r0, r2
 80026a8:	f000 fa56 	bl	8002b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b01      	cmp	r3, #1
 800271a:	d001      	beq.n	8002720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e035      	b.n	800278c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2202      	movs	r2, #2
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68da      	ldr	r2, [r3, #12]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f042 0201 	orr.w	r2, r2, #1
 8002736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a16      	ldr	r2, [pc, #88]	; (8002798 <HAL_TIM_Base_Start_IT+0x90>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d009      	beq.n	8002756 <HAL_TIM_Base_Start_IT+0x4e>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800274a:	d004      	beq.n	8002756 <HAL_TIM_Base_Start_IT+0x4e>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a12      	ldr	r2, [pc, #72]	; (800279c <HAL_TIM_Base_Start_IT+0x94>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d111      	bne.n	800277a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2b06      	cmp	r3, #6
 8002766:	d010      	beq.n	800278a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0201 	orr.w	r2, r2, #1
 8002776:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002778:	e007      	b.n	800278a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f042 0201 	orr.w	r2, r2, #1
 8002788:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40012c00 	.word	0x40012c00
 800279c:	40000400 	.word	0x40000400

080027a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d020      	beq.n	8002804 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d01b      	beq.n	8002804 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0202 	mvn.w	r2, #2
 80027d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f998 	bl	8002b20 <HAL_TIM_IC_CaptureCallback>
 80027f0:	e005      	b.n	80027fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f98b 	bl	8002b0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 f99a 	bl	8002b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	f003 0304 	and.w	r3, r3, #4
 800280a:	2b00      	cmp	r3, #0
 800280c:	d020      	beq.n	8002850 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d01b      	beq.n	8002850 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f06f 0204 	mvn.w	r2, #4
 8002820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2202      	movs	r2, #2
 8002826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 f972 	bl	8002b20 <HAL_TIM_IC_CaptureCallback>
 800283c:	e005      	b.n	800284a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f965 	bl	8002b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 f974 	bl	8002b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b00      	cmp	r3, #0
 8002858:	d020      	beq.n	800289c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f003 0308 	and.w	r3, r3, #8
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01b      	beq.n	800289c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f06f 0208 	mvn.w	r2, #8
 800286c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2204      	movs	r2, #4
 8002872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f94c 	bl	8002b20 <HAL_TIM_IC_CaptureCallback>
 8002888:	e005      	b.n	8002896 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f93f 	bl	8002b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 f94e 	bl	8002b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	f003 0310 	and.w	r3, r3, #16
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d020      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f003 0310 	and.w	r3, r3, #16
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d01b      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f06f 0210 	mvn.w	r2, #16
 80028b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2208      	movs	r2, #8
 80028be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f926 	bl	8002b20 <HAL_TIM_IC_CaptureCallback>
 80028d4:	e005      	b.n	80028e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f919 	bl	8002b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f000 f928 	bl	8002b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00c      	beq.n	800290c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f003 0301 	and.w	r3, r3, #1
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d007      	beq.n	800290c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f06f 0201 	mvn.w	r2, #1
 8002904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fe fe64 	bl	80015d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00c      	beq.n	8002930 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800291c:	2b00      	cmp	r3, #0
 800291e:	d007      	beq.n	8002930 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 fa6f 	bl	8002e0e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00c      	beq.n	8002954 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002940:	2b00      	cmp	r3, #0
 8002942:	d007      	beq.n	8002954 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f8f8 	bl	8002b44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f003 0320 	and.w	r3, r3, #32
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00c      	beq.n	8002978 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f003 0320 	and.w	r3, r3, #32
 8002964:	2b00      	cmp	r3, #0
 8002966:	d007      	beq.n	8002978 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f06f 0220 	mvn.w	r2, #32
 8002970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 fa42 	bl	8002dfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002978:	bf00      	nop
 800297a:	3710      	adds	r7, #16
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <HAL_TIM_ConfigClockSource+0x1c>
 8002998:	2302      	movs	r3, #2
 800299a:	e0b4      	b.n	8002b06 <HAL_TIM_ConfigClockSource+0x186>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2202      	movs	r2, #2
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68ba      	ldr	r2, [r7, #8]
 80029ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029d4:	d03e      	beq.n	8002a54 <HAL_TIM_ConfigClockSource+0xd4>
 80029d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029da:	f200 8087 	bhi.w	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 80029de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e2:	f000 8086 	beq.w	8002af2 <HAL_TIM_ConfigClockSource+0x172>
 80029e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ea:	d87f      	bhi.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 80029ec:	2b70      	cmp	r3, #112	; 0x70
 80029ee:	d01a      	beq.n	8002a26 <HAL_TIM_ConfigClockSource+0xa6>
 80029f0:	2b70      	cmp	r3, #112	; 0x70
 80029f2:	d87b      	bhi.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 80029f4:	2b60      	cmp	r3, #96	; 0x60
 80029f6:	d050      	beq.n	8002a9a <HAL_TIM_ConfigClockSource+0x11a>
 80029f8:	2b60      	cmp	r3, #96	; 0x60
 80029fa:	d877      	bhi.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 80029fc:	2b50      	cmp	r3, #80	; 0x50
 80029fe:	d03c      	beq.n	8002a7a <HAL_TIM_ConfigClockSource+0xfa>
 8002a00:	2b50      	cmp	r3, #80	; 0x50
 8002a02:	d873      	bhi.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 8002a04:	2b40      	cmp	r3, #64	; 0x40
 8002a06:	d058      	beq.n	8002aba <HAL_TIM_ConfigClockSource+0x13a>
 8002a08:	2b40      	cmp	r3, #64	; 0x40
 8002a0a:	d86f      	bhi.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 8002a0c:	2b30      	cmp	r3, #48	; 0x30
 8002a0e:	d064      	beq.n	8002ada <HAL_TIM_ConfigClockSource+0x15a>
 8002a10:	2b30      	cmp	r3, #48	; 0x30
 8002a12:	d86b      	bhi.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 8002a14:	2b20      	cmp	r3, #32
 8002a16:	d060      	beq.n	8002ada <HAL_TIM_ConfigClockSource+0x15a>
 8002a18:	2b20      	cmp	r3, #32
 8002a1a:	d867      	bhi.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d05c      	beq.n	8002ada <HAL_TIM_ConfigClockSource+0x15a>
 8002a20:	2b10      	cmp	r3, #16
 8002a22:	d05a      	beq.n	8002ada <HAL_TIM_ConfigClockSource+0x15a>
 8002a24:	e062      	b.n	8002aec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a36:	f000 f96a 	bl	8002d0e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	609a      	str	r2, [r3, #8]
      break;
 8002a52:	e04f      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a64:	f000 f953 	bl	8002d0e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a76:	609a      	str	r2, [r3, #8]
      break;
 8002a78:	e03c      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a86:	461a      	mov	r2, r3
 8002a88:	f000 f8ca 	bl	8002c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2150      	movs	r1, #80	; 0x50
 8002a92:	4618      	mov	r0, r3
 8002a94:	f000 f921 	bl	8002cda <TIM_ITRx_SetConfig>
      break;
 8002a98:	e02c      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	f000 f8e8 	bl	8002c7c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2160      	movs	r1, #96	; 0x60
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 f911 	bl	8002cda <TIM_ITRx_SetConfig>
      break;
 8002ab8:	e01c      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f000 f8aa 	bl	8002c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2140      	movs	r1, #64	; 0x40
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 f901 	bl	8002cda <TIM_ITRx_SetConfig>
      break;
 8002ad8:	e00c      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4610      	mov	r0, r2
 8002ae6:	f000 f8f8 	bl	8002cda <TIM_ITRx_SetConfig>
      break;
 8002aea:	e003      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	73fb      	strb	r3, [r7, #15]
      break;
 8002af0:	e000      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002af2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b16:	bf00      	nop
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr

08002b32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b3a:	bf00      	nop
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr

08002b44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr
	...

08002b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a2b      	ldr	r2, [pc, #172]	; (8002c18 <TIM_Base_SetConfig+0xc0>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d007      	beq.n	8002b80 <TIM_Base_SetConfig+0x28>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b76:	d003      	beq.n	8002b80 <TIM_Base_SetConfig+0x28>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a28      	ldr	r2, [pc, #160]	; (8002c1c <TIM_Base_SetConfig+0xc4>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d108      	bne.n	8002b92 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a20      	ldr	r2, [pc, #128]	; (8002c18 <TIM_Base_SetConfig+0xc0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d007      	beq.n	8002baa <TIM_Base_SetConfig+0x52>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba0:	d003      	beq.n	8002baa <TIM_Base_SetConfig+0x52>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a1d      	ldr	r2, [pc, #116]	; (8002c1c <TIM_Base_SetConfig+0xc4>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d108      	bne.n	8002bbc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a0d      	ldr	r2, [pc, #52]	; (8002c18 <TIM_Base_SetConfig+0xc0>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d103      	bne.n	8002bf0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	691a      	ldr	r2, [r3, #16]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d005      	beq.n	8002c0e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	f023 0201 	bic.w	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	611a      	str	r2, [r3, #16]
  }
}
 8002c0e:	bf00      	nop
 8002c10:	3714      	adds	r7, #20
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr
 8002c18:	40012c00 	.word	0x40012c00
 8002c1c:	40000400 	.word	0x40000400

08002c20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a1b      	ldr	r3, [r3, #32]
 8002c30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	f023 0201 	bic.w	r2, r3, #1
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f023 030a 	bic.w	r3, r3, #10
 8002c5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	621a      	str	r2, [r3, #32]
}
 8002c72:	bf00      	nop
 8002c74:	371c      	adds	r7, #28
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b087      	sub	sp, #28
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	f023 0210 	bic.w	r2, r3, #16
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ca6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	031b      	lsls	r3, r3, #12
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cb8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	621a      	str	r2, [r3, #32]
}
 8002cd0:	bf00      	nop
 8002cd2:	371c      	adds	r7, #28
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr

08002cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b085      	sub	sp, #20
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
 8002ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	f043 0307 	orr.w	r3, r3, #7
 8002cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	609a      	str	r2, [r3, #8]
}
 8002d04:	bf00      	nop
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr

08002d0e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b087      	sub	sp, #28
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	607a      	str	r2, [r7, #4]
 8002d1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d28:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	021a      	lsls	r2, r3, #8
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	431a      	orrs	r2, r3
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	609a      	str	r2, [r3, #8]
}
 8002d42:	bf00      	nop
 8002d44:	371c      	adds	r7, #28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr

08002d4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d101      	bne.n	8002d64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e041      	b.n	8002de8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a14      	ldr	r2, [pc, #80]	; (8002df4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d009      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002db0:	d004      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a10      	ldr	r2, [pc, #64]	; (8002df8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d10c      	bne.n	8002dd6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	68ba      	ldr	r2, [r7, #8]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3714      	adds	r7, #20
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	40012c00 	.word	0x40012c00
 8002df8:	40000400 	.word	0x40000400

08002dfc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr

08002e0e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr

08002e20 <memset>:
 8002e20:	4603      	mov	r3, r0
 8002e22:	4402      	add	r2, r0
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d100      	bne.n	8002e2a <memset+0xa>
 8002e28:	4770      	bx	lr
 8002e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e2e:	e7f9      	b.n	8002e24 <memset+0x4>

08002e30 <__libc_init_array>:
 8002e30:	b570      	push	{r4, r5, r6, lr}
 8002e32:	2600      	movs	r6, #0
 8002e34:	4d0c      	ldr	r5, [pc, #48]	; (8002e68 <__libc_init_array+0x38>)
 8002e36:	4c0d      	ldr	r4, [pc, #52]	; (8002e6c <__libc_init_array+0x3c>)
 8002e38:	1b64      	subs	r4, r4, r5
 8002e3a:	10a4      	asrs	r4, r4, #2
 8002e3c:	42a6      	cmp	r6, r4
 8002e3e:	d109      	bne.n	8002e54 <__libc_init_array+0x24>
 8002e40:	f000 f81a 	bl	8002e78 <_init>
 8002e44:	2600      	movs	r6, #0
 8002e46:	4d0a      	ldr	r5, [pc, #40]	; (8002e70 <__libc_init_array+0x40>)
 8002e48:	4c0a      	ldr	r4, [pc, #40]	; (8002e74 <__libc_init_array+0x44>)
 8002e4a:	1b64      	subs	r4, r4, r5
 8002e4c:	10a4      	asrs	r4, r4, #2
 8002e4e:	42a6      	cmp	r6, r4
 8002e50:	d105      	bne.n	8002e5e <__libc_init_array+0x2e>
 8002e52:	bd70      	pop	{r4, r5, r6, pc}
 8002e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e58:	4798      	blx	r3
 8002e5a:	3601      	adds	r6, #1
 8002e5c:	e7ee      	b.n	8002e3c <__libc_init_array+0xc>
 8002e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e62:	4798      	blx	r3
 8002e64:	3601      	adds	r6, #1
 8002e66:	e7f2      	b.n	8002e4e <__libc_init_array+0x1e>
 8002e68:	08002eb4 	.word	0x08002eb4
 8002e6c:	08002eb4 	.word	0x08002eb4
 8002e70:	08002eb4 	.word	0x08002eb4
 8002e74:	08002eb8 	.word	0x08002eb8

08002e78 <_init>:
 8002e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7a:	bf00      	nop
 8002e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e7e:	bc08      	pop	{r3}
 8002e80:	469e      	mov	lr, r3
 8002e82:	4770      	bx	lr

08002e84 <_fini>:
 8002e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e86:	bf00      	nop
 8002e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8a:	bc08      	pop	{r3}
 8002e8c:	469e      	mov	lr, r3
 8002e8e:	4770      	bx	lr
