Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Aug 28 17:06:59 2022
| Host         : localhost.localdomain running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sig_gen/pwm_gen/count/int_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 16 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.094        0.000                      0                   32        0.115        0.000                      0                   32        3.000        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         96.094        0.000                      0                   32        0.264        0.000                      0                   32       49.500        0.000                       0                    18  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       96.103        0.000                      0                   32        0.264        0.000                      0                   32       49.500        0.000                       0                    18  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         96.094        0.000                      0                   32        0.115        0.000                      0                   32  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       96.094        0.000                      0                   32        0.115        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.149    98.999    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.362    sig_gen/pwm_gen/count/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.362    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.149    98.999    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.362    sig_gen/pwm_gen/count/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.362    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_4
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.312    sig_gen/pwm_gen/count/int_counter_reg[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.468    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.311    sig_gen/pwm_gen/count/int_counter_reg[7]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.467    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[15]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[15]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[4]/Q
                         net (fo=4, routed)           0.117    -0.314    sig_gen/pwm_gen/count/int_counter_reg[4]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.467    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.312    sig_gen/pwm_gen/count/int_counter_reg[8]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_7
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[10]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_5
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[14]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[14]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_5
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[6]/Q
                         net (fo=4, routed)           0.122    -0.310    sig_gen/pwm_gen/count/int_counter_reg[6]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_5
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.467    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.311    sig_gen/pwm_gen/count/int_counter_reg[2]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.468    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   sig_gen/clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sig_gen/clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   sig_gen/clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.103ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.140    99.006    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.369    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.103    

Slack (MET) :             96.103ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.140    99.006    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.369    sig_gen/pwm_gen/count/int_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.103    

Slack (MET) :             96.103ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.140    99.006    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.369    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.103    

Slack (MET) :             96.103ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.140    99.006    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.369    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.103    

Slack (MET) :             96.118ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.140    99.004    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.367    sig_gen/pwm_gen/count/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.367    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.118    

Slack (MET) :             96.118ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.140    99.004    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.367    sig_gen/pwm_gen/count/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.367    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.118    

Slack (MET) :             96.118ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.140    99.004    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.367    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         98.367    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.118    

Slack (MET) :             96.118ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.140    99.004    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.367    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.367    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.118    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.140    99.009    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.372    sig_gen/pwm_gen/count/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.372    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.140    99.009    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.372    sig_gen/pwm_gen/count/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.372    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_4
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.312    sig_gen/pwm_gen/count/int_counter_reg[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.468    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.311    sig_gen/pwm_gen/count/int_counter_reg[7]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.467    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[15]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[15]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[4]/Q
                         net (fo=4, routed)           0.117    -0.314    sig_gen/pwm_gen/count/int_counter_reg[4]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.467    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.312    sig_gen/pwm_gen/count/int_counter_reg[8]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_7
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[10]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_5
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[14]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[14]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_5
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.465    sig_gen/pwm_gen/count/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[6]/Q
                         net (fo=4, routed)           0.122    -0.310    sig_gen/pwm_gen/count/int_counter_reg[6]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_5
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.467    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.311    sig_gen/pwm_gen/count/int_counter_reg[2]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.468    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   sig_gen/clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y77      sig_gen/pwm_gen/count/int_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y75      sig_gen/pwm_gen/count/int_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y78      sig_gen/pwm_gen/count/int_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sig_gen/clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   sig_gen/clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sig_gen/clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.149    98.999    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.362    sig_gen/pwm_gen/count/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.362    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.149    98.999    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.362    sig_gen/pwm_gen/count/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.362    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_4
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.312    sig_gen/pwm_gen/count/int_counter_reg[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.319    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.311    sig_gen/pwm_gen/count/int_counter_reg[7]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.318    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[15]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[15]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[4]/Q
                         net (fo=4, routed)           0.117    -0.314    sig_gen/pwm_gen/count/int_counter_reg[4]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.318    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.312    sig_gen/pwm_gen/count/int_counter_reg[8]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_7
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[10]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_5
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[14]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[14]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_5
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[6]/Q
                         net (fo=4, routed)           0.122    -0.310    sig_gen/pwm_gen/count/int_counter_reg[6]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_5
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.318    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.311    sig_gen/pwm_gen/count/int_counter_reg[2]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.319    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[5]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.113ns (35.941%)  route 1.984ns (64.059%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.858     2.265    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.590    98.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.149    98.996    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.637    98.359    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.359    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[0]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[1]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.113ns (36.132%)  route 1.967ns (63.868%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.841     2.249    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    98.568    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.575    99.143    
                         clock uncertainty           -0.149    98.994    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.637    98.357    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.357    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[12]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.149    98.999    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.362    sig_gen/pwm_gen/count/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.362    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.113ns (39.651%)  route 1.694ns (60.349%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           1.126     0.750    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124     0.874 r  sig_gen/pwm_gen/count/int_counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.874    sig_gen/pwm_gen/count/int_counter0_carry_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.250 r  sig_gen/pwm_gen/count/int_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.250    sig_gen/pwm_gen/count/int_counter0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.407 r  sig_gen/pwm_gen/count/int_counter0_carry__0/CO[1]
                         net (fo=16, routed)          0.568     1.975    sig_gen/pwm_gen/count/int_counter0_carry__0_n_2
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          1.593    98.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[13]/C
                         clock pessimism              0.575    99.148    
                         clock uncertainty           -0.149    98.999    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.637    98.362    sig_gen/pwm_gen/count/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.362    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[11]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[11]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_4
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[11]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.312    sig_gen/pwm_gen/count/int_counter_reg[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[3]/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.319    sig_gen/pwm_gen/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.311    sig_gen/pwm_gen/count/int_counter_reg[7]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[7]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.318    sig_gen/pwm_gen/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[15]/Q
                         net (fo=4, routed)           0.120    -0.309    sig_gen/pwm_gen/count/int_counter_reg[15]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[4]/Q
                         net (fo=4, routed)           0.117    -0.314    sig_gen/pwm_gen/count/int_counter_reg[4]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[4]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.318    sig_gen/pwm_gen/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.312    sig_gen/pwm_gen/count/int_counter_reg[8]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_7
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[8]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[10]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[8]_i_1_n_5
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.864    -0.809    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y77          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[10]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.594    -0.570    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sig_gen/pwm_gen/count/int_counter_reg[14]/Q
                         net (fo=4, routed)           0.122    -0.308    sig_gen/pwm_gen/count/int_counter_reg[14]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  sig_gen/pwm_gen/count/int_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    sig_gen/pwm_gen/count/int_counter_reg[12]_i_1_n_5
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.865    -0.808    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y78          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[14]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.149    -0.421    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.316    sig_gen/pwm_gen/count/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.592    -0.572    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sig_gen/pwm_gen/count/int_counter_reg[6]/Q
                         net (fo=4, routed)           0.122    -0.310    sig_gen/pwm_gen/count/int_counter_reg[6]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  sig_gen/pwm_gen/count/int_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    sig_gen/pwm_gen/count/int_counter_reg[4]_i_1_n_5
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.862    -0.811    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y76          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[6]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.318    sig_gen/pwm_gen/count/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sig_gen/pwm_gen/count/int_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sig_gen/pwm_gen/count/int_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.591    -0.573    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sig_gen/pwm_gen/count/int_counter_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.311    sig_gen/pwm_gen/count/int_counter_reg[2]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  sig_gen/pwm_gen/count/int_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    sig_gen/pwm_gen/count/int_counter_reg[0]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sig_gen/clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sig_gen/clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sig_gen/clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sig_gen/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sig_gen/clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sig_gen/clock/inst/clkout1_buf/O
                         net (fo=16, routed)          0.861    -0.812    sig_gen/pwm_gen/count/clk_out1
    SLICE_X1Y75          FDRE                                         r  sig_gen/pwm_gen/count/int_counter_reg[2]/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.319    sig_gen/pwm_gen/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.119    





