package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for sincGovaluate kernel
var sincGovaluate_code cu.Function

// Stores the arguments for sincGovaluate kernel invocation
type sincGovaluate_args_t struct {
	arg_value unsafe.Pointer
	arg_N     int
	argptr    [2]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for sincGovaluate kernel invocation
var sincGovaluate_args sincGovaluate_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	sincGovaluate_args.argptr[0] = unsafe.Pointer(&sincGovaluate_args.arg_value)
	sincGovaluate_args.argptr[1] = unsafe.Pointer(&sincGovaluate_args.arg_N)
}

// Wrapper for sincGovaluate CUDA kernel, asynchronous.
func k_sincGovaluate_async(value unsafe.Pointer, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("sincGovaluate")
	}

	sincGovaluate_args.Lock()
	defer sincGovaluate_args.Unlock()

	if sincGovaluate_code == 0 {
		sincGovaluate_code = fatbinLoad(sincGovaluate_map, "sincGovaluate")
	}

	sincGovaluate_args.arg_value = value
	sincGovaluate_args.arg_N = N

	args := sincGovaluate_args.argptr[:]
	cu.LaunchKernel(sincGovaluate_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("sincGovaluate")
	}
}

// maps compute capability on PTX code for sincGovaluate kernel.
var sincGovaluate_map = map[int]string{0: "",
	50: sincGovaluate_ptx_50,
	52: sincGovaluate_ptx_52,
	53: sincGovaluate_ptx_53,
	60: sincGovaluate_ptx_60,
	61: sincGovaluate_ptx_61,
	62: sincGovaluate_ptx_62,
	70: sincGovaluate_ptx_70,
	72: sincGovaluate_ptx_72,
	75: sincGovaluate_ptx_75,
	80: sincGovaluate_ptx_80}

// sincGovaluate PTX code for various compute capabilities.
const (
	sincGovaluate_ptx_50 = `
.version 8.4
.target sm_50
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r60, %f17;
	cvt.rn.f32.s32 	%f18, %r60;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r60, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	bfe.u32 	%r28, %r3, 23, 8;
	add.s32 	%r4, %r28, -128;
	shl.b32 	%r29, %r3, 8;
	or.b32  	%r5, %r29, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r57, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r30, [%rd24];
	mad.wide.u32 	%rd15, %r30, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r57, %r57, 1;
	setp.ne.s32 	%p5, %r57, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r31, 4;
	sub.s32 	%r9, %r31, %r6;
	mov.u32 	%r32, 6;
	sub.s32 	%r33, %r32, %r6;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r58, [%rd17];
	ld.local.u32 	%r59, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r34, 32;
	sub.s32 	%r35, %r34, %r12;
	shr.u32 	%r36, %r59, %r35;
	shl.b32 	%r37, %r58, %r12;
	add.s32 	%r58, %r36, %r37;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r38, [%rd19];
	shr.u32 	%r39, %r38, %r35;
	shl.b32 	%r40, %r59, %r12;
	add.s32 	%r59, %r39, %r40;

$L__BB0_8:
	and.b32  	%r41, %r3, -2147483648;
	shr.u32 	%r42, %r59, 30;
	shl.b32 	%r43, %r58, 2;
	or.b32  	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 31;
	shr.u32 	%r46, %r58, 30;
	add.s32 	%r47, %r45, %r46;
	neg.s32 	%r48, %r47;
	setp.eq.s32 	%p7, %r41, 0;
	selp.b32 	%r60, %r47, %r48, %p7;
	setp.ne.s32 	%p8, %r45, 0;
	xor.b32  	%r49, %r41, -2147483648;
	selp.b32 	%r50, %r49, %r41, %p8;
	selp.b32 	%r51, -1, 0, %p8;
	xor.b32  	%r52, %r44, %r51;
	shl.b32 	%r53, %r59, 2;
	xor.b32  	%r54, %r53, %r51;
	cvt.u64.u32 	%rd20, %r52;
	cvt.u64.u32 	%rd21, %r54;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r50, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r60, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r56, %r60, 2;
	setp.eq.s32 	%p12, %r56, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_52 = `
.version 8.4
.target sm_52
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r60, %f17;
	cvt.rn.f32.s32 	%f18, %r60;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r60, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	bfe.u32 	%r28, %r3, 23, 8;
	add.s32 	%r4, %r28, -128;
	shl.b32 	%r29, %r3, 8;
	or.b32  	%r5, %r29, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r57, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r30, [%rd24];
	mad.wide.u32 	%rd15, %r30, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r57, %r57, 1;
	setp.ne.s32 	%p5, %r57, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r31, 4;
	sub.s32 	%r9, %r31, %r6;
	mov.u32 	%r32, 6;
	sub.s32 	%r33, %r32, %r6;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r58, [%rd17];
	ld.local.u32 	%r59, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r34, 32;
	sub.s32 	%r35, %r34, %r12;
	shr.u32 	%r36, %r59, %r35;
	shl.b32 	%r37, %r58, %r12;
	add.s32 	%r58, %r36, %r37;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r38, [%rd19];
	shr.u32 	%r39, %r38, %r35;
	shl.b32 	%r40, %r59, %r12;
	add.s32 	%r59, %r39, %r40;

$L__BB0_8:
	and.b32  	%r41, %r3, -2147483648;
	shr.u32 	%r42, %r59, 30;
	shl.b32 	%r43, %r58, 2;
	or.b32  	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 31;
	shr.u32 	%r46, %r58, 30;
	add.s32 	%r47, %r45, %r46;
	neg.s32 	%r48, %r47;
	setp.eq.s32 	%p7, %r41, 0;
	selp.b32 	%r60, %r47, %r48, %p7;
	setp.ne.s32 	%p8, %r45, 0;
	xor.b32  	%r49, %r41, -2147483648;
	selp.b32 	%r50, %r49, %r41, %p8;
	selp.b32 	%r51, -1, 0, %p8;
	xor.b32  	%r52, %r44, %r51;
	shl.b32 	%r53, %r59, 2;
	xor.b32  	%r54, %r53, %r51;
	cvt.u64.u32 	%rd20, %r52;
	cvt.u64.u32 	%rd21, %r54;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r50, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r60, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r56, %r60, 2;
	setp.eq.s32 	%p12, %r56, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_53 = `
.version 8.4
.target sm_53
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r60, %f17;
	cvt.rn.f32.s32 	%f18, %r60;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r60, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	bfe.u32 	%r28, %r3, 23, 8;
	add.s32 	%r4, %r28, -128;
	shl.b32 	%r29, %r3, 8;
	or.b32  	%r5, %r29, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r57, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r30, [%rd24];
	mad.wide.u32 	%rd15, %r30, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r57, %r57, 1;
	setp.ne.s32 	%p5, %r57, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r31, 4;
	sub.s32 	%r9, %r31, %r6;
	mov.u32 	%r32, 6;
	sub.s32 	%r33, %r32, %r6;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r58, [%rd17];
	ld.local.u32 	%r59, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r34, 32;
	sub.s32 	%r35, %r34, %r12;
	shr.u32 	%r36, %r59, %r35;
	shl.b32 	%r37, %r58, %r12;
	add.s32 	%r58, %r36, %r37;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r38, [%rd19];
	shr.u32 	%r39, %r38, %r35;
	shl.b32 	%r40, %r59, %r12;
	add.s32 	%r59, %r39, %r40;

$L__BB0_8:
	and.b32  	%r41, %r3, -2147483648;
	shr.u32 	%r42, %r59, 30;
	shl.b32 	%r43, %r58, 2;
	or.b32  	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 31;
	shr.u32 	%r46, %r58, 30;
	add.s32 	%r47, %r45, %r46;
	neg.s32 	%r48, %r47;
	setp.eq.s32 	%p7, %r41, 0;
	selp.b32 	%r60, %r47, %r48, %p7;
	setp.ne.s32 	%p8, %r45, 0;
	xor.b32  	%r49, %r41, -2147483648;
	selp.b32 	%r50, %r49, %r41, %p8;
	selp.b32 	%r51, -1, 0, %p8;
	xor.b32  	%r52, %r44, %r51;
	shl.b32 	%r53, %r59, 2;
	xor.b32  	%r54, %r53, %r51;
	cvt.u64.u32 	%rd20, %r52;
	cvt.u64.u32 	%rd21, %r54;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r50, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r60, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r56, %r60, 2;
	setp.eq.s32 	%p12, %r56, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_60 = `
.version 8.4
.target sm_60
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r60, %f17;
	cvt.rn.f32.s32 	%f18, %r60;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r60, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	bfe.u32 	%r28, %r3, 23, 8;
	add.s32 	%r4, %r28, -128;
	shl.b32 	%r29, %r3, 8;
	or.b32  	%r5, %r29, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r57, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r30, [%rd24];
	mad.wide.u32 	%rd15, %r30, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r57, %r57, 1;
	setp.ne.s32 	%p5, %r57, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r31, 4;
	sub.s32 	%r9, %r31, %r6;
	mov.u32 	%r32, 6;
	sub.s32 	%r33, %r32, %r6;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r58, [%rd17];
	ld.local.u32 	%r59, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r34, 32;
	sub.s32 	%r35, %r34, %r12;
	shr.u32 	%r36, %r59, %r35;
	shl.b32 	%r37, %r58, %r12;
	add.s32 	%r58, %r36, %r37;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r38, [%rd19];
	shr.u32 	%r39, %r38, %r35;
	shl.b32 	%r40, %r59, %r12;
	add.s32 	%r59, %r39, %r40;

$L__BB0_8:
	and.b32  	%r41, %r3, -2147483648;
	shr.u32 	%r42, %r59, 30;
	shl.b32 	%r43, %r58, 2;
	or.b32  	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 31;
	shr.u32 	%r46, %r58, 30;
	add.s32 	%r47, %r45, %r46;
	neg.s32 	%r48, %r47;
	setp.eq.s32 	%p7, %r41, 0;
	selp.b32 	%r60, %r47, %r48, %p7;
	setp.ne.s32 	%p8, %r45, 0;
	xor.b32  	%r49, %r41, -2147483648;
	selp.b32 	%r50, %r49, %r41, %p8;
	selp.b32 	%r51, -1, 0, %p8;
	xor.b32  	%r52, %r44, %r51;
	shl.b32 	%r53, %r59, 2;
	xor.b32  	%r54, %r53, %r51;
	cvt.u64.u32 	%rd20, %r52;
	cvt.u64.u32 	%rd21, %r54;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r50, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r60, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r56, %r60, 2;
	setp.eq.s32 	%p12, %r56, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_61 = `
.version 8.4
.target sm_61
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r60, %f17;
	cvt.rn.f32.s32 	%f18, %r60;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r60, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	bfe.u32 	%r28, %r3, 23, 8;
	add.s32 	%r4, %r28, -128;
	shl.b32 	%r29, %r3, 8;
	or.b32  	%r5, %r29, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r57, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r30, [%rd24];
	mad.wide.u32 	%rd15, %r30, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r57, %r57, 1;
	setp.ne.s32 	%p5, %r57, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r31, 4;
	sub.s32 	%r9, %r31, %r6;
	mov.u32 	%r32, 6;
	sub.s32 	%r33, %r32, %r6;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r58, [%rd17];
	ld.local.u32 	%r59, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r34, 32;
	sub.s32 	%r35, %r34, %r12;
	shr.u32 	%r36, %r59, %r35;
	shl.b32 	%r37, %r58, %r12;
	add.s32 	%r58, %r36, %r37;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r38, [%rd19];
	shr.u32 	%r39, %r38, %r35;
	shl.b32 	%r40, %r59, %r12;
	add.s32 	%r59, %r39, %r40;

$L__BB0_8:
	and.b32  	%r41, %r3, -2147483648;
	shr.u32 	%r42, %r59, 30;
	shl.b32 	%r43, %r58, 2;
	or.b32  	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 31;
	shr.u32 	%r46, %r58, 30;
	add.s32 	%r47, %r45, %r46;
	neg.s32 	%r48, %r47;
	setp.eq.s32 	%p7, %r41, 0;
	selp.b32 	%r60, %r47, %r48, %p7;
	setp.ne.s32 	%p8, %r45, 0;
	xor.b32  	%r49, %r41, -2147483648;
	selp.b32 	%r50, %r49, %r41, %p8;
	selp.b32 	%r51, -1, 0, %p8;
	xor.b32  	%r52, %r44, %r51;
	shl.b32 	%r53, %r59, 2;
	xor.b32  	%r54, %r53, %r51;
	cvt.u64.u32 	%rd20, %r52;
	cvt.u64.u32 	%rd21, %r54;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r50, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r60, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r56, %r60, 2;
	setp.eq.s32 	%p12, %r56, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_62 = `
.version 8.4
.target sm_62
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r60, %f17;
	cvt.rn.f32.s32 	%f18, %r60;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r60, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	bfe.u32 	%r28, %r3, 23, 8;
	add.s32 	%r4, %r28, -128;
	shl.b32 	%r29, %r3, 8;
	or.b32  	%r5, %r29, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r57, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r30, [%rd24];
	mad.wide.u32 	%rd15, %r30, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r57, %r57, 1;
	setp.ne.s32 	%p5, %r57, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r31, 4;
	sub.s32 	%r9, %r31, %r6;
	mov.u32 	%r32, 6;
	sub.s32 	%r33, %r32, %r6;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r58, [%rd17];
	ld.local.u32 	%r59, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r34, 32;
	sub.s32 	%r35, %r34, %r12;
	shr.u32 	%r36, %r59, %r35;
	shl.b32 	%r37, %r58, %r12;
	add.s32 	%r58, %r36, %r37;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r38, [%rd19];
	shr.u32 	%r39, %r38, %r35;
	shl.b32 	%r40, %r59, %r12;
	add.s32 	%r59, %r39, %r40;

$L__BB0_8:
	and.b32  	%r41, %r3, -2147483648;
	shr.u32 	%r42, %r59, 30;
	shl.b32 	%r43, %r58, 2;
	or.b32  	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 31;
	shr.u32 	%r46, %r58, 30;
	add.s32 	%r47, %r45, %r46;
	neg.s32 	%r48, %r47;
	setp.eq.s32 	%p7, %r41, 0;
	selp.b32 	%r60, %r47, %r48, %p7;
	setp.ne.s32 	%p8, %r45, 0;
	xor.b32  	%r49, %r41, -2147483648;
	selp.b32 	%r50, %r49, %r41, %p8;
	selp.b32 	%r51, -1, 0, %p8;
	xor.b32  	%r52, %r44, %r51;
	shl.b32 	%r53, %r59, 2;
	xor.b32  	%r54, %r53, %r51;
	cvt.u64.u32 	%rd20, %r52;
	cvt.u64.u32 	%rd21, %r54;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r50, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r60, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r56, %r60, 2;
	setp.eq.s32 	%p12, %r56, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_70 = `
.version 8.4
.target sm_70
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<62>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r61, %f17;
	cvt.rn.f32.s32 	%f18, %r61;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r61, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	shr.u32 	%r28, %r3, 23;
	and.b32  	%r29, %r28, 255;
	add.s32 	%r4, %r29, -128;
	shl.b32 	%r30, %r3, 8;
	or.b32  	%r5, %r30, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r58, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r31, [%rd24];
	mad.wide.u32 	%rd15, %r31, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r58, %r58, 1;
	setp.ne.s32 	%p5, %r58, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r32, 4;
	sub.s32 	%r9, %r32, %r6;
	mov.u32 	%r33, 6;
	sub.s32 	%r34, %r33, %r6;
	mul.wide.s32 	%rd16, %r34, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r59, [%rd17];
	ld.local.u32 	%r60, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r35, 32;
	sub.s32 	%r36, %r35, %r12;
	shr.u32 	%r37, %r60, %r36;
	shl.b32 	%r38, %r59, %r12;
	add.s32 	%r59, %r37, %r38;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r39, [%rd19];
	shr.u32 	%r40, %r39, %r36;
	shl.b32 	%r41, %r60, %r12;
	add.s32 	%r60, %r40, %r41;

$L__BB0_8:
	and.b32  	%r42, %r3, -2147483648;
	shr.u32 	%r43, %r60, 30;
	shl.b32 	%r44, %r59, 2;
	or.b32  	%r45, %r43, %r44;
	shr.u32 	%r46, %r45, 31;
	shr.u32 	%r47, %r59, 30;
	add.s32 	%r48, %r46, %r47;
	neg.s32 	%r49, %r48;
	setp.eq.s32 	%p7, %r42, 0;
	selp.b32 	%r61, %r48, %r49, %p7;
	setp.ne.s32 	%p8, %r46, 0;
	xor.b32  	%r50, %r42, -2147483648;
	selp.b32 	%r51, %r50, %r42, %p8;
	selp.b32 	%r52, -1, 0, %p8;
	xor.b32  	%r53, %r45, %r52;
	shl.b32 	%r54, %r60, 2;
	xor.b32  	%r55, %r54, %r52;
	cvt.u64.u32 	%rd20, %r53;
	cvt.u64.u32 	%rd21, %r55;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r51, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r61, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r57, %r61, 2;
	setp.eq.s32 	%p12, %r57, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_72 = `
.version 8.4
.target sm_72
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<62>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r61, %f17;
	cvt.rn.f32.s32 	%f18, %r61;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r61, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	shr.u32 	%r28, %r3, 23;
	and.b32  	%r29, %r28, 255;
	add.s32 	%r4, %r29, -128;
	shl.b32 	%r30, %r3, 8;
	or.b32  	%r5, %r30, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r58, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r31, [%rd24];
	mad.wide.u32 	%rd15, %r31, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r58, %r58, 1;
	setp.ne.s32 	%p5, %r58, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r32, 4;
	sub.s32 	%r9, %r32, %r6;
	mov.u32 	%r33, 6;
	sub.s32 	%r34, %r33, %r6;
	mul.wide.s32 	%rd16, %r34, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r59, [%rd17];
	ld.local.u32 	%r60, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r35, 32;
	sub.s32 	%r36, %r35, %r12;
	shr.u32 	%r37, %r60, %r36;
	shl.b32 	%r38, %r59, %r12;
	add.s32 	%r59, %r37, %r38;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r39, [%rd19];
	shr.u32 	%r40, %r39, %r36;
	shl.b32 	%r41, %r60, %r12;
	add.s32 	%r60, %r40, %r41;

$L__BB0_8:
	and.b32  	%r42, %r3, -2147483648;
	shr.u32 	%r43, %r60, 30;
	shl.b32 	%r44, %r59, 2;
	or.b32  	%r45, %r43, %r44;
	shr.u32 	%r46, %r45, 31;
	shr.u32 	%r47, %r59, 30;
	add.s32 	%r48, %r46, %r47;
	neg.s32 	%r49, %r48;
	setp.eq.s32 	%p7, %r42, 0;
	selp.b32 	%r61, %r48, %r49, %p7;
	setp.ne.s32 	%p8, %r46, 0;
	xor.b32  	%r50, %r42, -2147483648;
	selp.b32 	%r51, %r50, %r42, %p8;
	selp.b32 	%r52, -1, 0, %p8;
	xor.b32  	%r53, %r45, %r52;
	shl.b32 	%r54, %r60, 2;
	xor.b32  	%r55, %r54, %r52;
	cvt.u64.u32 	%rd20, %r53;
	cvt.u64.u32 	%rd21, %r55;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r51, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r61, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r57, %r61, 2;
	setp.eq.s32 	%p12, %r57, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_75 = `
.version 8.4
.target sm_75
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<62>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r61, %f17;
	cvt.rn.f32.s32 	%f18, %r61;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r61, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	shr.u32 	%r28, %r3, 23;
	and.b32  	%r29, %r28, 255;
	add.s32 	%r4, %r29, -128;
	shl.b32 	%r30, %r3, 8;
	or.b32  	%r5, %r30, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r58, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r31, [%rd24];
	mad.wide.u32 	%rd15, %r31, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r58, %r58, 1;
	setp.ne.s32 	%p5, %r58, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r32, 4;
	sub.s32 	%r9, %r32, %r6;
	mov.u32 	%r33, 6;
	sub.s32 	%r34, %r33, %r6;
	mul.wide.s32 	%rd16, %r34, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r59, [%rd17];
	ld.local.u32 	%r60, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r35, 32;
	sub.s32 	%r36, %r35, %r12;
	shr.u32 	%r37, %r60, %r36;
	shl.b32 	%r38, %r59, %r12;
	add.s32 	%r59, %r37, %r38;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r39, [%rd19];
	shr.u32 	%r40, %r39, %r36;
	shl.b32 	%r41, %r60, %r12;
	add.s32 	%r60, %r40, %r41;

$L__BB0_8:
	and.b32  	%r42, %r3, -2147483648;
	shr.u32 	%r43, %r60, 30;
	shl.b32 	%r44, %r59, 2;
	or.b32  	%r45, %r43, %r44;
	shr.u32 	%r46, %r45, 31;
	shr.u32 	%r47, %r59, 30;
	add.s32 	%r48, %r46, %r47;
	neg.s32 	%r49, %r48;
	setp.eq.s32 	%p7, %r42, 0;
	selp.b32 	%r61, %r48, %r49, %p7;
	setp.ne.s32 	%p8, %r46, 0;
	xor.b32  	%r50, %r42, -2147483648;
	selp.b32 	%r51, %r50, %r42, %p8;
	selp.b32 	%r52, -1, 0, %p8;
	xor.b32  	%r53, %r45, %r52;
	shl.b32 	%r54, %r60, 2;
	xor.b32  	%r55, %r54, %r52;
	cvt.u64.u32 	%rd20, %r53;
	cvt.u64.u32 	%rd21, %r55;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r51, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r61, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r57, %r61, 2;
	setp.eq.s32 	%p12, %r57, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
	sincGovaluate_ptx_80 = `
.version 8.4
.target sm_80
.address_size 64

	// .globl	sincGovaluate
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry sincGovaluate(
	.param .u64 sincGovaluate_param_0,
	.param .u32 sincGovaluate_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<62>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd9, [sincGovaluate_param_0];
	ld.param.u32 	%r20, [sincGovaluate_param_1];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32 	%p1, %r1, %r20;
	@%p1 bra 	$L__BB0_16;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.f32 	%f1, [%rd2];
	abs.f32 	%f2, %f1;
	setp.lt.f32 	%p2, %f2, 0f33D6BF95;
	mov.f32 	%f41, 0f3F800000;
	@%p2 bra 	$L__BB0_15;

	mul.f32 	%f17, %f1, 0f3F22F983;
	cvt.rni.s32.f32 	%r61, %f17;
	cvt.rn.f32.s32 	%f18, %r61;
	mov.f32 	%f19, 0fBFC90FDA;
	fma.rn.f32 	%f20, %f18, %f19, %f1;
	mov.f32 	%f21, 0fB3A22168;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mov.f32 	%f23, 0fA7C234C5;
	fma.rn.f32 	%f38, %f18, %f23, %f22;
	setp.ltu.f32 	%p3, %f2, 0f47CE4780;
	@%p3 bra 	$L__BB0_10;

	setp.eq.f32 	%p4, %f2, 0f7F800000;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	mov.f32 	%f26, 0f00000000;
	mul.rn.f32 	%f38, %f1, %f26;
	mov.u32 	%r61, 0;
	bra.uni 	$L__BB0_10;

$L__BB0_4:
	mov.b32 	%r3, %f1;
	shr.u32 	%r28, %r3, 23;
	and.b32  	%r29, %r28, 255;
	add.s32 	%r4, %r29, -128;
	shl.b32 	%r30, %r3, 8;
	or.b32  	%r5, %r30, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd25, 0;
	mov.u32 	%r58, 0;
	mov.u64 	%rd24, __cudart_i2opi_f;
	mov.u64 	%rd23, %rd1;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r31, [%rd24];
	mad.wide.u32 	%rd15, %r31, %r5, %rd25;
	shr.u64 	%rd25, %rd15, 32;
	st.local.u32 	[%rd23], %rd15;
	add.s64 	%rd24, %rd24, 4;
	add.s64 	%rd23, %rd23, 4;
	add.s32 	%r58, %r58, 1;
	setp.ne.s32 	%p5, %r58, 6;
	@%p5 bra 	$L__BB0_5;

	st.local.u32 	[%rd1+24], %rd25;
	mov.u32 	%r32, 4;
	sub.s32 	%r9, %r32, %r6;
	mov.u32 	%r33, 6;
	sub.s32 	%r34, %r33, %r6;
	mul.wide.s32 	%rd16, %r34, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.local.u32 	%r59, [%rd17];
	ld.local.u32 	%r60, [%rd17+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_8;

	mov.u32 	%r35, 32;
	sub.s32 	%r36, %r35, %r12;
	shr.u32 	%r37, %r60, %r36;
	shl.b32 	%r38, %r59, %r12;
	add.s32 	%r59, %r37, %r38;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.u32 	%r39, [%rd19];
	shr.u32 	%r40, %r39, %r36;
	shl.b32 	%r41, %r60, %r12;
	add.s32 	%r60, %r40, %r41;

$L__BB0_8:
	and.b32  	%r42, %r3, -2147483648;
	shr.u32 	%r43, %r60, 30;
	shl.b32 	%r44, %r59, 2;
	or.b32  	%r45, %r43, %r44;
	shr.u32 	%r46, %r45, 31;
	shr.u32 	%r47, %r59, 30;
	add.s32 	%r48, %r46, %r47;
	neg.s32 	%r49, %r48;
	setp.eq.s32 	%p7, %r42, 0;
	selp.b32 	%r61, %r48, %r49, %p7;
	setp.ne.s32 	%p8, %r46, 0;
	xor.b32  	%r50, %r42, -2147483648;
	selp.b32 	%r51, %r50, %r42, %p8;
	selp.b32 	%r52, -1, 0, %p8;
	xor.b32  	%r53, %r45, %r52;
	shl.b32 	%r54, %r60, 2;
	xor.b32  	%r55, %r54, %r52;
	cvt.u64.u32 	%rd20, %r53;
	cvt.u64.u32 	%rd21, %r55;
	bfi.b64 	%rd22, %rd20, %rd21, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd22;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f24, %fd2;
	setp.eq.s32 	%p9, %r51, 0;
	neg.f32 	%f25, %f24;
	selp.f32 	%f38, %f24, %f25, %p9;

$L__BB0_10:
	and.b32  	%r19, %r61, 1;
	setp.eq.s32 	%p10, %r19, 0;
	selp.f32 	%f7, %f38, 0f3F800000, %p10;
	mul.rn.f32 	%f8, %f38, %f38;
	mov.f32 	%f39, 0fB94D4153;
	@%p10 bra 	$L__BB0_12;

	mov.f32 	%f28, 0fBAB607ED;
	mov.f32 	%f29, 0f37CBAC00;
	fma.rn.f32 	%f39, %f29, %f8, %f28;

$L__BB0_12:
	selp.f32 	%f30, 0f3C0885E4, 0f3D2AAABB, %p10;
	fma.rn.f32 	%f31, %f39, %f8, %f30;
	selp.f32 	%f32, 0fBE2AAAA8, 0fBEFFFFFF, %p10;
	fma.rn.f32 	%f33, %f31, %f8, %f32;
	mov.f32 	%f34, 0f00000000;
	fma.rn.f32 	%f35, %f8, %f7, %f34;
	fma.rn.f32 	%f40, %f33, %f35, %f7;
	and.b32  	%r57, %r61, 2;
	setp.eq.s32 	%p12, %r57, 0;
	@%p12 bra 	$L__BB0_14;

	mov.f32 	%f37, 0fBF800000;
	fma.rn.f32 	%f40, %f40, %f37, %f34;

$L__BB0_14:
	div.rn.f32 	%f41, %f40, %f1;

$L__BB0_15:
	st.global.f32 	[%rd2], %f41;

$L__BB0_16:
	ret;

}

`
)
