// Seed: 1732764123
module module_0 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    output wire id_3,
    output supply0 id_4,
    input wire id_5,
    output uwire id_6,
    output supply1 id_7,
    output uwire id_8,
    output tri0 id_9,
    input wor id_10
);
  assign id_4 = -1'h0;
  wire id_12;
  parameter id_13 = 1;
  logic id_14;
  ;
  tri id_15 = -1'h0 || -1 + 1;
endmodule
module module_1 #(
    parameter id_20 = 32'd48,
    parameter id_22 = 32'd3
) (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wor id_6,
    output tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri1 id_15,
    input tri id_16,
    input wor id_17,
    output tri1 id_18,
    input uwire id_19,
    output tri _id_20
);
  logic _id_22;
  assign id_6 = 1;
  wire [-1 : -1] id_23;
  assign id_0 = 1 & 1 & 1;
  wire [1 : -1 'b0] id_24;
  assign id_14 = 1;
  logic [id_20 : 1] id_25;
  wire id_26[id_22 : 1];
  wire [-1 : -1 'b0] id_27;
  assign id_27 = id_4;
  tri id_28, id_29 = 1 - -1'b0;
  assign id_25 = -1;
  assign id_11 = id_10;
  module_0 modCall_1 (
      id_19,
      id_16,
      id_10,
      id_11,
      id_14,
      id_19,
      id_11,
      id_14,
      id_18,
      id_7,
      id_17
  );
endmodule
