#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 20 20:05:07 2021
# Process ID: 1204
# Current directory: D:/6 pipelinemips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13280 D:\6 pipelinemips\pipelinemips.xpr
# Log file: D:/6 pipelinemips/vivado.log
# Journal file: D:/6 pipelinemips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/6 pipelinemips/pipelinemips.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run irom_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: XXXXXXXX
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/Xilinx/Vivado/2019.2/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'irom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'irom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
[Tue Apr 20 20:06:53 2021] Launched irom_synth_1...
Run output will be captured here: D:/6 pipelinemips/pipelinemips.runs/irom_synth_1/runme.log
[Tue Apr 20 20:06:53 2021] Launched synth_1...
Run output will be captured here: D:/6 pipelinemips/pipelinemips.runs/synth_1/runme.log
generate_target Simulation [get_files {D:/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/6'
WARNING: [Vivado 12-818] No files matched 'pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci'
export_ip_user_files -of_objects [get_files {D:/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/6'
WARNING: [Vivado 12-818] No files matched 'pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci'
export_simulation -of_objects [get_files {{D:/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}}] -directory {D:/6 pipelinemips/pipelinemips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/6 pipelinemips/pipelinemips.ip_user_files} -ipstatic_source_dir {D:/6 pipelinemips/pipelinemips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/modelsim} {questa=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/questa} {riviera=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/riviera} {activehdl=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/irom.mif'
INFO: [SIM-utils-43] Exported 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xelab -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {{D:/6 pipelinemips/simu_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/6 pipelinemips/simu_behav.wcfg}
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in simu.test.irom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in simu.test.irom.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.176 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/6 pipelinemips/pipelinemips.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Apr 20 20:22:45 2021] Launched synth_1...
Run output will be captured here: D:/6 pipelinemips/pipelinemips.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {D:/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/6'
WARNING: [Vivado 12-818] No files matched 'pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci'
export_ip_user_files -of_objects [get_files {D:/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/6'
WARNING: [Vivado 12-818] No files matched 'pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci'
export_simulation -of_objects [get_files {{D:/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}}] -directory {D:/6 pipelinemips/pipelinemips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/6 pipelinemips/pipelinemips.ip_user_files} -ipstatic_source_dir {D:/6 pipelinemips/pipelinemips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/modelsim} {questa=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/questa} {riviera=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/riviera} {activehdl=D:/6 pipelinemips/pipelinemips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/irom.mif'
INFO: [SIM-utils-43] Exported 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xelab -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {{D:/6 pipelinemips/simu_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/6 pipelinemips/simu_behav.wcfg}
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in simu.test.irom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in simu.test.irom.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 20 20:24:48 2021...
