# ğŸš€ STM32 Register Programming Guide

> **HÆ°á»›ng dáº«n láº­p trÃ¬nh STM32 á»Ÿ má»©c thanh ghi (Register Level)**

## ğŸ“– CÃ¡ch há»c hiá»‡u quáº£

ğŸ¯ **BÆ°á»›c 01:** Config toÃ n bá»™ láº¡i thanh ghi  
ğŸ¯ **BÆ°á»›c 02:** Cáº§n dÃ¹ng gÃ¬ thÃ¬ tÃ¬m hiá»ƒu cÃ¡i Ä‘Ã³

## ğŸ“š Má»¥c lá»¥c

| ğŸ“‚ **CHÆ¯Æ NG** | ğŸ“ **Ná»˜I DUNG** | ğŸ” **MÃ” Táº¢** |
|:-------------:|:---------------:|:-------------|
| **00** | GIá»šI THIá»†U | Kiáº¿n thá»©c cÆ¡ báº£n vá» thanh ghi |
| **01** | TÃ€I LIá»†U | Pháº§n má»m vÃ  tÃ i liá»‡u tham kháº£o |
| **02** | MEMORY | Memory map vÃ  Ä‘á»‹a chá»‰ |
| **03** | RCC | Reset vÃ  Clock Control |
| **04** | GPIO | General Purpose Input/Output |
| **05** | AFIO | Alternate Function I/O |
| **06** | EXTI | External Interrupt |
| **07** | TIMER | Timer/Counter |
| **08** | ADC | Analog to Digital Converter |
| **09** | UART | Universal Asynchronous Receiver/Transmitter |
| **10** | SPI | Serial Peripheral Interface |
| **11** | I2C | Inter-Integrated Circuit |
| **12** | USB | Universal Serial Bus |
| **13** | USB-CDC | USB Communication Device Class |
| **14** | Linker | Linker Script |
| **15** | Startup | Startup Code |
| **16** | MakeFile | Build System |

---

## ğŸ ChÆ°Æ¡ng 00: Kiáº¿n thá»©c cÆ¡ báº£n vá» thanh ghi

### ğŸ”§ CÃ¡c kiáº¿n trÃºc vi Ä‘iá»u khiá»ƒn phá»• biáº¿n

| ğŸ·ï¸ **Loáº¡i** | ğŸ”§ **Vi Ä‘iá»u khiá»ƒn** | ğŸ“Š **Äáº·c Ä‘iá»ƒm** |
|:----------:|:------------------:|:---------------|
| **ARM** | STM32 | Core ARM Cortex-M3/M4 |
| **8051** | AT89S52 | Kiáº¿n trÃºc 8-bit cá»• Ä‘iá»ƒn |
| **AVR** | ATMEGA | Atmel AVR RISC |
| **PIC** | PIC8, PIC32 | Microchip PIC |
| **RISC** | ESP32 | Dual core RISC-V |

> ğŸ’¡ **STM32** sá»­ dá»¥ng **ARM Cortex-M3** core vá»›i hiá»‡u nÄƒng cao vÃ  tiÃªu thá»¥ Ä‘iá»‡n nÄƒng tháº¥p

### âš¡ Thao tÃ¡c bit cÆ¡ báº£n

#### ğŸ”¸ Set bit lÃªn 1

**NguyÃªn táº¯c:** `Anything OR 1 = 1`

```c
register |= (1 << 3);  // ğŸ¯ Äáº·t bit thá»© 3 lÃªn 1
```

#### ğŸ”¹ Clear bit xuá»‘ng 0

**NguyÃªn táº¯c:** `Anything AND 0 = 0`

```c
register &= ~(1 << 3);  // ğŸ¯ Äáº·t bit thá»© 3 vá» 0
```

### ğŸ—ï¸ Union - Quáº£n lÃ½ bit hiá»‡u quáº£

> **Æ¯u Ä‘iá»ƒm:**
>
> - âœ… Tiáº¿t kiá»‡m bá»™ nhá»›  
> - âœ… Dá»… dÃ ng quáº£n lÃ½ tá»«ng bit

**VÃ­ dá»¥:**

```c
typedef union {
    uint8_t REG;          // ğŸ“Š Truy cáº­p toÃ n bá»™ 8 bit
    struct {
        uint8_t BIT0: 1;  // ğŸ”¸ Bit 0
        uint8_t BIT1: 1;  // ğŸ”¸ Bit 1
        uint8_t BIT2: 1;  // ğŸ”¸ Bit 2
        uint8_t BIT3: 1;  // ğŸ”¸ Bit 3
        uint8_t BIT4: 1;  // ğŸ”¸ Bit 4
        uint8_t BIT5: 1;  // ğŸ”¸ Bit 5
        uint8_t BIT6: 1;  // ğŸ”¸ Bit 6
        uint8_t BIT7: 1;  // ğŸ”¸ Bit 7
    } BITS;
} __BIT8;

__BIT8 myData;
```

> ğŸ’¡ **CÆ¡ cháº¿ Union:** Khi thay Ä‘á»•i báº¥t ká»³ BIT nÃ o, biáº¿n REG cÅ©ng sáº½ thay Ä‘á»•i vÃ¬ cáº£ REG vÃ  BITS Ä‘á»u trá» Ä‘áº¿n cÃ¹ng vÃ¹ng nhá»›.

### ğŸ¯ Äá»‹nh nghÄ©a con trá» Ä‘áº¿n Ä‘á»‹a chá»‰ cá»¥ thá»ƒ

**VÃ­ dá»¥:** GPIOA cÃ³ Ä‘á»‹a chá»‰ `0x12345678` vá»›i kiá»ƒu dá»¯ liá»‡u `GPIO_Typedef`

```c
#define GPIOA     ((volatile GPIO_TypeDef*) 0x12345678)
```

### ğŸ”’ Tá»« khÃ³a `volatile`

> âš ï¸ **Quan trá»ng:** Khi lÃ m viá»‡c vá»›i pháº§n cá»©ng hoáº·c tÃ i nguyÃªn cÃ³ thá»ƒ thay Ä‘á»•i ngoÃ i táº§m kiá»ƒm soÃ¡t cá»§a chÆ°Æ¡ng trÃ¬nh (nhÆ° thanh ghi vi Ä‘iá»u khiá»ƒn), compiler cÃ³ thá»ƒ tá»‘i Æ°u hÃ³a sai.

**`volatile`** bÃ¡o hiá»‡u cho compiler:

- ğŸš« KhÃ´ng tá»‘i Æ°u hÃ³a biáº¿n nÃ y
- ğŸ”„ Biáº¿n cÃ³ thá»ƒ thay Ä‘á»•i báº¥t cá»© lÃºc nÃ o  
- ğŸ“– LuÃ´n Ä‘á»c giÃ¡ trá»‹ tá»« memory thay vÃ¬ cache

---

## ğŸ“š ChÆ°Æ¡ng 01: TÃ i liá»‡u vÃ  kiáº¿n thá»©c cÆ¡ báº£n

### ğŸ’» Pháº§n má»m cáº§n thiáº¿t

| ğŸ› ï¸ **CÃ´ng cá»¥** | ğŸ”— **Link táº£i** | ğŸ“ **MÃ´ táº£** |
|:-------------:|:-------------:|:-------------|
| **Keil ÂµVision5** | [Download](https://www.keil.com/download/) | IDE chÃ­nh thá»©c cho ARM |
| **STM32CubeMX** | [Download](https://www.st.com/en/development-tools/stm32cubemx.html) | Code generator |
| **STM32CubeIDE** | [Download](https://www.st.com/en/development-tools/stm32cubeide.html) | IDE miá»…n phÃ­ tá»« ST |

### ğŸ“– TÃ i liá»‡u tham kháº£o

| ğŸ“„ **TÃ i liá»‡u** | ğŸ”— **Link** | ğŸ¯ **Má»¥c Ä‘Ã­ch** |
|:-------------:|:----------:|:-------------|
| **Datasheet STM32F1** | [PDF](https://www.st.com/resource/en/datasheet/cd00161566.pdf) | ThÃ´ng sá»‘ ká»¹ thuáº­t |
| **Reference Manual** | [PDF](https://www.st.com/resource/en/reference_manual/rm0008-stm32f101xx-stm32f102xx-stm32f103xx-stm32f105xx-and-stm32f107xx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf) | Chi tiáº¿t thanh ghi |

### ğŸ”§ Pháº§n cá»©ng

#### ğŸ¯ STM32F103C8T6 Development Board

![STM32F103C8T6](image/stm32.png)

**Äáº·c Ä‘iá»ƒm:**

- ğŸš€ ARM Cortex-M3 72MHz
- ğŸ’¾ 64KB Flash, 20KB RAM  
- ğŸ”Œ 37 GPIO pins
- ğŸ’° GiÃ¡ ráº», phá»• biáº¿n

#### ğŸ”Œ ST-Link V2 Programmer

![ST-Link V2](image/stlink.png)

**Chá»©c nÄƒng:**

- ğŸ“¥ Upload code
- ğŸ› Debug real-time
- âš¡ SWD interface

---

## ğŸ—ºï¸ ChÆ°Æ¡ng 02: Memory Mapping

### ğŸ—ºï¸ Memory Map tá»•ng quan

![Memory Map](image/memory.png)

> **STM32F103** cÃ³ kiáº¿n trÃºc von Neumann vá»›i khÃ´ng gian Ä‘á»‹a chá»‰ 32-bit (4GB)

### ğŸ“ Äá»‹a chá»‰ Base vÃ  Offset

**NguyÃªn táº¯c tÃ­nh toÃ¡n:**

```c
Äá»‹a chá»‰ thá»±c táº¿ = Äá»‹a chá»‰ Base + Äá»‹a chá»‰ Offset
```

#### ğŸ¯ VÃ­ dá»¥ minh há»a

**Base Address:**
![Base Address](image/base.png)

**Address Offset:**
![Offset 1](image/offet1.png)
![Offset 2](image/offset2.png)

#### ğŸ’¡ VÃ­ dá»¥ thá»±c táº¿: Thanh ghi CRH cá»§a GPIOA

```c
// ğŸ“ GPIOA Base Address: 0x40010800
// ğŸ“ CRH Offset:         0x04
// â¡ï¸  Äá»‹a chá»‰ CRH:        0x40010800 + 0x04 = 0x40010804

#define GPIOA_BASE    0x40010800
#define CRH_OFFSET    0x04
#define GPIOA_CRH     (GPIOA_BASE + CRH_OFFSET)  // 0x40010804
```

---

## ğŸ’¡ Thá»­ nghiá»‡m: Blink LED vá»›i thanh ghi cÆ¡ báº£n

```c
#include <stdint.h>

//----------ğŸ”§ RCC (Reset and Clock Control)-----------------------------
#define RCC_ADD_BASE      0x40021000UL                    // ğŸ“ RCC Base Address  
#define RCC_ADD_APB2ENR   (RCC_ADD_BASE + 0x18)          // ğŸ“ APB2 Peripheral Clock Enable
#define APB2ENR           (*((volatile uint32_t*)RCC_ADD_APB2ENR))

//----------ğŸ”Œ GPIO (General Purpose I/O)----------------------------
#define GPIOA_ADD_BASE    0x40010800UL                    // ğŸ“ GPIOA Base Address
#define GPIOA_ADD_CRH     (GPIOA_ADD_BASE + 0x04)        // ğŸ“ Port Config Register High  
#define GPIOA_ADD_ODR     (GPIOA_ADD_BASE + 0x0C)        // ğŸ“ Output Data Register
#define GPIOACRH          (*((volatile uint32_t*)GPIOA_ADD_CRH))
#define GPIOODR           (*((volatile uint32_t*)GPIOA_ADD_ODR))

// â° Delay Function
void mDelay(volatile uint32_t time) {
    while(time--);  // ğŸ”„ Simple blocking delay
}

int main() {
    // ğŸš€ Step 1: Enable GPIOA Clock
    APB2ENR = 0x00000004;              // ğŸ”› Enable GPIOA clock (bit 2)
    
    // âš™ï¸  Step 2: Configure PA8 as Output Push-Pull  
    GPIOACRH = 0x00000003;             // ğŸ”§ 50MHz Output Push-Pull mode
    
    // ğŸ” Main Loop: Blink LED
    while(1) {
        GPIOODR |= (1 << 8);           // ğŸ’¡ Turn ON LED (PA8 = HIGH)
        mDelay(1000000);               // â³ Delay ~1s
        
        GPIOODR &= ~(1 << 8);          // ğŸ’¤ Turn OFF LED (PA8 = LOW)  
        mDelay(1000000);               // â³ Delay ~1s
    }
}
```

---

## âš¡ ChÆ°Æ¡ng 03: RCC (Reset and Clock Control)

### ğŸ¯ **Má»¥c tiÃªu chÆ°Æ¡ng nÃ y:**

- ğŸš€ ÄÆ°a clock lÃªn tá»‘i Ä‘a **72MHz**
- ğŸ”› Báº­t clock cho cÃ¡c **GPIO peripherals**  
- âš™ï¸  Hiá»ƒu cÃ¡ch cáº¥u hÃ¬nh **clock tree**

### ğŸ“– **1. Giá»›i thiá»‡u vá» Clock System**

> ğŸ”‹ **Clock** lÃ  "nhá»‹p tim" cá»§a vi Ä‘iá»u khiá»ƒn - khÃ´ng cÃ³ clock thÃ¬ khÃ´ng cÃ³ peripheral nÃ o hoáº¡t Ä‘á»™ng Ä‘Æ°á»£c!

#### âš ï¸ **LÆ°u Ã½ quan trá»ng vá» táº§n sá»‘:**

| ğŸ”§ **Loáº¡i tháº¡ch anh** | âš¡ **Táº§n sá»‘ tá»‘i Ä‘a** | ğŸ“ **Ghi chÃº** |
|:---------------------|:------------------:|:---------------|
| ğŸŒ **Tháº¡ch anh ngoÃ i (HSE)** | **72MHz** | Äá»™ chÃ­nh xÃ¡c cao, á»•n Ä‘á»‹nh |
| ğŸ  **Tháº¡ch anh trong (HSI)** | **64MHz** | Tiá»‡n lá»£i, khÃ´ng cáº§n linh kiá»‡n ngoÃ i |
| ğŸ”„ **Máº·c Ä‘á»‹nh** | **8MHz** | HSI khÃ´ng qua PLL |

### ğŸš€ **2. Cáº¥u hÃ¬nh SystemClock lÃªn 72MHz**

#### ğŸ“Š **SÆ¡ Ä‘á»“ Clock Tree:**

![RCC Clock Tree](image/RCC_01.png)

#### ğŸ› ï¸ **CÃ¡c bÆ°á»›c cáº¥u hÃ¬nh:**

```text
ğŸ”¹ BÆ°á»›c 01: Enable HSE (High Speed External)
ğŸ”¹ BÆ°á»›c 02: Config Flash Wait States  
ğŸ”¹ BÆ°á»›c 03: PLL Multiplier x9 (8MHz x 9 = 72MHz)
ğŸ”¹ BÆ°á»›c 04: PhÃ¢n chia clock cho bus
ğŸ”¹ BÆ°á»›c 05: Chá»n PLL lÃ m System Clock
```

### ğŸ”§ **3. CÃ¡c thanh ghi cáº¥u hÃ¬nh SystemClock**

#### ğŸ Thanh ghi CR

![alt text](image/CR.png)

```c
bit 16: Cáº¥u hÃ¬nh system hoáº¡t Ä‘á»™ng theo HSE
bit 17: Äá»£i cho HSE hoáº¡t dá»™ng
bit 24: Cáº¥u hÃ¬nh theo PLL
bit 25: Äá»£i cho PLL hoáº¡t Ä‘á»™ng
```

#### ğŸ Thanh ghi CFGR

![alt text](image/CFGR.png)

```c
PLLSRC: Chá»n src cho PLL
PLLMUL[3:0]: Bá»™ nhÃ¢n táº§n
PPRE2[2:0] : Bá»™ chia táº§n APB2
PPRE1[2:0] : Bá»™ chia táº§n APB1
HPRE[3:0]  : Bá»™ chia táº§n HPRE
SW: Chá»n clock cho system
SWS: Chá» cho quÃ¡ trÃ¬nh SW hoÃ n thÃ nh
```

âš ï¸âš ï¸âš ï¸ LÆ°u Ã½: Náº¿u báº¡n chá»‰ lÃ m Ä‘iá»u nÃ y thÃ¬ sau khi lÃ m xong thÃ¬ system cá»§a báº¡n váº«n khÃ´ng thá»ƒ lÃªn Ä‘Æ°á»£c 72Mhz

Báº£n thÃ¢n trong vi Ä‘iá»u khiÃªn cÃ³ má»™t khÃ¡i niá»‡m flash
Khi báº¡n chá»n SYSCLK cháº¡y á»Ÿ 72 MHz, Ä‘iá»u nÃ y áº£nh hÆ°á»Ÿng Ä‘áº¿n tá»‘c Ä‘á»™ cá»§a nhiá»u thÃ nh pháº§n trong há»‡ thá»‘ng, bao gá»“m tá»‘c Ä‘á»™ truy xuáº¥t bá»™ nhá»› Flash
--> ChÃ­nh vÃ¬ váº­y chÃºng ta cáº§n config trong 1 thanh ghi ná»¯a vá» FLASH (FLASH_ACR)

#### ğŸ Thanh ghi FLASH_ACR

![alt text](image/flash.png)

```c
Bits 2:0 LATENCY: Latency
000 Zero wait state, if 0 <= SYSCLK <= 24 MHz
001 One wait state, if 24 MHz < SYSCLK <= 48 MHz
010 Two wait states, if 48 MHz < SYSCLK <= 72 MHz
```

### 4. Báº­t clock cá»§a cÃ¡c ngoáº¡i vi

#### APB2

VÃ­ dá»¥ cÃ¡c báº¡n cáº§n báº­t Clock cá»§a GPIOA thÃ¬ cáº§n Ä‘áº¿n thanh ghi nÃ y
![alt text](image/APB2.png)
ÄÆ¡n giáº£n chá»‰ cáº§n báº­t bit IOPA = 1 lÃ  Ä‘Æ°á»£c

## ChÆ°Æ¡ng 04: GPIO

ğŸ˜’ Má»¥c tiÃªu:

- XÃ¡c thá»±c tÃ­nh Ä‘Ãºng Ä‘áº¯n cá»§a RCC
- Blink Led

GPIO báº£n cháº¥t lÃ  vÃ o ra tÃ­n hiá»‡u
Äá»ƒ blink led, Ä‘áº§u tiÃªn chÃºng ta cáº§n chá»n ra má»™t chÃ¢n cáº¯m vÃ o led VD PA0 vÃ  thá»±c hiá»‡n cÃ¡c lá»‡nh sau

```c
BÆ°á»›c 01: Báº­t clk cá»§a PORTA (RCC bÃ i trÆ°á»›c)
BÆ°á»›c 02: Config Output, Input, PullUp, PullDown, PushPull, OpenDrain
BÆ°á»›c 03: Xuáº¥t tÃ­n hiá»‡u Ä‘iá»‡n Ã¡p má»©c HIGH, LOW Ä‘á»ƒ blink led
```

### 1 Má»™t vÃ i thanh ghi

#### 1.1 ğŸ Thanh ghi CRL

![alt text](image/CRL.png)

Thanh ghi CRL dÃ¹ng Ä‘á»ƒ cáº¥u hÃ¬nh IO, cÃ¡c Mode cho cÃ¡c Pin tá»« 0 Ä‘áº¿n 7

#### 1.2 ğŸ Thanh ghi CRH

![alt text](image/CRH.png)

Thanh ghi CRH dÃ¹ng Ä‘á»ƒ cáº¥u hÃ¬nh IO, cÃ¡c Mode cho cÃ¡c Pin tá»« 8 Ä‘áº¿n 15

#### 1.3 ğŸ Thanh ghi ODR

![alt text](image/ODR.png)

Thanh ghi dÃ¹ng Ä‘á»ƒ xuáº¥t tÃ­n hiá»‡u ra chÃ¢n Pin

---

## ğŸ”Œ ChÆ°Æ¡ng 04: GPIO (General Purpose Input/Output)

### ğŸ¯ **Má»¥c tiÃªu chÆ°Æ¡ng GPIO:**

- ğŸ”§ Hiá»ƒu cÃ¡ch cáº¥u hÃ¬nh GPIO modes
- ğŸ“ ThÃ nh tháº¡o thanh ghi CRL, CRH, ODR, IDR  
- âš¡ Táº¡o driver GPIO hoÃ n chá»‰nh

### ğŸ“– **1. Giá»›i thiá»‡u GPIO**

> ğŸ”Œ **GPIO** lÃ  nhá»¯ng chÃ¢n Ä‘a nÄƒng cÃ³ thá»ƒ cáº¥u hÃ¬nh lÃ m input hoáº·c output vá»›i nhiá»u cháº¿ Ä‘á»™ khÃ¡c nhau.

#### ğŸ› ï¸ **CÃ¡c cháº¿ Ä‘á»™ GPIO:**

| ğŸ·ï¸ **Mode** | ğŸ“ **MÃ´ táº£** | ğŸ”§ **á»¨ng dá»¥ng** |
|:----------:|:-------------|:---------------|
| **Input Floating** | Trá»Ÿ khÃ¡ng cao | Äá»c tÃ­n hiá»‡u digital |
| **Input Pull-up** | Äiá»‡n trá»Ÿ kÃ©o lÃªn | Button, switch |
| **Input Pull-down** | Äiá»‡n trá»Ÿ kÃ©o xuá»‘ng | Sensor, switch |
| **Output Push-Pull** | Äáº©y-kÃ©o máº¡nh | LED, relay |
| **Output Open-Drain** | Chá»‰ kÃ©o xuá»‘ng | I2C, wired-OR |

### ğŸ”§ **2. CÃ¡c thanh ghi GPIO quan trá»ng**

#### ğŸ“‹ **2.1 Thanh ghi CRL (Port Configuration Register Low)**

![GPIO CRL Register](image/CRL.png)

> ğŸ¯ **Chá»©c nÄƒng:** Cáº¥u hÃ¬nh cháº¿ Ä‘á»™ cho cÃ¡c pin **0-7**

#### ğŸ“‹ **2.2 Thanh ghi CRH (Port Configuration Register High)**

![GPIO CRH Register](image/CRH.png)

> ğŸ¯ **Chá»©c nÄƒng:** Cáº¥u hÃ¬nh cháº¿ Ä‘á»™ cho cÃ¡c pin **8-15**

#### ğŸ“‹ **2.3 Thanh ghi ODR (Output Data Register)**

![GPIO ODR Register](image/ODR.png)

> ğŸ¯ **Chá»©c nÄƒng:** Xuáº¥t tÃ­n hiá»‡u HIGH/LOW ra cÃ¡c chÃ¢n output

---

## ğŸ”€ ChÆ°Æ¡ng 05: AFIO (Alternate Function I/O)

### ğŸ“– **Tá»•ng quan vá» AFIO**

> ğŸ”„ **AFIO** cung cáº¥p kháº£ nÄƒng **remap** cÃ¡c chá»©c nÄƒng peripheral sang chÃ¢n GPIO khÃ¡c.

**CÃ¡c chá»©c nÄƒng alternate:**

- ğŸ“¡ **UART** - Giao tiáº¿p serial
- ğŸŒ **SPI** - Serial Peripheral Interface  
- ğŸ”— **I2C** - Inter-Integrated Circuit
- âš¡ **EXTI** - External Interrupt

#### ğŸ“Š **Báº£ng Alternate Function:**

![AFIO Mapping](image/afio1.png)

#### ğŸ’¡ **VÃ­ dá»¥ thá»±c táº¿:**

```c
/* 
ğŸ¯ PA13 máº·c Ä‘á»‹nh lÃ  SWDIO (dÃ¹ng cho debug/programming)
âš ï¸  Náº¿u muá»‘n dÃ¹ng PA13 lÃ m GPIO thÃ´ng thÆ°á»ng cáº§n config AFIO
ğŸ’¡ Tuy nhiÃªn trong thá»±c táº¿:
   âœ… NÃªn dÃ¹ng chÃ¢n GPIO khÃ¡c chÆ°a sá»­ dá»¥ng
   âœ… Hoáº·c dÃ¹ng module má»Ÿ rá»™ng I/O qua I2C/SPI
*/
```

> âš ï¸ **LÆ°u Ã½:** ChÃºng ta váº«n viáº¿t driver AFIO Ä‘á»ƒ sáºµn sÃ ng sá»­ dá»¥ng khi cáº§n thiáº¿t!

---

## âš¡ ChÆ°Æ¡ng 06: INTERRUPT (External Interrupt - EXTI)

### ğŸ§  **NVIC - Nested Vectored Interrupt Controller**

![NVIC Overview](image/NVICCC.png)

> ğŸ¯ **NVIC** lÃ  trung tÃ¢m xá»­ lÃ½ táº¥t cáº£ cÃ¡c ngáº¯t trong STM32, giÃºp CPU nháº­n diá»‡n vÃ  xá»­ lÃ½ Ä‘Ãºng loáº¡i ngáº¯t.

#### ğŸ”„ **Luá»“ng xá»­ lÃ½ ngáº¯t:**

```mermaid
graph LR
    A[External Signal] --> B[EXTI] --> C[NVIC] --> D[CPU] --> E[ISR Handler]
```

### ğŸ“Š **I. NVIC Architecture**

![NVIC Architecture](image/NVIC_01.png)

**Äáº·c Ä‘iá»ƒm NVIC:**

- ğŸ¯ **240 interrupt channels**
- âš¡ **16 priority levels**
- ğŸ”„ **Nested interrupt support**
- ğŸš€ **Vector table** tá»± Ä‘á»™ng

### ğŸ”§ **II. EXTI Registers**

### 1. Interrupt mask register EXTI_IMR

CÃ¡c line ngáº¯t
![Alt text](image/NVIC_02.png)

Address offset: 0x00
Reset value: 0x0000 0000
![Alt text](image/NVIC_03.png)
DÃ¹ng Ä‘á»ƒ báº­t ngáº¯t line, dÃ¹ng line ngáº¯t nÃ o thÃ¬ pháº£i báº­t line ngáº¯t Ä‘Ã³ lÃªn
VD: Muá»‘n dÃ¹ng ngáº¯t ngoÃ i chÃ¢n PA0 thÃ¬ pháº£i set bit thá»© 0 lÃªn 1

```cpp
MR0 = 1
```

### 2. Rising trigger selection register EXTI_RTSR

DÃ¹ng cho mode Rising
Address offset: 0x08
Reset value: 0x0000 0000

![alt text](image/image.png)
DÃ¹ng Ä‘á»ƒ báº­t mode Rising cho line báº¥t ká»³
VD: Muá»‘n dÃ¹ng ngáº¯t Rising cho line 0 thÃ¬ pháº£i set bit thá»© 0 lÃªn 1

```cpp
TR0 = 1
```

### 3. Falling trigger selection register EXTI_FTSR

#### ğŸ“ **3. Falling Trigger Selection Register (EXTI_FTSR)**

> ğŸ¯ **Chá»©c nÄƒng:** Cáº¥u hÃ¬nh ngáº¯t kÃ­ch hoáº¡t theo **cáº¡nh xuá»‘ng** (falling edge)

**ThÃ´ng sá»‘:**

- ğŸ“ **Address offset:** 0x0C  
- ğŸ”„ **Reset value:** 0x0000 0000

![EXTI FTSR Register](image/image1.png)

**VÃ­ dá»¥ cáº¥u hÃ¬nh:**

```c
EXTI->FTSR |= (1 << 0);  // ğŸ”½ Enable falling edge cho Line 0
```

#### ğŸ“ **4. Pending Register (EXTI_PR)**

> ğŸ¯ **Chá»©c nÄƒng:** Hiá»ƒn thá»‹ tráº¡ng thÃ¡i ngáº¯t Ä‘ang chá» xá»­ lÃ½

![EXTI PR Register](image/image2.png)

**CÆ¡ cháº¿ hoáº¡t Ä‘á»™ng:**

- âš¡ Khi ngáº¯t xáº£y ra â†’ bit tÆ°Æ¡ng á»©ng = 1
- ğŸ§¹ Sau khi xá»­ lÃ½ ngáº¯t â†’ **pháº£i clear bit** báº±ng cÃ¡ch write 1

```c
// ğŸ§¹ Clear pending bit cho Line 0
if (EXTI->PR & (1 << 0)) {
    EXTI->PR |= (1 << 0);  // Write 1 to clear
}
```

#### âš ï¸ **5. Cáº¥u hÃ¬nh NVIC (Nested Vectored Interrupt Controller)**

```c
// ğŸ¯ NVIC Interrupt Set Enable Register 0
#define NVIC_ISER0  (*(volatile uint32_t*)0xE000E100)

// ğŸ”› Enable EXTI0 interrupt
NVIC_ISER0 |= (1 << 6);  // EXTI0 IRQ = 6
```

![NVIC ISER Register](image/nviciser.png)

---

### ğŸ› ï¸ **6. Quy trÃ¬nh cáº¥u hÃ¬nh EXTI hoÃ n chá»‰nh**

#### ğŸ“‹ **CÃ¡c bÆ°á»›c thá»±c hiá»‡n:**

| ğŸ”¢ **BÆ°á»›c** | ğŸ› ï¸ **Thao tÃ¡c** | ğŸ“ **MÃ´ táº£** |
|:----------:|:---------------|:-------------|
| **1** | **GPIO Config** | Cáº¥u hÃ¬nh chÃ¢n lÃ m input (pull-up/down náº¿u cáº§n) |
| **2** | **AFIO Config** | Chá»n GPIO port cho EXTI line (EXTICR) |
| **3** | **EXTI Config** | Báº­t mask (IMR) + chá»n edge (RTSR/FTSR) |
| **4** | **Clear Flag** | XÃ³a pending flag (PR) náº¿u cÃ³ |
| **5** | **NVIC Enable** | Enable interrupt trong NVIC (ISER) |
| **6** | **IRQ Handler** | Viáº¿t hÃ m xá»­ lÃ½ ngáº¯t |

#### ğŸ’» **Template code tá»•ng quÃ¡t:**

```c
// ğŸ”§ Step 1-3: GPIO + AFIO + EXTI Configuration
void EXTI_Config(void) {
    // Step 1: GPIO as input
    // Step 2: AFIO->EXTICR Ä‘á»ƒ chá»n port
    // Step 3: EXTI->IMR, EXTI->RTSR/FTSR
    
    // Step 4: Clear pending
    EXTI->PR |= (1 << line);
    
    // Step 5: Enable NVIC
    NVIC_ISER0 |= (1 << IRQ_number);
}

// ğŸ¯ Step 6: IRQ Handler template
void EXTIx_IRQHandler(void) {
    if (EXTI->PR & (1 << line)) {
        // ğŸ¯ Xá»­ lÃ½ logic ngáº¯t á»Ÿ Ä‘Ã¢y
        
        // ğŸ§¹ Clear pending flag (Báº®T BUá»˜C!)
        EXTI->PR |= (1 << line);
    }
}
```

---

## â° ChÆ°Æ¡ng 07: TIMER (Timer/Counter)

### ğŸ¯ **Má»¥c tiÃªu chÆ°Æ¡ng Timer:**

- â±ï¸  Hiá»ƒu cÃ¡ch hoáº¡t Ä‘á»™ng cá»§a Timer/Counter
- ğŸ”§ Cáº¥u hÃ¬nh Timer cho cÃ¡c cháº¿ Ä‘á»™ khÃ¡c nhau
- ğŸŒŠ Táº¡o tÃ­n hiá»‡u PWM cháº¥t lÆ°á»£ng cao
- ğŸ“ Äo thá»i gian vÃ  táº§n sá»‘ chÃ­nh xÃ¡c

### ğŸ“– **Tá»•ng quan vá» Timer STM32F1**

> â° **Timer** lÃ  peripheral quan trá»ng nháº¥t cho viá»‡c Ä‘o thá»i gian, táº¡o delay chÃ­nh xÃ¡c, vÃ  sinh PWM.

#### ğŸ·ï¸ **CÃ¡c loáº¡i Timer trong STM32F1:**

| ğŸ·ï¸ **Loáº¡i** | ğŸ“Š **Sá»‘ lÆ°á»£ng** | ğŸ”§ **Chá»©c nÄƒng** | ğŸ“ **á»¨ng dá»¥ng** |
|:----------:|:-------------:|:---------------|:-------------|
| **Advanced** | TIM1 | 16-bit + Dead-time + Break | Motor control, Power |
| **General** | TIM2,3,4 | 16-bit Ä‘a nÄƒng | PWM, Input Capture |
| **Basic** | TIM6,7 | 16-bit cÆ¡ báº£n | Delay, Timebase |

### ğŸ”§ **CÃ¡c thanh ghi Timer quan trá»ng:**

#### ğŸ“‹ **1. CR1 (Control Register 1) - Äiá»u khiá»ƒn chÃ­nh**

```c
TIMx->CR1 |= TIM_CR1_CEN;   // ğŸš€ Báº­t counter (báº¯t Ä‘áº§u Ä‘áº¿m)
TIMx->CR1 &= ~TIM_CR1_CEN;  // â¸ï¸  Táº¯t counter  
TIMx->CR1 |= TIM_CR1_ARPE;  // ğŸ”„ Báº­t auto-reload preload
```

#### ğŸ“‹ **2. PSC (Prescaler Register) - Chia táº§n sá»‘**

```c
TIMx->PSC = config.Prescaler;  // ğŸ”§ Chia táº§n sá»‘ clock Ä‘áº§u vÃ o
// Táº§n sá»‘ timer = Táº§n sá»‘ bus / (PSC + 1)
```

#### ğŸ“‹ **3. ARR (Auto-Reload Register) - Chu ká»³ Ä‘áº¿m**

```c
TIMx->ARR = config.AutoReload;  // ğŸ”„ GiÃ¡ trá»‹ Ä‘áº¿m tá»‘i Ä‘a
// Khi CNT = ARR â†’ counter reset vá» 0
```

#### ğŸ“‹ **4. CNT (Counter Register) - GiÃ¡ trá»‹ hiá»‡n táº¡i**

```c
TIMx->CNT = 0;              // ğŸ”„ Reset counter vá» 0
uint32_t current = TIMx->CNT;  // ğŸ“Š Äá»c giÃ¡ trá»‹ hiá»‡n táº¡i
```

#### ğŸ“‹ **5. EGR (Event Generation Register) - Táº¡o sá»± kiá»‡n**

```c
TIMx->EGR |= TIM_EGR_UG;    // âš¡ Táº¡o Update Event
// Cáº­p nháº­t cÃ¡c giÃ¡ trá»‹ preload (PSC, ARR, CCRx)
```

#### ğŸ“‹ **6. CCMR1/CCMR2 (Capture/Compare Mode Register)**

> ğŸ¯ **Chá»©c nÄƒng:** Cáº¥u hÃ¬nh cháº¿ Ä‘á»™ hoáº¡t Ä‘á»™ng cho cÃ¡c channel PWM/OC

**PhÃ¢n chia:**

- ğŸ“¡ **CCMR1:** Channel 1, 2
- ğŸ“¡ **CCMR2:** Channel 3, 4  

#### ğŸ“‹ **7. CCER (Capture/Compare Enable Register)**

```c
TIMx->CCER |= TIM_CCER_CC1E;  // ğŸ”› Enable Channel 1 output
TIMx->CCER |= TIM_CCER_CC2E;  // ğŸ”› Enable Channel 2 output
```

#### ğŸ“‹ **8. CCR1-4 (Capture/Compare Register)**

```c
TIMx->CCR1 = dutyCycle;  // ğŸŒŠ Duty cycle cho PWM Channel 1
TIMx->CCR2 = dutyCycle;  // ğŸŒŠ Duty cycle cho PWM Channel 2
```

#### ğŸ“‹ **9. BDTR (Break and Dead-Time Register - TIM1 only)**

```c
TIM1->BDTR |= TIM_BDTR_MOE;  // ğŸš€ Master Output Enable (TIM1)
```

---

## ğŸ“Š ChÆ°Æ¡ng 08: ADC (Analog to Digital Converter)

### ğŸ¯ **Má»¥c tiÃªu chÆ°Æ¡ng ADC:**

- ğŸ“ Hiá»ƒu nguyÃªn lÃ½ hoáº¡t Ä‘á»™ng cá»§a ADC
- âš™ï¸ Cáº¥u hÃ¬nh ADC cho Ä‘o single/continuous
- ğŸ“Š Xá»­ lÃ½ dá»¯ liá»‡u analog chÃ­nh xÃ¡c
- ğŸ”„ Sá»­ dá»¥ng DMA cho ADC hiá»‡u quáº£

### ğŸ“– **1. Giá»›i thiá»‡u vá» ADC**

> ğŸ“Š **ADC** chuyá»ƒn Ä‘á»•i tÃ­n hiá»‡u analog (Ä‘iá»‡n Ã¡p) thÃ nh giÃ¡ trá»‹ digital Ä‘á»ƒ vi Ä‘iá»u khiá»ƒn xá»­ lÃ½.

#### âš¡ **ThÃ´ng sá»‘ quan trá»ng cá»§a ADC:**

```text
- Äá»™ phÃ¢n giáº£i
ThÆ°á»ng Ä‘o báº±ng sá»‘ bit (8-bit, 10-bit, 12-bit, 16-bit, 24-bit,...).
Äá»™ phÃ¢n giáº£i cÃ ng cao, kháº£ nÄƒng biá»ƒu diá»…n tÃ­n hiá»‡u cÃ ng chÃ­nh xÃ¡c.
   â†’  STM32GF103    12 bits

```

```text
- Äiá»‡n Ã¡p tham chiáº¿u
â†’ Vref  : 3.3 V
```

```text
Tá»‘c Ä‘á»™ láº¥y máº«u
â†’Tá»‘c Ä‘á»™ cÃ ng cao thÃ¬ láº¥y cÃ ng chuáº©n

```

![alt text](image/rimage.png)

### 2. Thanh ghi ADC control register 2 (ADC_CR2)

![alt text](image/rimage-1.png)
CÃ³ 2 bit quan trá»ng liÃªn quan Ä‘áº¿n enable ADC vÃ  chá»n mode ADC
![alt text](image/rimage-2.png)

```cpp
CONT = 1: Chá»n cháº¿ Ä‘á»™, thÃ´ng thÆ°á»ng sáº½ dÃ¹ng cháº¿ Ä‘á»™ liÃªn tá»¥c
Cháº¿ Ä‘á»™ liÃªn tá»¥c: Sau má»—i láº§n chuyá»ƒn Ä‘á»•i, ADC sáº½ tá»± báº¯t Ä‘áº§u láº§n tiáº¿p theo
```

```cpp
ADON = 1: Báº­t ADC
Láº§n Ä‘áº§u ghi 1 vÃ o bit nÃ y Ä‘á»ƒ báº­t ADC, láº§n thá»© hai Ä‘á»ƒ thá»±c sá»± báº¯t Ä‘áº§u
```

```cpp
RSTCAL = 1: Reset bá»™ hiá»‡u chá»‰nh
Báº£n cháº¥t trong bá»™ ADC nÃ o cÅ©ng sáº½ cÃ³ bá»™ hiá»‡u chá»‰nh giÃºp cho ADC cá»§a mÃ¬nh Ä‘á»c chÃ­nh xÃ¡c hÆ¡n, mÃ¬nh sáº½ cáº§n reset bá»™ hiá»‡u chá»‰nh trÆ°á»›c khi báº¯t Ä‘áº§u
```

```cpp
CAL = 1: Báº¯t Ä‘áº§u bá»™ hiá»‡u chá»‰nh
Báº£n cháº¥t trong bá»™ ADC nÃ o cÅ©ng sáº½ cÃ³ bá»™ hiá»‡u chá»‰nh giÃºp cho ADC cá»§a mÃ¬nh Ä‘á»c chÃ­nh xÃ¡c hÆ¡n, mÃ¬nh sáº½ cáº§n reset bá»™ hiá»‡u chá»‰nh trÆ°á»›c khi báº¯t Ä‘áº§u
```

```cpp
SWSTART = 1: Báº¯t Ä‘áº§u quÃ¡ trÃ¬nh chuyá»ƒn Ä‘á»•i
DÃ¹ng pháº§n má»m set bit nÃ y lÃªn Ä‘á»ƒ báº¯t Ä‘áº§u quÃ¡ trÃ¬nh chuyá»ƒn Ä‘á»•i
```

### 3. Thanh ghi SMPR2

![alt text](image/rimage-4.png)

- Vá»›i má»—i má»™t bá»™ ADC, thÃ¬ thá»i gian láº¥y máº«u hay nÃ³i cÃ¡ch khÃ¡c chu kÃ¬ láº¥y máº«u lÃ  ráº¥t quan trá»ng, thanh ghi nÃ y dÃ¹ng Ä‘á»ƒ set thá»i gian láº¥y máº«u
- Thá»i gian láº¥y máº«u cÃ ng lÃ¢u thÃ¬ cÃ ng chÃ­nh xÃ¡c

### 4. Thanh ghi SR

![alt text](image/rimage-3.png)

```text
EOC : Káº¿t thÃºc quÃ¡ trÃ¬nh chuyá»ƒn Ä‘á»•i
Kiá»ƒm tra khi nÃ o nÃ³ chuyá»ƒn Ä‘á»•i xong thÃ¬ mÃ¬nh Ä‘á»c giÃ¡ trá»‹ ra lÃ  Ä‘Æ°á»£c
```

### 5. Thanh ghi DR

![alt text](image/rimage-5.png)

```text
Thanh ghi data, chá»‰ Ä‘á»c
```

## ChÆ°Æ¡ng 09 UART

## ChÆ°Æ¡ng 10 SPI

Vá» cÆ¡ báº£n, thÃ¬ má»i ngÆ°á»i cáº§n quan tÃ¢m nhiá»u nháº¥t Ä‘áº¿n thanh ghi CR, SR, DR

### 1. Thanh ghi SPIx_CR1

![alt text](image/vimage.png)

```cpp
Bit   |TÃªn      |Chá»©c nÄƒng
----------------------------------------------------
6   |SPE      |SPI enable
2   |MSTR      |Chá»n Master mode
3â€“5   |BR[2:0]   |Tá»‘c Ä‘á»™ SPI (chia xung tá»« PCLK)
9   |SSM      |Quáº£n lÃ½ CS báº±ng pháº§n má»m
8   |SSI      |Äáº·t giÃ¡ trá»‹ máº·c Ä‘á»‹nh CS náº¿u SSM = 1
```

### 2. Thanh ghi SPIx_SR

![alt text](image/vimage-1.png)

```cpp
Bit |TÃªn |Chá»©c nÄƒng
1 |TXE |1 = sáºµn sÃ ng gá»­i
0  |RXNE |1 = cÃ³ dá»¯ liá»‡u nháº­n
7 |BSY |1 = báº­n
```

### 3. Thanh ghi SPIx_DR

![alt text](image/vimage-2.png)
ÄÃ¢y lÃ  thanh ghi giÃºp mÃ¬nh gá»­i hoáº·c nháº­n data vá»›i SPI

### 4. LÆ°u Ã½

Pháº£i config nhÆ° sau nhÃ© cÃ¡c cháº¿

```cpp
PA5 (SCK) â€“ Alternate Function Push Pull

PA7 (MOSI) â€“ Alternate Function Push Pull

PA6 (MISO) â€“ Input Floating

PA0 (CS) â€“ Output Push Pull (Notee: MÃ¬nh cÃ³ thá»ƒ chá»§ Ä‘á»™ng chá»n GPIO mÃ¬nh muá»‘n)
```

## ChÆ°Æ¡ng 11 I2C

![alt text](image/ximage.png)
Giao tiáº¿p thÃ´ng qua Ä‘á»‹a chá»‰ cá»§a slave

Frame truyá»n cá»§a I2C
![alt text](image/ximage-1.png)

### 1. Thanh ghi CR1

![alt text](image/ximage-3.png)
Hai bit quan trá»ng: start vÃ  stop dÃ¹ng Ä‘á»ƒ start vÃ  stop frame truyá»n
![alt text](image/ximage-2.png)
Má»™t sá»‘ bit quan trá»ng

```cpp
bit 0: enable peripheral
bit 8: start
bit 9: stop
bit 10: cho phÃ©p táº¡o ACK sau khi nháº­n tÃ­n hiá»‡u
```

### 2. Thanh ghi CR2

![alt text](image/bimage.png)

```cpp
Bit |TÃªn      |Chá»©c nÄƒng
------------------------------------------
FREQ    |Clock MHz   |Set clock theo APB
```

### 3. Thanh ghi SR1

![alt text](image/ximage-4.png)
Má»™t vÃ i bit quan trá»ng

```cpp
Bit      |Name   | Chá»©c nÄƒng
-------------------------------------------------------------------------------------------
0  |SB   | Master vá»«a gá»­i Ä‘iá»u kiá»‡n START thÃ nh cÃ´ng
1  |ADDR    | ÄÃ£ gá»­i Ä‘á»‹a chá»‰ xong, slave Ä‘Ã£ ACK
2  |BTF   | (Byte Transfer Finished) ÄÃ£ truyá»n/nháº­n xong má»™t byte, vÃ  DR trá»‘ng
6  |RXNE    | (Receive buffer not empty) CÃ³ dá»¯ liá»‡u má»›i nháº­n trong DR
7  |TXE   | (Transmit buffer empty) Gá»­i xong byte hiá»‡n táº¡i, sáºµn sÃ ng gá»­i byte tiáº¿p theo
10       |STOPF   | STOP Ä‘Æ°á»£c nháº­n trong cháº¿ Ä‘á»™ Slave
```

LÆ°u Ã½: Äá»ƒ clear ADDR Flag trong SR1 pháº£i read SR2 ra, tÃ i liá»‡u Ä‘Ã£ chá»‰ nhÆ° váº­y
![alt text](image/ximage-5.png)

### 4. Thanh ghi SR2

![alt text](image/ximage-6.png)
CÃ¡c bit quan trá»ng

```cpp
1 |BUSY   | Bus Ä‘ang hoáº¡t Ä‘á»™ng
0 |MSL | Master/Slave
2 |TRA | Transmitter/Receiver
```

### 5. Thanh ghi CCR

![alt text](image/bimage-1.png)
CÃ¡c bit quan trá»ng

```cpp
Bit |Name      |Chá»©c nÄƒng
15  |F/S       |0 = Standard mode (â‰¤100kHz), 1 = Fast mode (â‰¤400kHz)
14  |DUTY      |Náº¿u Fast Mode: 0 = duty 2 (T_low/T_high = 2), 1 = duty 16/9
12:0|CCR[11:0] |GiÃ¡ trá»‹ xÃ¡c Ä‘á»‹nh chu ká»³ SCL (tÃ¹y thuá»™c mode chuáº©n/nhanh)
```

### 6. Thanh ghi TRISE

![alt text](image/bimage-2.png)
DÃ¹ng Ä‘á»ƒ thiáº¿t láº­p giá»›i háº¡n thá»i gian tÄƒng (rise time) tá»‘i Ä‘a cá»§a tÃ­n hiá»‡u SCL
VÃ­ dá»¥ thá»±c tiá»…n
![alt text](image/bimage-3.png)

### 7. Thanh ghi DR

![alt text](image/bimage-4.png)
Thanh ghi nÃ y cháº¯c khÃ´ng cáº§n pháº£i nÃ³i nhiá»u ná»¯a, nÃ³ lÃ  thanh ghi data

## ChÆ°Æ¡ng 12 USB

### PHáº¦N 01: Tá»”NG QUAN

Giao thá»©c USB, cÃ²n Ä‘Æ°á»£c gá»i lÃ  Universal Serial Bus, láº§n Ä‘áº§u tiÃªn Ä‘Æ°á»£c táº¡o ra vÃ  giá»›i thiá»‡u vÃ o nÄƒm 1996 Ä‘á»ƒ cÃ³ thá»ƒ dÃ¹ng chung 1 giao tiáº¿p trÃªn vÃ´ sá»‘ thiáº¿t bá»‹ Ä‘iá»‡n tá»­ khÃ¡c nhau

CÃ³ ráº¥t nhiá»u thiáº¿t bá»‹ sá»­ dá»¥ng giao tiáº¿p USB Ä‘á»ƒ káº¿t ná»‘i nhÆ°:

- BÃ n phÃ­m.
- Chuá»™t mÃ¡y tÃ­nh.

```cpp
|Cháº¿ Ä‘á»™         | Viáº¿t táº¯t |Tá»‘c Ä‘á»™ truyá»n nháº­n              |PhiÃªn báº£n
---------------------------------------------------------------------
| Low speed | LS       |1.5 Mbit/s (187.5 KB/s)     |USB 1.0
| Full speed | FS    |12 Mbit/s (1.5 MB/s)     |USB 1.0
| High speed | HS    |480 Mbit/s (60 MB/s)     |USB 2.0
| SuperSpeed | SS    |5 Gbit/s (625 MB/s)             |USB 3.0
| SuperSpeed+ | SS+    |10 Gbit/s (1.25 GB/s)     |USB 3.1
| SuperSpeed+ | SS+    |20 Gbit/s (2.5 GB/s)     |USB 3.2
```

![alt text](images/image.png)

```cpp
Vá»›i USB 2.0
NÃ³ thÆ°á»ng cÃ³ 4 chÃ¢n    | VCC | GND | D+ | D- |
```

![alt text](images/image-4.png)

### PHáº¦N 02: GIá»šI THIá»†U Vá»€ USB

```cpp
Má»™t há»‡ thá»‘ng USB sáº½ gá»“m cÃ¡c thÃ nh pháº§n:
- USB devices: bÃ n phÃ­m, chuá»™t,...
- USB host: mÃ¡y chá»§
- USB interconnect: hub, bus giao tiáº¿p, nÃ³ lÃ  cÃ¡c thÃ nh pháº§n trung gian Ä‘á»ƒ giÃºp device giao tiáº¿p vá»›i host
```

```cpp
Má»™t USB Interconnect bao gá»“m cÃ¡c thÃ nh pháº§n con nhÆ° sau:
- Bus Topology: Kiá»ƒu káº¿t ná»‘i giá»¯a USB device vÃ  USB host.
- Inter-layer Relationship
- Data Flow Models: CÃ¡ch thá»©c data Ä‘Æ°á»£c trao Ä‘á»•i giá»¯a USB producer vÃ  consumer.
- USB Schedule
USB káº¿t ná»‘i theo kiá»ƒu hÃ¬nh cÃ¢y theo táº§ng. Trong Ä‘Ã³, hub lÃ  má»™t center cá»§a má»—i cÃ¢y con, má»—i cáº¡nh lÃ  má»™t káº¿t ná»‘i point-to-point giá»¯a host vÃ  hub hoáº·c function,
hoáº·c hub káº¿t ná»‘i tá»›i má»™t hub khÃ¡c hoáº·c function.USB devices cÃ³ thá»ƒ lÃ  Hub hoáº·c Function.
```

#### 2.1 CÃ¡c tráº¡ng thÃ¡i (state)

```cpp
- IDLE state

Low speed: D- high, D+ low
Full speed: D+ high, D- low

- J state
- K state
```

![alt text](images/image-2.png)

### PHáº¦N 03: USB PROTOCOL

#### 3.1 CÃ¡c trÆ°á»ng dá»¯ liá»‡u trong packet

Má»—i má»™t packet láº¡i cÃ³ cÃ¡i trÆ°á»ng (field) riÃªng, trong Ä‘Ã³:

- Sync field: Táº¥t cáº£ cÃ¡c packet pháº£i Ä‘Æ°á»£c báº¯t Ä‘áº§u báº±ng trÆ°á»ng Sync. TrÆ°á»ng nÃ y dÃ i 8 bit (full/low speed) hoáº·c 32 bit (high speed) vÃ  Ä‘Æ°á»£c sá»­ dá»¥ng Ä‘á»ƒ Ä‘á»“ng bá»™ clock giá»¯a receiver vÃ  transmitter. Hai bit cuá»‘i cho biáº¿t nÆ¡i báº¯t Ä‘áº§u cá»§a trÆ°á»ng PID.
- Packet Identifier Field - PID nghÄ©a lÃ  Packet ID. TrÆ°á»ng nÃ y Ä‘Æ°á»£c sá»­ dá»¥ng Ä‘á»ƒ xÃ¡c Ä‘á»‹nh loáº¡i packet Ä‘Æ°á»£c gá»­i, nÃ³ gá»‘m 4 bit cao Ä‘á»ƒ xÃ¡c Ä‘á»‹nh, 4 bit cuá»‘i Ä‘á»ƒ check 4 bit Ä‘áº§u
  ![alt text](images/image-13.png)
  CÃ¡c PID Ä‘Æ°á»£c thá»ƒ hiá»‡n táº¡i báº£ng sau:

![alt text](images/image-14.png)

- Function Address Field: Cho biáº¿t Ä‘á»‹a chá»‰ cá»§a function cá»¥ thá»ƒ. Äá»™ dÃ i 7 bit cho phÃ©p há»— trá»£ 127 device. Address 0 khÃ´ng há»£p lá»‡ vÃ¬ nÃ³ Ä‘Æ°á»£c dÃ¹ng lÃ m default address.
- Endpoint Field: Äá»™ dÃ i 4 bit cho phÃ©p há»— trá»£ 16 endpoint. Tuy nhiÃªn, Ä‘á»‘i vá»›i low speed device chá»‰ cÃ³ thÃªm 2 endpoint Ä‘Æ°á»£c thÃªm vá»›i default pipe (max 3 endpoint).
- Data Field: TrÆ°á»ng dá»¯ liá»‡u cÃ³ thá»ƒ náº±m trong khoáº£ng 0 Ä‘áº¿n 1024 byte. CÃ¡c bit trong má»—i byte Ä‘Æ°á»£c dá»‹ch tá»« LSB Ä‘áº§u tiÃªn. KÃ­ch thÆ°á»›c cá»§a data field tuá»³ thuá»™c vÃ o transfer type.
- Cyclic Redundancy Checks - CRC: Ä‘Æ°á»£c sá»­ dá»¥ng Ä‘á»ƒ báº£o vá»‡ táº¥t cáº£ cÃ¡c trÆ°á»ng khÃ´ng pháº£i lÃ  PID trong token vÃ  data packet. CÃ¡c token packet cÃ³ 5 bit CRC, trong khi data packets cÃ³ 16 bit CRC.
- End Of Packet - EOP: cho biáº¿t packet káº¿t thÃºc.

#### 3.2 CÃ¡c packet USB

![alt text](images/image-7.png)
Start of Frame Packets: Sá»­ dá»¥ng Ä‘á»ƒ chá»‰ ra sá»± báº¯t Ä‘áº§u cá»§a má»™t khung dá»¯ liá»‡u má»›i.
Token Packets: Cho biáº¿t loáº¡i giao dá»‹ch pháº£i tuÃ¢n theo.
Data Packets: GÃ³i chá»©a dá»¯ liá»‡u cáº§n truyá»n, nháº­n.
Handshake Packets: Sá»­ dá»¥ng Ä‘á»ƒ xÃ¡c nháº­n cÃ¡c gÃ³i dá»¯ liá»‡u Ä‘Ã£ nháº­n hoáº·c Ä‘á»ƒ bÃ¡o cÃ¡o lá»—iâ€¦

![alt text](images/image-1.png)

##### 3.2.1 Start of Frame Packets

![alt text](images/image-9.png)
BÃ¡o hiá»‡u báº¯t Ä‘áº§u 1 frame má»›i
Packet SOF, chá»©a dá»¯ liá»‡u lÃ  má»™t giÃ¡ trá»‹ 11 bit

##### 3.2.1 Token packets

![alt text](images/image-8.png)
CÃ³ 3 loáº¡i packets token
IN â€“ BÃ¡o cho USB Device biáº¿t host muá»‘n Ä‘á»c thÃ´ng tin tá»« nÃ³
OUT â€“ BÃ¡o cho USB Device biáº¿t host gá»­i thÃ´ng tin cho nÃ³
SETUP â€“ BÃ¡o cho USB Device biáº¿t host sáº½ truyá»n thÃ´ng tin Ä‘iá»u khiá»ƒn

##### 3.2.2 Data packets

![alt text](images/image-10.png)
CÃ³ 2 loáº¡i Packet data, má»—i loáº¡i Ä‘á»u cÃ³ thá»ƒ truyá»n tá»‘i Ä‘a 1024 byte dá»¯ liá»‡u.

- Data0
- Data1

á» Low Speed, cho phÃ©p tá»‘i Ä‘a 8 bytes payload.(pháº§n Data á»Ÿ Ä‘á»‹nh dáº¡ng trÃªn)
á» Full Speed, cho phÃ©p tá»‘i Ä‘a 1023 byte payload.
á» High Speed, cho phÃ©p tá»‘i Ä‘a 1024 bytes.
Data pháº£i Ä‘Æ°á»£c gá»­i thÃ nh nhiá»u byte.
âœŒï¸Note:
USB cung cáº¥p má»™t cÆ¡ cháº¿ Ä‘á»™ng bá»™ hoÃ¡ dá»¯ liá»‡u giá»¯a transmitter vÃ  receiver. CÆ¡ cháº¿ nÃ y nháº±m Ä‘áº£m báº£o ráº±ng viá»‡c báº¯t tay giá»¯a cÃ¡c transaction Ä‘Æ°á»£c chÃ­nh xÃ¡c. CÆ¡ cháº¿ nÃ y Ä‘Æ°á»£c sá»­ dá»¥ng thÃ´ng qua DATA0 vÃ  DATA1.

```cpp
CÆ¡ cháº¿ hoáº¡t Ä‘á»™ng nhÆ° sau:
- Má»™t endpoint duy trÃ¬ má»™t tráº¡ng thÃ¡i toggle bit: 0 hoáº·c 1.
- Data packet gá»­i Ä‘i sáº½ Ä‘Æ°á»£c Ä‘Ã¡nh dáº¥u lÃ  DATA0 hoáº·c DATA1, tÆ°Æ¡ng á»©ng vá»›i tráº¡ng thÃ¡i toggle hiá»‡n táº¡i.
- Sau má»—i láº§n truyá»n thÃ nh cÃ´ng, host vÃ  device sáº½ Ä‘áº£o tráº¡ng thÃ¡i toggle, tá»©c lÃ  tá»« 0  1 hoáº·c 1  0.
- Náº¿u host hoáº·c device nháº­n Ä‘Æ°á»£c data packet vá»›i toggle bit khÃ´ng Ä‘Ãºng vá»›i mong Ä‘á»£i, nÃ³ sáº½ ignore vÃ  yÃªu cáº§u gá»­i láº¡i.
```

Ex:

```cpp
Giáº£ sá»­ host gá»­i dá»¯ liá»‡u tá»›i device:
- Láº§n Ä‘áº§u: Host gá»­i gÃ³i DATA0, device nháº­n vÃ  pháº£n há»“i ACK.
- Láº§n sau: Host gá»­i DATA1, device pháº£n há»“i ACK.
ğŸ‘Œ Náº¿u host khÃ´ng nháº­n Ä‘Æ°á»£c ACK, nÃ³ sáº½ gá»­i láº¡i DATA1.
âœŒï¸ Device kiá»ƒm tra toggle bit. Náº¿u nÃ³ trÃ¹ng vá»›i láº§n trÆ°á»›c, device biáº¿t lÃ  gÃ³i cÅ©, vÃ  cÃ³ thá»ƒ bá» qua.
```

##### 3.2.3 Handshake packets

![alt text](images/image-11.png)
CÃ³ 3 loáº¡i Packet Handshake lÃ  :

- ACK â€“ Cho biáº¿t Packet Ä‘Ã£ Ä‘Æ°á»£c gá»­i nháº­n thÃ nh cÃ´ng chÆ°a
- NAK â€“ Cho biáº¿t Device khÃ´ng táº¡m thá»i khÃ´ng thá»ƒ gá»­i hoáº·c nháº­n dá»¯ liá»‡u. NgoÃ i ra, gÃ³i nÃ y cÅ©ng Ä‘Æ°á»£c sá»­ dá»¥ng trong Transaction dáº¡ng Interrupt Ä‘á»ƒ bÃ¡o cho host biÃªt ráº±ng device cháº³ng Ã³ gÃ¬ Ä‘á»ƒ gá»­i.
- STALL â€“ Device bÃ¡o ráº±ng tráº¡ng thÃ¡i hiá»‡n táº¡i cáº§n cáº§n thiá»‡p tá»« phÃ­a Host.

### PHáº¦N 04: USB DEVICE

![alt text](images/image-12.png)

#### EndPoint

EndPoint chÆ°a buffer: hiá»ƒu Ä‘Æ¡n giáº£n nÃ³ lÃ  bá»ƒ chá»©a dá»¯ liá»‡u cÅ©ng Ä‘Æ°á»£c
Pháº§n má»m sáº½ pháº£i xá»­ lÃ½ ngáº¯t, Ä‘á»c dá»¯ liá»‡u tá»« buffer cá»§a EndPoint, rá»“i parse Device Descriptor Request.
Giáº£ sá»­ driver gá»­i má»™t Packet Ä‘áº¿n EP1 cá»§a thiáº¿t bá»‹. Dá»¯ liá»‡u nÃ y Ä‘Æ°á»£c nÃ©m tá»« Host, vÃ  trÃ´i xuá»‘ng EP1 OUT Buffer. Firmware phÃ­a USB Functions cá»© tháº¿ Ä‘á»c dá»¯ liá»‡u nÃ y. Rá»“i xá»­ lÃ½ tÃ³e loe gÃ¬ Ä‘Ã³. Sau Ä‘Ã³ náº¿u nÃ³ muá»‘n tráº£ dá»¯ liá»‡u nÃ o Ä‘Ã³ vá» Host, USB Functions láº¡i khÃ´ng thá»ƒ tá»‘ng dá»¯ liá»‡u Ä‘Ã³ vÃ o cÃ¡i Channel lÃºc trÆ°á»›c Ä‘Æ°á»£c (vÃ¬ ngÆ°á»£c chiá»u, Ä‘Ã¢m nhau thÃ¬ toi). VÃ¬ tháº¿, nÃ³ ghi dá»¯ liá»‡u vÃ o EP1 IN Bufer. Dá»¯ liá»‡u Ä‘Æ°á»£c ghi vÃ o cá»© náº±m á»Ÿ Ä‘áº¥y Ä‘áº¿n khi nÃ o Host gá»­i Packet IN (yÃªu cáº§u láº¥y dá»¯ liá»‡u) thÃ¬ má»›i Ä‘Æ°á»£c chuyá»ƒn Ä‘i

```cpp
EP_IN:
EP_OUT:
```

#### Pipes

Pipe lÃ  má»™t káº¿t ná»‘i logical giá»¯a Host vÃ  1 hoáº·c nhiá»u Endpoint, coi nÃ³ nhÆ° kÃªnh truyá»n cÅ©ng Ä‘Æ°á»£c

- Cáº¥u trÃºc cá»§a Pipe thÆ°á»ng bao gá»“m:

```cpp
- Äá»‹a chá»‰ endpoint: Má»—i pipe Ä‘Æ°á»£c xÃ¡c Ä‘á»‹nh thÃ´ng qua Ä‘á»‹a chá»‰ cá»§a endpoint.
- HÆ°á»›ng truyá»n táº£i: Pipe cÃ³ thá»ƒ truyá»n dá»¯ liá»‡u tá»« host tá»›i device (IN) hoáº·c tá»« device tá»›i host (OUT).
- Loáº¡i transfer: XÃ¡c Ä‘á»‹nh cÃ¡ch thá»©c dá»¯ liá»‡u sáº½ Ä‘Æ°á»£c truyá»n (control, bulk, interrupt,...).
    + Control (Ä‘Æ°á»£c sá»­ dá»¥ng trong cÃ¡c yÃªu cáº§u Ä‘iá»u khiá»ƒn)
    + Bulk (dÃ nh cho cÃ¡c truyá»n táº£i dá»¯ liá»‡u lá»›n)
    + Interrupt (dÃ nh cho cÃ¡c truyá»n táº£i cÃ³ Ä‘á»™ trá»… tháº¥p)
- Tá»‘c Ä‘á»™ vÃ  bÄƒng thÃ´ng: Má»—i loáº¡i transfer cÃ³ tá»‘c Ä‘á»™ vÃ  bÄƒng thÃ´ng khÃ¡c nhau
```

```cpp
CÃ³ 2 loáº¡i
- Stream Pipe (Pipe dáº¡ng dÃ²ng): truyá»n dá»¯ liá»‡u khÃ´ng Ä‘á»‹nh dáº¡ng trÆ°á»›c, khi sá»­ dá»¥ng loáº¡i nÃ y báº¡n cÃ³ Ä‘Æ¡n giáº£n lÃ  cÃ³ thá»ƒ gá»­i báº¥t cá»© dá»¯
liá»‡u gÃ¬ á»Ÿ 1 Ä‘áº§u, vÃ  láº¥y dá»¯ liá»‡u ra á»Ÿ Ä‘áº§u cÃ²n láº¡i. Luá»“ng dá»¯ liá»‡u sá»­ dá»¥ng Pipe nÃ y thÆ°á»ng Ä‘Æ°á»£c Ä‘á»‹nh nghÄ©a trÆ°á»›c, hoáº·c lÃ  IN hoáº·c lÃ 
OUT. Pipe dáº¡ng dÃ²ng há»— trá»£ phÆ°Æ¡ng thá»©c truyá»n Bulk, Isochronous vÃ  Interrupt. Stream cÃ³ thá»ƒ Ä‘Æ°á»£c Ä‘iá»u khiá»ƒn (controlled vá» pháº§n
má»m) bá»Ÿi Host hoáº·c Device.
- Message Pipi (Pipe truyá»n messsage): DÃ¹ng Ä‘á»ƒ truyá»n dá»¯ liá»‡u Ä‘Ã£ Ä‘Æ°á»£c Ä‘á»‹nh nghÄ©a theo USB Format. ÄÆ°á»£c Ä‘iá»u khiá»ƒn cÅ©ng nhÆ° xuáº¥t
phÃ¡t tá»« Host. Dá»¯ liá»‡u Ä‘Æ°á»£c truyá»n Ä‘i theo hÆ°á»›ng mong muá»‘n dá»±a trÃªn request tá»« Host. NÃ³ há»— trá»£ truyá»n dá»¯ liá»‡u cáº£ 2 hÆ°á»›ng vÃ  chá»‰ há»—
trá»£ Control Transfer thÃ´i
```

### PHáº¦N 05: USB COMMUNICATION FLOW

- CÆ¡ cháº¿ truyá»n dá»¯ liá»‡u liÃªn quan Ä‘áº¿n viá»‡c host Ä‘á»c vÃ  ghi vÃ o cÃ¡c bá»™ nhá»› trÃªn má»—i thiáº¿t bá»‹. CÃ¡c bá»™ nhá»› nÃ y Ä‘Æ°á»£c gá»i lÃ  endpoint. Vá» cÆ¡ báº£n, cÃ³ thá»ƒ hiá»ƒu cÃ¡c endpoint lÃ  cÃ¡c buffer in vÃ  out.
  ![alt text](images/image16.png)

- Khi host muá»‘n gá»­i data Ä‘áº¿n má»™t device, data Ä‘Æ°á»£c lÆ°u táº¡i endpoint OUT cá»§a device thÃ´ng qua viá»‡c sá»­ dá»¥ng WRITE transaction. Firmware device sáº½ giÃ¡m sÃ¡t cÃ¡c endpoint OUT Ä‘á»ƒ xÃ¡c Ä‘á»‹nh xem cÃ³ data nÃ o Ä‘Æ°á»£c nháº­n tá»« host hay khÃ´ng.
  ![alt text](images/image17.png)
- Náº¿u device muá»‘n giao tiáº¿p vá»›i host, data sáº½ Ä‘Æ°á»£c lÆ°u táº¡i endpoint IN. Data sáº½ váº«n náº±m táº¡i endpoint IN cho Ä‘áº¿n khi host release READ transaction. READ transaction khiáº¿n data cá»§a endpoint IN Ä‘Æ°á»£c gá»­i Ä‘áº¿n mÃ¡y chá»§.
  ![alt text](images/image18.png)

### PHáº¦N 06: STM32 USB CDC

Khi sá»­ dá»¥ng tháº±ng nÃ y thÃ¬ chÃ­nh lÃ  sá»­ dá»¥ng thÃ´ng qua Bulk

- Bulk Transfer Ä‘Æ°á»£c sá»­ dá»¥ng khi cáº§n truyá»n táº£i lÆ°á»£ng dá»¯ liá»‡u lá»›n (vÃ­ dá»¥ nhÆ° khi sá»­ dá»¥ng thiáº¿t bá»‹ USB nhÆ° serial port hoáº·c cÃ¡c thiáº¿t bá»‹ lÆ°u trá»¯ nhÆ° USB flash drives)

#### 6.1 USB CDC lÃ  gÃ¬?

Trong STM32f103c8t6 chá»‰ há»— trá»£ giao thÆ°c USB kiá»ƒu Device, tháº¿ nÃªn ta sáº½ sá»­ dá»¥ng kit Bluepill nhÆ° má»™t thiáº¿t bá»‹ Ä‘á»ƒ truyá»n nháº­n dá»¯ liá»‡u giá»¯a nÃ³ vÃ  mÃ¡y tÃ­nh.

#### 6.2 Láº­p trÃ¬nh USB CDC vá»›i STM32

CÃ¹ng code vÃ  Ä‘á»c 2 chÃ¢n tÃ­n hiá»‡u D+, D- Ä‘á»ƒ biáº¿t dá»¯ liá»‡u Ä‘Æ°á»£c truyá»n Ä‘i nhÆ° tháº¿ nÃ o
![alt text](images/image-15.png)

## ChÆ°Æ¡ng 13 USB CDC

## PHáº¦N 01: LÃ½ thuyáº¿t cÆ¡ báº£n cáº§n náº¯m vá»¯ng trong USB STM32

### 1. Thanh ghi USB interrupt status

![alt text](images/qimage.png)
ChÃº Ã½ 2 bit sau Ä‘Ã¢y

```cpp
- bit 15: CTR: Correct transfer: ÄÆ°á»£c hardware set, mÃ¬nh sáº½ check bit nÃ y Ä‘á»ƒ xÃ¡c nháº­n giao dá»‹ch
" endpoint has successfully completed a transaction"
- Bit 10 RESET: USB reset request
```

![alt text](images/qimage-2.png)
Vá» cÆ¡ báº£n mÃ¬nh cáº§n thiáº¿t láº­p ngáº¯t Ä‘á»ƒ há»©ng cÃ¡c sá»± kiá»‡n ngáº¯t tá»« USB HOST

```cpp
void USB_LP_CAN1_RX0_IRQHandler(void)
{
    // VÃ­ dá»¥ nhÆ° sá»± kiá»‡n cáº¯m USB vÃ o HOST gá»­i request nÃ³ sáº½ vÃ´ Ä‘Ã¢y Ä‘áº§u
    if (USB->ISTR.BITS.RESET != RESET)
    {
        USB_ResetCallBack();
    }

    if (USB->ISTR.BITS.CTR != RESET)
    {
        USB_TransactionCallBack();
    }

    if (USB->ISTR.BITS.ERR != RESET)
    {
        USB->ISTR.BITS.ERR = 0;
    }

    if (USB->ISTR.BITS.SOF != RESET)
    {
        USB->ISTR.BITS.SOF = 0;
    }

    if (USB->ISTR.BITS.ESOF != RESET)
    {
        USB->ISTR.BITS.ESOF = 0;
    }

    if (USB->ISTR.BITS.SUSP != RESET)
    {
        USB->ISTR.BITS.SUSP = 0;
    }
}
```

### 2. Thanh ghi USB_DADDR, setup device address vÃ  enable function

![alt text](images/qimage-1.png)

```cpp
void USB_ResetCallBack(void)
{
    // Reset cá»
    USB->ISTR.BITS.RESET = 0x00;
    // Init endpoint
    USB_EndpointInit(USB, ENDPOINT_TYPE_CONTROL, 0x80, 0x18, USB_MAX_EP_PACKET_SIZE);
    USB_EndpointInit(USB, ENDPOINT_TYPE_CONTROL, 0x00, 0x58, USB_MAX_EP_PACKET_SIZE);
    //LÃºc nÃ o cÅ©ng váº­y, nÃ³ sáº½ init ADD Device máº·c Ä‘á»‹nh lÃ  0x00 trÆ°á»›c, quÃ¡ trÃ¬nh config, get thÃ´ng tin diá»…n ra xong, giao tiáº¿p nÃ³ sáº½ setup láº¡i Ä‘á»‹a chá»‰ device
    USB->DADDR.BITS.EF = 0x01;
    USB->DADDR.BITS.ADD = 0x00;
}
```

Function USB_EndpointInit dÃ¹ng Ä‘á»ƒ khá»Ÿi táº¡o endpoint

```cpp
static void USB_EndpointInit(USB_Typedef* USBx, uint8_t type, uint8_t addr, uint16_t packetAddr, uint16_t maxPacketSize)
{
    // Set endpoint type
    uint8_t ep = 0;

    ep = addr & 0x7FU;
    USB_SET_TYPE_TRANSFER(USBx, ep, type);
    USB_SET_ENDPOINT_ADDRESS(USBx, ep);

    if ((addr & 0x80) == 0x80)      // IN endpoint
    {
        // Set bit STAT_TX & clear DTOG_TX
        USB_SET_STAT_TX(USBx, ep, STATUS_TX_NAK);
        USB_DATA_TGL_TX(USBx, ep, DATA_TGL_0);
    }
    else
    {
        // Set bit STAT_RX & clear DTOG_RX
        USB_SET_STAT_RX(USBx, ep, STATUS_RX_VALID);
        USB_DATA_TGL_RX(USBx, ep, DATA_TGL_0);
    }

    USB_BufferDescTable(addr, packetAddr, maxPacketSize);
}
```

Thanh ghi USB_EPnR
![alt text](images/qimage-3.png)
![alt text](images/qimage-4.png)

Vá»›i thanh ghi nÃ y, Ä‘á»ƒ dá»… quáº£n lÃ½, chÃºng ta cáº§n viáº¿t ra má»™t vÃ i cÃ¡c macro function

```cpp
// 8F8F = 1000 1111 1000 1111: DÃ¹ng tháº±ng nÃ y Ä‘á»ƒ dá»¯ láº¡i má»™t sá»‘ bit, nhá»¯ng bit toggle thÃ¬ clear Ä‘i Ä‘á»ƒ khá»Ÿi táº¡o láº¡i
// VÃ¬ sao pháº£i lÃ m nhÆ° váº­y: bit toogle khi set thÃ¬ sáº½ clear thanh ghi, vÃ¬ váº­y pháº£i Ä‘á»ƒ modify láº¡i thÃ¬ pháº£i ghi láº¡i cáº£ thanh ghi. VÃ  8F8F lÃ  Ä‘á»ƒ giá»¯ láº¡i nhá»¯ng bit thá»±c sá»± cáº§n giá»¯ láº¡i trÆ°á»›c khi modify
//Thiáº¿t láº­p kiá»ƒu truyá»n (Transfer Type) cá»§a endpoint: lÃ  bit 10:9 cá»§a thanh ghi (Theo báº£ng *)
#define USB_SET_TYPE_TRANSFER(USBx, EP, TYPE)                       \
     do {                                                           \
         register uint16_t wValReg = 0;                             \
         wValReg = (USBx->EPnRp[EP].WORD & 0x8F8F) | ((TYPE) << 9); \
         USBx->EPnRp[EP].WORD = wValReg;                            \
     } while (0)                                                    \

//Thiáº¿t láº­p endpoint address chÃ­nh lÃ  bit 0:3 trÃªn báº£ng kia
#define USB_SET_ENDPOINT_ADDRESS(USBx, EP)                          \
     do {                                                           \
         register uint16_t wValReg = 0;                             \
         wValReg = (USBx->EPnRp[EP].WORD & 0x8F8F) | (EP);          \
         USBx->EPnRp[EP].WORD = wValReg;                            \
     } while (0)                                                    \
//Set status RX: Tráº¡ng thÃ¡i nháº­n dá»¯ liá»‡u: bit 4-5 (Báº£ng ***)
#define USB_SET_STAT_RX(USBx, EP, STS)                          \
    do                                                          \
    {                                                           \
        register uint16_t _wRegVal = 0;                         \
        _wRegVal = (USBx->EPnRp[EP].BITS.STAT_RX ^ STS) << 12;  \
        _wRegVal = _wRegVal | (USBx->EPnRp[EP].WORD & 0x8F8F);  \
        USBx->EPnRp[EP].WORD = _wRegVal;                        \
    } while (0)                                                 \

//
#define USB_DATA_TGL_RX(USBx, EP, TGL)                          \
    do                                                          \
    {                                                           \
        register uint16_t _wRegVal = 0;                         \
        _wRegVal = (USBx->EPnRp[EP].BITS.DTOG_RX ^ TGL) << 14;  \
        _wRegVal = _wRegVal | (USBx->EPnRp[EP].WORD & 0x8F8F);  \
        USBx->EPnRp[EP].WORD = _wRegVal;                        \
    } while (0)                                                 \

//Set status TX: Tráº¡ng thÃ¡i nháº­n dá»¯ liá»‡u: bit 12-13 (Báº£ng **)
#define USB_SET_STAT_TX(USBx, EP, STS)                          \
    do                                                          \
    {                                                           \
        register uint16_t _wRegVal = 0;                         \
        _wRegVal = (USBx->EPnRp[EP].BITS.STAT_TX ^ STS) << 4;   \
        _wRegVal = _wRegVal | (USBx->EPnRp[EP].WORD & 0x8F8F);  \
        USBx->EPnRp[EP].WORD = _wRegVal;                        \
    } while (0)                                                 \

#define USB_DATA_TGL_TX(USBx, EP, TGL)                          \
    do                                                          \
    {                                                           \
        register uint16_t _wRegVal = 0;                         \
        _wRegVal = (USBx->EPnRp[EP].BITS.DTOG_TX ^ TGL) << 6;   \
        _wRegVal = _wRegVal | (USBx->EPnRp[EP].WORD & 0x8F8F);  \
        USBx->EPnRp[EP].WORD = _wRegVal;                        \
    } while (0)                                                 \

/* Truoc khi su dung hai macro nay thi test xem lieu cac bit toggle trong thanh ghi co bi clear khi set bit bat ky hay khong */
/* Neu co thi su dung macro nay */

#define CLEAR_TRANSFER_TX_FLAG(USBx, EP)                            \
     do {                                                           \
         register uint16_t wValReg = 0;                             \
         wValReg = (USBx->EPnRp[EP].WORD & 0x8F8F) & ~(1 << 7);     \
         USBx->EPnRp[EP].WORD = wValReg;                            \
     } while (0)                                                    \

#define CLEAR_TRANSFER_RX_FLAG(USBx, EP)                            \
     do {                                                           \
         register uint16_t wValReg = 0;                             \
         wValReg = (USBx->EPnRp[EP].WORD & 0x8F8F) & ~(1 << 15);    \
         USBx->EPnRp[EP].WORD = wValReg;                            \
     } while (0)
```

(Báº£ng \*)
![alt text](images/qimage-5.png)

(Báº£ng RX\*\*)
![alt text](images/qimage-6.png)

(Báº£ng TX\*\*\*)
![alt text](images/qimage-7.png)

Nhá»¯ng state trÃªn thá»ƒ hiá»‡n Ä‘iá»u gÃ¬? chÃ­nh lÃ  Ä‘Ã¢y
![alt text](images/qimage-8.png)

## PHáº¦N 02: Luá»“ng hoáº¡t Ä‘á»™ng vÃ  cÃ¡ch config cÃ¡c function

### BÆ°á»›c 01: Khá»Ÿi táº¡o ngáº¯t

```cpp
Báº£n cháº¥t thÃ¬ USB hoáº¡t Ä‘á»™ng theo cÆ¡ cháº¿ ngáº¯t (interrupt)
- Khi cáº¯m usb, hoáº·c cÃ³ tÃ­n hiá»‡u HOST bÃ¡o tá»›i muá»‘n reset -> khá»Ÿi táº¡o láº¡i -> USB_ResetCallBack()
(Check trong thanh ghi ISTR bit RESET)
- Khi bit DIR trong thanh ghi ISTR Ä‘Æ°á»£c set lÃªn, sinh ra má»™t ngáº¯t -> USB_TransactionCallBack()
(This bit is written by the hardware according to the direction of the successful transaction,
which generated the interrupt request.)
```

### BÆ°á»›c 02: USB_ResetCallBack

Má»—i khi reset USB thÃ¬ function sáº½ Ä‘Æ°á»£c call

```cpp
void USB_ResetCallBack(void)
{
    USB->ISTR.BITS.RESET = 0x00;
    //Khá»Ÿi táº¡o EP0 khi reset, EP0 dÃ¹ng Ä‘á»ƒ setup & config
    USB_EndpointInit(USB, ENDPOINT_TYPE_CONTROL, 0x80, 0x18, USB_MAX_EP_PACKET_SIZE);
    USB_EndpointInit(USB, ENDPOINT_TYPE_CONTROL, 0x00, 0x58, USB_MAX_EP_PACKET_SIZE);

    USB->DADDR.BITS.EF = 0x01;
    //Máº·c Ä‘á»‹nh luÃ´n khá»Ÿi táº¡o address báº±ng 0x00, sáº½ set sau
    USB->DADDR.BITS.ADD = 0x00;
}
```

### BÆ°á»›c 03: USB_TransactionCallBack

```cpp
void USB_TransactionCallBack(void)
{
    while (USB->ISTR.BITS.CTR != RESET)
    {
        //Láº¥y ra index cá»§a endpoint
        epindex = USB->ISTR.BITS.EP_ID;

        /* Endpoint 0 */
        if (epindex == 0)
        {
            /* DIR = 1 => Out type => CTR_RX bit or both CTR_TX/CTR_RX are set*/
            if (USB->ISTR.BITS.DIR != RESET)
            {
                if (USB->EPnRp[epindex].BITS.SETUP != RESET)
                {
                    // VÃ´ Ä‘Æ°á»£c Ä‘Ã¢y thÃ¬ cháº¯c cháº¯n lÃ  SETUP rá»“i
                    // 01: Äá»c dá»¯ liá»‡u ra: USB_ReadPMA
                    // 02: Clear cá» RX
                    // 03: xá»­ lÃ½ quÃ¡ trÃ¬nh setup
                }
                else
                {
                    //VÃ´ Ä‘Æ°á»£c Ä‘Ã¢y thÃ¬ chÃ­nh lÃ  out token hay gá»i lÃ  data out cho thÃ¢n thuá»™c
                    if (USB->EPnRp[epindex].BITS.CTR_RX != RESET)
                    {
                        //01: Clear cá» RX
                        //02: Xá»­ lÃ½ data nháº­n Ä‘Æ°á»£c tá»« host
                    }
                }
            }
            /* DIR = 0 => IN type => CTR_TX bit is set */
            else
            {
                // In token
                if (USB->EPnRp[epindex].BITS.CTR_TX != RESET)
                {
                    // 01: Clear cá» TX
                    // 02: Xá»­ lÃ½ quÃ¡ trÃ¬nh gá»­i dá»¯ liá»‡u
                }
            }
        }
        else
        {
            /* Endpoint 1, 2, 3... */
            /* DIR = 1 => Out type => CTR_RX bit or both CTR_TX/CTR_RX are set*/
            if (USB->ISTR.BITS.DIR != RESET)
            {
                // Out token
                if (USB->EPnRp[epindex].BITS.CTR_RX != RESET)
                {
                    //01: Clear cá» RX
                    //02: Xá»­ lÃ½ data nháº­n Ä‘Æ°á»£c tá»« host
                }
            }
            /* DIR = 0 => IN type => CTR_TX bit is set */
            else
            {
                // In token
                if (USB->EPnRp[epindex].BITS.CTR_TX != RESET)
                {
                    // 01: Clear cá» TX
                    // 02: Xá»­ lÃ½ quÃ¡ trÃ¬nh gá»­i dá»¯ liá»‡u
                }
            }
        }
    }
}
```

Chá»‘t láº¡i lÃ  chÃºng ta cáº§n pháº£i xá»­ lÃ½:

1. Clear cÃ¡c cá»
2. Äá»c ghi memory (báº£n cháº¥t lÃ  Ä‘á»c ghi dá»¯ liá»‡u host gá»­i hoáº·c mÃ¬nh gá»­i cho host)
3. Xá»­ lÃ½ dá»¯ liá»‡u (báº£n cháº¥t lÃ  host sáº½ chá»§ Ä‘á»™ng gá»­i cÃ¡c báº£n tin nhÆ°: setup/out data,.. mÃ¬nh sáº½ tÃ¹y trÆ°á»ng há»£p Ä‘á»ƒ xá»­ lÃ½ báº±ng viá»‡c pháº£n há»“i hoáº·c Ä‘á»c ra tá»« host)
   Xá»­ lÃ½ xong 3 Ä‘iá»u nÃ y coi nhÆ° chÃºng ta Ä‘Ã£ Ä‘i Ä‘Æ°á»£c 8/10 cháº·ng Ä‘Æ°á»ng gá»­i dá»¯ liá»‡u tá»« device tá»›i host, trong pháº§n sau chÃºng ta sáº½ cÃ¹ng nhau xá»­ lÃ½ cÃ¡c tháº±ng nÃ y nhÃ©.

## PHáº¦N 03: Xá»­ lÃ½ láº§n lÆ°á»£t cÃ¡c tiÃªu Ä‘á»

### (1) Clear cá»

```cpp
#define CLEAR_TRANSFER_TX_FLAG(USBx, EP)                            \
     do {                                                           \
         register uint16_t wValReg = 0;                             \
         wValReg = (USBx->EPnRp[EP].WORD & 0x8F8F) & ~(1 << 7);     \
         USBx->EPnRp[EP].WORD = wValReg;                            \
     } while (0)                                                    \

#define CLEAR_TRANSFER_RX_FLAG(USBx, EP)                            \
     do {                                                           \
         register uint16_t wValReg = 0;                             \
         wValReg = (USBx->EPnRp[EP].WORD & 0x8F8F) & ~(1 << 15);    \
         USBx->EPnRp[EP].WORD = wValReg;                            \
     } while (0)
```

### (2) Äá»c ghi memory

Äáº§u tiÃªn chÃºng ta pháº£i hiá»ƒu PMA lÃ  gÃ¬ ?
Packet Memory Area: dÃ¹ng Ä‘á»ƒ lÆ°u dá»¯ liá»‡u truyá»n/nháº­n cá»§a cÃ¡c endpoint USB, Má»—i Ä‘á»‹a chá»‰ byte trong PMA thá»±c cháº¥t Ä‘Æ°á»£c Ã¡nh xáº¡ 2 byte (16-bit) trÃªn bus 32-bit, vÃ  PMA báº¯t Ä‘áº§u tá»« Ä‘á»‹a chá»‰ base + 0x400 (trÃªn Ä‘á»‹a chá»‰ USBx)

Má»—i endpoint (EP) sáº½ cÃ³ 4 thanh ghi 16-bit trong PMA dÃ¹ng Ä‘á»ƒ Ä‘iá»u khiá»ƒn:

```cpp
| STT                          | Chá»©c nÄƒng                     |
| ---------------------------- | ----------------------------- |
| 0                            | `ADDR_TX` â€“ Ä‘á»‹a chá»‰ TX buffer |
| 1                            | `COUNT_TX` â€“ sá»‘ byte TX       |
| 2                            | `ADDR_RX` â€“ Ä‘á»‹a chá»‰ RX buffer |
| 3                            | `COUNT_RX` â€“ sá»‘ byte RX       |

```

Vá» cÆ¡ báº£n nhá»¯ng tháº±ng trÃªn lÃ  Ä‘á»‹a chá»‰ offset cá»§a cÃ¡c thanh ghi dá»¯ liá»‡u: chÃºng Ä‘Æ°á»£c format theo:
![alt text](images/qimage-9.png)
![alt text](images/qimage-10.png)
![alt text](images/qimage-11.png)
![alt text](images/qimage-12.png)
Khi Ä‘Ã£ cÃ³ Ä‘á»‹a chá»‰ offset rá»“i thÃ¬ mÃ¬nh cÃ³ thá»ƒ dá»… dÃ ng giao tiáº¿p (Ä‘á»c ghi) vÃ o phÃ¢n vÃ¹ng PMA cá»§a tá»«ng endpoint
âœŒï¸ LÆ°u Ã½: Memory STM32 ngoáº¡i vi lÃ  32 bit tuy nhiÃªn Ä‘á»‹a chá»‰ vá»‹ trÃ­ bá»™ nhá»› thá»±c táº¿ lÃ  16 bit -> cáº§n cÄƒn chá»‰nh
NhÆ° doc cÃ³ ghi
![alt text](images/qimage-14.png)
CÃ³ thá»ƒ nhÃ¬n tháº¥y rÃµ hÆ¡n táº¡i hÃ¬nh sau
![alt text](images/qimage-13.png)

Äá»‹nh nghÄ© cÃ¡c function truy cÃ¢p bá»™ nhá»› PMA

```cpp
// Write Packet Buffer Memory Address
static void USB_WritePMA(USB_Typedef* USBx, uint16_t wBufAddrPMA, uint8_t* buff, uint16_t wCount)
{
    uint32_t index          = 0;
    uint32_t nCount         = (wCount + 1) >> 1;
    uint16_t *pBufAddrAPB   = 0, temp1, temp2;

    pBufAddrAPB = (uint16_t*) (wBufAddrPMA*2 + (uint32_t) USBx + 0x400);

    if (buff == NULL) return;

    for (index = 0; index < nCount; ++index)
    {
        temp1 = (uint16_t) (*buff);
        buff++;
        temp2 = temp1 | (((uint16_t) (*buff)) << 8);
        *pBufAddrAPB = temp2;
        pBufAddrAPB = pBufAddrAPB + 2;
        buff++;
    }
}

// Read Packet Buffer Memory Address
void USB_ReadPMA(USB_Typedef* USBx , uint16_t wBufAddrPMA, uint8_t* buff, uint16_t wCount)
{
    uint32_t index          = 0;
    uint32_t nCount         = (wCount + 1) >> 1;
    uint32_t* pBufAddrAPB   = 0;

    pBufAddrAPB = (uint32_t*) (wBufAddrPMA*2 + (uint32_t) USBx + 0x400);

    for (index = 0; index < nCount; ++index)
    {
        *((uint16_t*) buff) = *((uint16_t*) pBufAddrAPB);
        pBufAddrAPB++;
        buff = buff + 2;
    }
}

```

### (3) Xá»­ lÃ½ dá»¯ liá»‡u

Vá» cÆ¡ báº£n mÃ¬nh sáº½ cáº§n viáº¿t 2 hÃ m

```cpp
//Xá»­ lÃ½ setup
USB_ProcessSetupStage()
//Xá»­ lÃ½ outdata tá»« host
USB_ProcessDataOutStage()
//Xá»­ lÃ½ data tá»« device -> host
USB_ProcessDataInStage()
```

Host sáº½ gá»­i cho mÃ¬nh má»™t khá»‘i dá»¯ liá»‡u cÃ³ kiá»ƒu nhÆ° sau:

```cpp
typedef struct {
    union
    {
        uint8_t byte;

        struct {
            uint8_t recipient   : 5;    /* 0 = Device
                                           1 = Interface
                                           2 = Endpoint
                                           3 = Other
                                           4...31 = Reserved */

            uint8_t type        : 2;    /* 0 = Standard
                                           1 = Class
                                           2 = Vendor
                                           3 = Reserved */

            uint8_t dir         : 1;    /* 0 = Host-to-device
                                           1 = Device-to-hos */
        } bits;
    } bmRequestType;

    uint8_t     bRequest;
    uint16_t    wValue;
    uint16_t    wIndex;
    uint16_t    wLength;
} USB_RequestTypedef;
```

Hay nhÆ° hÃ¬nh trong document USB2.0
![alt text](images/qimage-15.png)

MÃ¬nh cáº§n define nhá»¯ng type cáº§n thiáº¿t ra Ä‘á»ƒ kiá»ƒm tra vÃ  pháº£n há»“i vá» cho HOST Ä‘Ãºng thá»© HOST cáº§n
![alt text](images/qimage-16.png)

### \*\* Function USB_ProcessSetupStage()

HÃ m setup chÃºng ta sáº½ viáº¿t luá»“ng nhÆ° sau:

```cpp
static void USB_ProcessSetupStage(USB_Typedef* USBx, uint8_t *buff)
{

    if (DevRequest.bmRequestType.bits.type != RESET)
    {
        //DÃ nh cho Class nhÆ° CDC, HID,..
    }
    else
    {
        // Náº¿u vÃ o Ä‘Ã¢y thÃ¬ lÃ  Standard
        // TÃ¹y theo HOST cáº§n gÃ¬ thÃ¬ mÃ¬nh lÃ m Ä‘áº¥y, ghi dá»¯ liá»‡u vÃ o bufftmp
        switch (DevRequest.bRequest)
        {
            case GET_DESCRIPTOR:
            case SET_ADDRESS:
            case GET_CONFIGURATION:
            case SET_CONFIGURATION:
            case CLEAR_FEATURE:
            case SET_FEATURE:
            case GET_INTERFACE:
            case SET_INTERFACE:
            case GET_STATUS:
            case SET_DESCRIPTOR:
            default:
        }
    }

    if ((ControlState & 0x02) != 0x02)         // Next IN Direction
    {

        if ((ControlState & 0x01) != 0x01)      // Next Data Stage
        {
            // Ghi dá»¯ liá»‡u vÃ o Ä‘á»ƒ gá»­i Ä‘i
            USB_WritePMA(USBx, USB_ADDR0_TX, bufftmp, USB_COUNT0_TX & 0x3FF);
        }
        //Set cÃ¡c cá»

    }
    else                                        // Next OUT Direction
    {
        //Set cÃ¡c cá»
    }
}
```

### \*\* Function USB_ProcessDataOutStage()

HÃ m xá»­ lÃ½ dá»¯ liá»‡u truyá»n vá» tá»« host sáº½ theo nhÆ° luá»“ng sau:

```cpp
static void USB_ProcessDataOutStage(USB_Typedef* USBx, uint8_t ep)
{
    uint8_t  i;
    uint16_t wLength;

    if (ep == 0)
    {
        // VÃ o Ä‘Ã¢y thÃ¬ lÃ  EP0
        if ((ControlState & 0x01) != 0x01)          /* Data Stage */
        {
            // Nháº­n dá»¯ liá»‡u
            // Set cÃ¡c cá»
        }
        else                                        /* Status Stage */
        {
            // Set cÃ¡c cá»
        }
    }
    else
    {
        // VÃ o Ä‘Ã¢y thÃ¬ lÃ  EP 1, 2, 3...
        if ((ControlState & 0x04) != 0x04)
        {
            // Nháº­n dá»¯ liá»‡u
            // Set cÃ¡c cá»
        }
    }
}
```

### \*\* Function USB_ProcessDataInStage()

HÃ m xá»­ lÃ½ dá»¯ liá»‡u tá»« device -> HOST

```cpp
static void USB_ProcessDataInStage(USB_Typedef* USBx, uint8_t ep)
{
    if ((ControlState & 0x01) != 0x01)          /* Data Stage */
    {
        if (bCount > GetMaxPacketOutEP(ep))
        {
            // VÃ o Ä‘Ã¢y lÃ  size gá»­i > max
            // Set cÃ¡c cá»
            // Ghi dá»¯ liá»‡u
        }
        else
        {
            // VÃ o Ä‘Ã¢y lÃ  size gá»­i < max
            ControlState = ControlState & ~0x08;

            if ((ControlState & 0x40) == 0x40)
            {
                // Set cÃ¡c cá»
                // Ghi dá»¯ liá»‡u
                USB_WritePMA(USBx, USB_ADDR_TX(ep), bufftmp, USB_COUNT_TX(ep) & 0x3FF);
            }
            else
            {
                /* Next Status Stage and OUT direction */
                // Set cÃ¡c cá»
            }
        }
    }
    else                                        /* Status Stage */
    {
        // Set cÃ¡c cá»
    }
}
```

## ChÆ°Æ¡ng 14 Linker

```text
Há»c trong slide
```

```cpp
ENTRY(Reset_Handler)

MEMORY
{
    FLASH(rx):ORIGIN =0x08000000, LENGTH = 128K
    SRAM(rwx):ORIGIN =0x20000000, LENGTH = 20K
}

SECTIONS
{
    .text :
    {
        *(.isr_vector)
        *(.text*)
        *(.rodata*)
        . = ALIGN(4);
        _etext = .;
    } > FLASH

    .data :
    {
        _sdata = .;
        *(.data*)
        . = ALIGN(4);
        _edata = .;
    } > SRAM AT > FLASH

    .bss :
    {
        _sbss = .;
        *(.bss*)
        . = ALIGN(4);
        _ebss = .;
    } > SRAM
}

```

## ChÆ°Æ¡ng 15 Startup

```text
Há»c trong slide
```

```cpp
#include <stdint.h>

#define SRAM_START 0x20000000
#define SRAM_SIZE (20U * 1024)
#define SRAM_END (SRAM_START + SRAM_SIZE)

#define STACK_START SRAM_END

extern uint32_t _etext;
extern uint32_t _sdata;
extern uint32_t _edata;
extern uint32_t _sbss;
extern uint32_t _ebss;

void main();

void Reset_Handler(void);

void NMI_Handler(void) __attribute__((weak, alias("Default_Handler")));
void HardFault_Handler(void) __attribute__((weak, alias("Default_Handler")));
void MemManage_Handler(void) __attribute__((weak, alias("Default_Handler")));
void BusFault_Handler(void) __attribute__((weak, alias("Default_Handler")));
void UsageFault_Handler(void) __attribute__((weak, alias("Default_Handler")));
void SVC_Handler(void) __attribute__((weak, alias("Default_Handler")));
void DebugMon_Handler(void) __attribute__((weak, alias("Default_Handler")));
void PendSV_Handler(void) __attribute__((weak, alias("Default_Handler")));
void SysTick_Handler(void) __attribute__((weak, alias("Default_Handler")));
void WWDG_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void PVD_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TAMP_STAMP_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void RTC_WKUP_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void RCC_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void EXTI0_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void EXTI1_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void EXTI2_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void EXTI3_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void EXTI4_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream0_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream1_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream2_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream3_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream4_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream5_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream6_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void ADC_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN1_TX_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN1_RX0_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN1_RX1_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN1_SCE_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void EXTI9_5_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM1_BRK_TIM9_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM1_UP_TIM10_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM1_TRG_COM_TIM11_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM1_CC_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM2_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM3_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM4_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void I2C1_EV_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void I2C1_ER_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void I2C2_EV_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void I2C2_ER_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void SPI1_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void SPI2_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void USART1_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void USART2_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void USART3_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void EXTI15_10_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void RTC_Alarm_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void OTG_FS_WKUP_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM8_BRK_TIM12_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM8_UP_TIM13_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM8_TRG_COM_TIM14_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM8_CC_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA1_Stream7_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void FSMC_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void SDIO_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM5_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void SPI3_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void UART4_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void UART5_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM6_DAC_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void TIM7_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream0_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream1_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream2_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream3_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream4_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void ETH_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void ETH_WKUP_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN2_TX_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN2_RX0_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN2_RX1_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CAN2_SCE_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void OTG_FS_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream5_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream6_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DMA2_Stream7_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void USART6_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void I2C3_EV_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void I2C3_ER_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void OTG_HS_EP1_OUT_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void OTG_HS_EP1_IN_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void OTG_HS_WKUP_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void OTG_HS_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void DCMI_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void CRYP_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void HASH_RNG_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));
void FPU_IRQHandler(void) __attribute__((weak, alias("Default_Handler")));

uint32_t vectors[] __attribute__((section(".isr_vector"))) = {
    STACK_START,
    (uint32_t)Reset_Handler,
    (uint32_t)NMI_Handler,
    (uint32_t)HardFault_Handler,
    (uint32_t)MemManage_Handler,
    (uint32_t)BusFault_Handler,
    (uint32_t)UsageFault_Handler,
    0,
    0,
    0,
    0,
    (uint32_t)SVC_Handler,
    (uint32_t)DebugMon_Handler,
    0,
    (uint32_t)PendSV_Handler,
    (uint32_t)SysTick_Handler,
    (uint32_t)WWDG_IRQHandler,
    (uint32_t)PVD_IRQHandler,
    (uint32_t)TAMP_STAMP_IRQHandler,
    (uint32_t)RTC_WKUP_IRQHandler,
    0,
    (uint32_t)RCC_IRQHandler,
    (uint32_t)EXTI0_IRQHandler,
    (uint32_t)EXTI1_IRQHandler,
    (uint32_t)EXTI2_IRQHandler,
    (uint32_t)EXTI3_IRQHandler,
    (uint32_t)EXTI4_IRQHandler,
    (uint32_t)DMA1_Stream0_IRQHandler,
    (uint32_t)DMA1_Stream1_IRQHandler,
    (uint32_t)DMA1_Stream2_IRQHandler,
    (uint32_t)DMA1_Stream3_IRQHandler,
    (uint32_t)DMA1_Stream4_IRQHandler,
    (uint32_t)DMA1_Stream5_IRQHandler,
    (uint32_t)DMA1_Stream6_IRQHandler,
    (uint32_t)ADC_IRQHandler,
    (uint32_t)CAN1_TX_IRQHandler,
    (uint32_t)CAN1_RX0_IRQHandler,
    (uint32_t)CAN1_RX1_IRQHandler,
    (uint32_t)CAN1_SCE_IRQHandler,
    (uint32_t)EXTI9_5_IRQHandler,
    (uint32_t)TIM1_BRK_TIM9_IRQHandler,
    (uint32_t)TIM1_UP_TIM10_IRQHandler,
    (uint32_t)TIM1_TRG_COM_TIM11_IRQHandler,
    (uint32_t)TIM1_CC_IRQHandler,
    (uint32_t)TIM2_IRQHandler,
    (uint32_t)TIM3_IRQHandler,
    (uint32_t)TIM4_IRQHandler,
    (uint32_t)I2C1_EV_IRQHandler,
    (uint32_t)I2C1_ER_IRQHandler,
    (uint32_t)I2C2_EV_IRQHandler,
    (uint32_t)I2C2_ER_IRQHandler,
    (uint32_t)SPI1_IRQHandler,
    (uint32_t)SPI2_IRQHandler,
    (uint32_t)USART1_IRQHandler,
    (uint32_t)USART2_IRQHandler,
    (uint32_t)USART3_IRQHandler,
    (uint32_t)EXTI15_10_IRQHandler,
    (uint32_t)RTC_Alarm_IRQHandler,
    (uint32_t)OTG_FS_WKUP_IRQHandler,
    (uint32_t)TIM8_BRK_TIM12_IRQHandler,
    (uint32_t)TIM8_UP_TIM13_IRQHandler,
    (uint32_t)TIM8_TRG_COM_TIM14_IRQHandler,
    (uint32_t)TIM8_CC_IRQHandler,
    (uint32_t)DMA1_Stream7_IRQHandler,
    (uint32_t)FSMC_IRQHandler,
    (uint32_t)SDIO_IRQHandler,
    (uint32_t)TIM5_IRQHandler,
    (uint32_t)SPI3_IRQHandler,
    (uint32_t)UART4_IRQHandler,
    (uint32_t)UART5_IRQHandler,
    (uint32_t)TIM6_DAC_IRQHandler,
    (uint32_t)TIM7_IRQHandler,
    (uint32_t)DMA2_Stream0_IRQHandler,
    (uint32_t)DMA2_Stream1_IRQHandler,
    (uint32_t)DMA2_Stream2_IRQHandler,
    (uint32_t)DMA2_Stream3_IRQHandler,
    (uint32_t)DMA2_Stream4_IRQHandler,
    (uint32_t)ETH_IRQHandler,
    (uint32_t)ETH_WKUP_IRQHandler,
    (uint32_t)CAN2_TX_IRQHandler,
    (uint32_t)CAN2_RX0_IRQHandler,
    (uint32_t)CAN2_RX1_IRQHandler,
    (uint32_t)CAN2_SCE_IRQHandler,
    (uint32_t)OTG_FS_IRQHandler,
    (uint32_t)DMA2_Stream5_IRQHandler,
    (uint32_t)DMA2_Stream6_IRQHandler,
    (uint32_t)DMA2_Stream7_IRQHandler,
    (uint32_t)USART6_IRQHandler,
    (uint32_t)I2C3_EV_IRQHandler,
    (uint32_t)I2C3_ER_IRQHandler,
    (uint32_t)OTG_HS_EP1_OUT_IRQHandler,
    (uint32_t)OTG_HS_EP1_IN_IRQHandler,
    (uint32_t)OTG_HS_WKUP_IRQHandler,
    (uint32_t)OTG_HS_IRQHandler,
    (uint32_t)DCMI_IRQHandler,
    (uint32_t)CRYP_IRQHandler,
    (uint32_t)HASH_RNG_IRQHandler,
    (uint32_t)FPU_IRQHandler,
};

void Reset_Handler()
{
    uint32_t size = (uint32_t)&_edata - (uint32_t)&_sdata;
    uint8_t *pDst = (uint8_t *)&_sdata;
    uint8_t *pSrc = (uint8_t *)&_etext;
    for (uint32_t i = 0; i < size; i++)
    {
        *pDst++ = *pSrc++;
    }
    // Init .bss section to zero in SRAM
    size = (uint32_t)&_ebss - (uint32_t)&_sbss;
    pDst = (uint8_t *)_sbss;
    for (uint32_t i = 0; i < size; i++)
    {
        *pDst++ = 0x00;
    }
    main();
}

void Default_Handler()
{
    while (1)
    {
    }
}

```

## ChÆ°Æ¡ng 16 MakeFile

```text
Há»c trong slide
```

```text
B1 CÃ i Ä‘áº·t makeFile: xem trong seri makeFile
    Link: Youtube-> Seri MakeFile
B2 CÃ i Ä‘áº·t toolchanin
    Link: https://developer.arm.com/downloads/-/gnu-rm
```

```py
GCC_DIR   :=  C:/Toolchain/Arm_Toolchain
OBJ_COPY  := $(GCC_DIR)/bin/arm-none-eabi-objcopy
CC     := $(GCC_DIR)/bin/arm-none-eabi-gcc
OUTPUT_DIR := ./Output
LINKER_DIR := ./Linker
# Include files
INC_DIRS  := ./Driver/Inc
INC_FILES   := $(foreach INC_DIR, $(INC_DIRS), $(wildcard $(INC_DIR)/*))

# Source files
SRC_DIRS := ./Driver/Src ./Core ./Startup
SRC_FILES   := $(foreach SRC_DIR, $(SRC_DIRS), $(wildcard $(SRC_DIR)/*))

# Object files
OBJ_FILES := $(patsubst %.c, %.o, $(notdir $(SRC_FILES)))
OBJ_PATHS := $(foreach OBJ_FILE, $(OBJ_FILES), $(OUTPUT_DIR)/$(OBJ_FILE))

# CC option for INC_DIRS
INC_DIRS_OPT:= $(foreach INC_DIR, $(INC_DIRS), -I$(INC_DIR))

# Compiler options
CHIP   := cortex-m3
CCFLAGS  := -c -mcpu=$(CHIP) -mthumb -std=gnu11 -O0 $(INC_DIRS_OPT)

# Linker options
LDFLAGS  := -nostdlib -T $(LINKER_DIR)/stm_ls.ld -Wl,-Map=Output/makefile.map

vpath %.c $(SRC_DIRS)

build: makefile.hex

print-%:
 @echo $($(subst print-,,$@))

clean:
 rm -f Output/*

%.o:%.c
 $(CC) $(CCFLAGS) -o $(OUTPUT_DIR)/$@ $^

makefile.elf:$(OBJ_FILES)
 $(CC) $(LDFLAGS) -o $(OUTPUT_DIR)/$@ $(OBJ_PATHS)

makefile.hex:makefile.elf
 $(OBJ_COPY) -O ihex $(OUTPUT_DIR)/$^ $(OUTPUT_DIR)/$@
```

## TÃ€I LIá»†U THAM KHáº¢O

------- STM32 RM -----------
<https://www.st.com/resource/en/reference_manual/rm0008-stm32f101xx-stm32f102xx-stm32f103xx-stm32f105xx-and-stm32f107xx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf>
---- STM32 Datasheet -----
<https://www.st.com/resource/en/datasheet/stm32f103c8.pdf>
---- TÃ i liá»‡u usb 2.0 ---------
<https://www.usb.org/document-library/usb-20-specification>
<https://lazytrick.wordpress.com/2016/03/21/usb-cho-dev-chap-03-giao-thuc/>
<https://www.beyondlogic.org/usbnutshell/usb3.shtml>
