[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mux_wbsel|mux_wbsel>io_wb_out",
    "sources":[
      "~mux_wbsel|mux_wbsel>io_data_out",
      "~mux_wbsel|mux_wbsel>io_wb_sel",
      "~mux_wbsel|mux_wbsel>io_alu_out",
      "~mux_wbsel|mux_wbsel>io_pc"
    ]
  }
]