// >>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
// ------------------------------------------------------------------
// Copyright (c) 2019-2024 by Lattice Semiconductor Corporation
// ALL RIGHTS RESERVED
// ------------------------------------------------------------------
//
// IMPORTANT: THIS FILE IS USED BY OR GENERATED BY the LATTICE PROPEL™
// DEVELOPMENT SUITE, WHICH INCLUDES PROPEL BUILDER AND PROPEL SDK.
//
// Lattice grants permission to use this code pursuant to the
// terms of the Lattice Propel License Agreement.
//
// DISCLAIMER:
//
//  LATTICE MAKES NO WARRANTIES ON THIS FILE OR ITS CONTENTS, WHETHER
//  EXPRESSED, IMPLIED, STATUTORY, OR IN ANY PROVISION OF THE LATTICE
//  PROPEL LICENSE AGREEMENT OR COMMUNICATION WITH LICENSEE, AND LATTICE
//  SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OF MERCHANTABILITY OR
//  FITNESS FOR A PARTICULAR PURPOSE.  LATTICE DOES NOT WARRANT THAT THE
//  FUNCTIONS CONTAINED HEREIN WILL MEET LICENSEE'S REQUIREMENTS, OR THAT
//  LICENSEE'S OPERATION OF ANY DEVICE, SOFTWARE OR SYSTEM USING THIS FILE
//  OR ITS CONTENTS WILL BE UNINTERRUPTED OR ERROR FREE, OR THAT DEFECTS
//  HEREIN WILL BE CORRECTED.  LICENSEE ASSUMES RESPONSIBILITY FOR 
//  SELECTION OF MATERIALS TO ACHIEVE ITS INTENDED RESULTS, AND FOR THE
//  PROPER INSTALLATION, USE, AND RESULTS OBTAINED THEREFROM.  LICENSEE
//  ASSUMES THE ENTIRE RISK OF THE FILE AND ITS CONTENTS PROVING DEFECTIVE
//  OR FAILING TO PERFORM PROPERLY AND IN SUCH EVENT, LICENSEE SHALL
//  ASSUME THE ENTIRE COST AND RISK OF ANY REPAIR, SERVICE, CORRECTION, OR
//  ANY OTHER LIABILITIES OR DAMAGES CAUSED BY OR ASSOCIATED WITH THE
//  SOFTWARE.  IN NO EVENT SHALL LATTICE BE LIABLE TO ANY PARTY FOR DIRECT,
//  INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING LOST
//  PROFITS, ARISING OUT OF THE USE OF THIS FILE OR ITS CONTENTS, EVEN IF
//  LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. LATTICE'S
//  SOLE LIABILITY, AND LICENSEE'S SOLE REMEDY, IS SET FORTH ABOVE. 
//  LATTICE DOES NOT WARRANT OR REPRESENT THAT THIS FILE, ITS CONTENTS OR
//  USE THEREOF DOES NOT INFRINGE ON THIRD PARTIES' INTELLECTUAL PROPERTY
//  RIGHTS, INCLUDING ANY PATENT. IT IS THE USER'S RESPONSIBILITY TO VERIFY
//  THE USER SOFTWARE DESIGN FOR CONSISTENCY AND FUNCTIONALITY THROUGH THE
//  USE OF FORMAL SOFTWARE VALIDATION METHODS.
// ------------------------------------------------------------------

/* synthesis translate_off*/
`define SBP_SIMULATION
/* synthesis translate_on*/
`ifndef SBP_SIMULATION
`define SBP_SYNTHESIS
`endif



//
// Verific Verilog Description of module soc_golden_gsrd
//
module soc_golden_gsrd (ddr_ca_o, ddr_ck_o, ddr_cke_o, ddr_cs_o, ddr_dmi_io, 
            ddr_dq_io, ddr_dqs_io, rgmii_rxd_i, rgmii_txd_o, s0_gpio, 
            SPI_CLK, SPI_CSS, SPI_D2, SPI_D3, SPI_MISO, SPI_MOSI, 
            clk_125_in, config_active_o, ddr_reset_n_o, init_done_o, 
            irq_o, phy_resetn_o, pll_lock_o, pll_refclk_i, rgmii_mdc_o, 
            rgmii_mdio_o, rgmii_rxc_i, rgmii_rxctl_i, rgmii_txc_o, rgmii_txctl_o, 
            rstn_i, s1_uart_rxd_i, s1_uart_txd_o, sclk_o, trn_err_o);
    output [5:0]ddr_ca_o;
    output [1:0]ddr_ck_o;
    output [0:0]ddr_cke_o;
    output [0:0]ddr_cs_o;
    inout [3:0]ddr_dmi_io;
    inout [31:0]ddr_dq_io;
    inout [3:0]ddr_dqs_io;
    input [3:0]rgmii_rxd_i;
    output [3:0]rgmii_txd_o;
    inout [7:0]s0_gpio;
    output SPI_CLK;
    output SPI_CSS;
    inout SPI_D2;
    inout SPI_D3;
    inout SPI_MISO;
    inout SPI_MOSI;
    input clk_125_in;
    output config_active_o;
    output ddr_reset_n_o;
    output init_done_o;
    output irq_o;
    output phy_resetn_o;
    output pll_lock_o;
    input pll_refclk_i;
    output rgmii_mdc_o;
    inout rgmii_mdio_o;
    input rgmii_rxc_i;
    input rgmii_rxctl_i;
    output rgmii_txc_o;
    output rgmii_txctl_o;
    input rstn_i;
    input s1_uart_rxd_i;
    output s1_uart_txd_o;
    output sclk_o;
    output trn_err_o;
    
    wire [31:0]apb_interconnect0_inst_APB_M00_interconnect_PADDR;
    wire [31:0]apb_interconnect0_inst_APB_M00_interconnect_PRDATA;
    wire [31:0]apb_interconnect0_inst_APB_M00_interconnect_PWDATA;
    wire [31:0]apb_interconnect0_inst_APB_M01_interconnect_PADDR;
    wire [31:0]apb_interconnect0_inst_APB_M01_interconnect_PRDATA;
    wire [31:0]apb_interconnect0_inst_APB_M01_interconnect_PWDATA;
    wire [31:0]apb_interconnect0_inst_APB_M02_interconnect_PADDR;
    wire [31:0]apb_interconnect0_inst_APB_M02_interconnect_PRDATA;
    wire [31:0]apb_interconnect0_inst_APB_M02_interconnect_PWDATA;
    wire [31:0]apb_interconnect0_inst_APB_M03_interconnect_PADDR;
    wire [31:0]apb_interconnect0_inst_APB_M03_interconnect_PRDATA;
    wire [31:0]apb_interconnect0_inst_APB_M03_interconnect_PWDATA;
    wire [31:0]apb_interconnect0_inst_APB_M04_interconnect_PADDR;
    wire [31:0]apb_interconnect0_inst_APB_M04_interconnect_PRDATA;
    wire [31:0]apb_interconnect0_inst_APB_M04_interconnect_PWDATA;
    wire [31:0]axi2apb0_inst_APB3_M_interconnect_PADDR;
    wire [31:0]axi2apb0_inst_APB3_M_interconnect_PRDATA;
    wire [31:0]axi2apb0_inst_APB3_M_interconnect_PWDATA;
    
    wire apb_interconnect0_inst_APB_M00_interconnect_PENABLE, apb_interconnect0_inst_APB_M00_interconnect_PREADY, 
        apb_interconnect0_inst_APB_M00_interconnect_PSELx, apb_interconnect0_inst_APB_M00_interconnect_PSLVERR, 
        apb_interconnect0_inst_APB_M00_interconnect_PWRITE, apb_interconnect0_inst_APB_M01_interconnect_PENABLE, 
        apb_interconnect0_inst_APB_M01_interconnect_PREADY, apb_interconnect0_inst_APB_M01_interconnect_PSELx, 
        apb_interconnect0_inst_APB_M01_interconnect_PSLVERR, apb_interconnect0_inst_APB_M01_interconnect_PWRITE, 
        apb_interconnect0_inst_APB_M02_interconnect_PENABLE, apb_interconnect0_inst_APB_M02_interconnect_PREADY, 
        apb_interconnect0_inst_APB_M02_interconnect_PSELx, apb_interconnect0_inst_APB_M02_interconnect_PSLVERR, 
        apb_interconnect0_inst_APB_M02_interconnect_PWRITE, apb_interconnect0_inst_APB_M03_interconnect_PENABLE, 
        apb_interconnect0_inst_APB_M03_interconnect_PREADY, apb_interconnect0_inst_APB_M03_interconnect_PSELx, 
        apb_interconnect0_inst_APB_M03_interconnect_PSLVERR, apb_interconnect0_inst_APB_M03_interconnect_PWRITE, 
        apb_interconnect0_inst_APB_M04_interconnect_PENABLE, apb_interconnect0_inst_APB_M04_interconnect_PREADY, 
        apb_interconnect0_inst_APB_M04_interconnect_PSELx, apb_interconnect0_inst_APB_M04_interconnect_PSLVERR, 
        apb_interconnect0_inst_APB_M04_interconnect_PWRITE, pll0_inst_clkos2_o_net, 
        axi2apb0_inst_APB3_M_interconnect_PENABLE, axi2apb0_inst_APB3_M_interconnect_PREADY, 
        axi2apb0_inst_APB3_M_interconnect_PSELx, axi2apb0_inst_APB3_M_interconnect_PSLVERR, 
        axi2apb0_inst_APB3_M_interconnect_PWRITE;
    wire [31:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARID;
    wire [7:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARPROT;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARQOS;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARREGION;
    wire [2:0]axi4_interconnect0_inst_AXI_M01_interconnect_ARSIZE;
    wire [31:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWID;
    wire [7:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWPROT;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWQOS;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWREGION;
    wire [2:0]axi4_interconnect0_inst_AXI_M01_interconnect_AWSIZE;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_BID;
    wire [1:0]axi4_interconnect0_inst_AXI_M01_interconnect_BRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M01_interconnect_RDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_RID;
    wire [1:0]axi4_interconnect0_inst_AXI_M01_interconnect_RRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M01_interconnect_WDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M01_interconnect_WSTRB;
    
    wire axi4_interconnect0_inst_AXI_M01_interconnect_ARLOCK, axi4_interconnect0_inst_AXI_M01_interconnect_ARREADY, 
        axi4_interconnect0_inst_AXI_M01_interconnect_ARUSER, axi4_interconnect0_inst_AXI_M01_interconnect_ARVALID, 
        axi4_interconnect0_inst_AXI_M01_interconnect_AWLOCK, axi4_interconnect0_inst_AXI_M01_interconnect_AWREADY, 
        axi4_interconnect0_inst_AXI_M01_interconnect_AWUSER, axi4_interconnect0_inst_AXI_M01_interconnect_AWVALID, 
        axi4_interconnect0_inst_AXI_M01_interconnect_BREADY, axi4_interconnect0_inst_AXI_M01_interconnect_BUSER, 
        axi4_interconnect0_inst_AXI_M01_interconnect_BVALID, axi4_interconnect0_inst_AXI_M01_interconnect_RLAST, 
        axi4_interconnect0_inst_AXI_M01_interconnect_RREADY, axi4_interconnect0_inst_AXI_M01_interconnect_RUSER, 
        axi4_interconnect0_inst_AXI_M01_interconnect_RVALID, axi4_interconnect0_inst_AXI_M01_interconnect_WLAST, 
        axi4_interconnect0_inst_AXI_M01_interconnect_WREADY, axi4_interconnect0_inst_AXI_M01_interconnect_WUSER, 
        axi4_interconnect0_inst_AXI_M01_interconnect_WVALID;
    wire [31:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARID;
    wire [7:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARPROT;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARQOS;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARREGION;
    wire [2:0]axi4_interconnect0_inst_AXI_M00_interconnect_ARSIZE;
    wire [31:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWID;
    wire [7:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWPROT;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWQOS;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWREGION;
    wire [2:0]axi4_interconnect0_inst_AXI_M00_interconnect_AWSIZE;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_BID;
    wire [1:0]axi4_interconnect0_inst_AXI_M00_interconnect_BRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M00_interconnect_RDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_RID;
    wire [1:0]axi4_interconnect0_inst_AXI_M00_interconnect_RRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M00_interconnect_WDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M00_interconnect_WSTRB;
    wire [0:0]concat_2_BUS_netbus;
    wire [0:0]concat_1_BUS_netbus;
    wire [31:0]axi4_interconnect0_inst_AXI_M02_interconnect_ARADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M02_interconnect_ARBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M02_interconnect_ARCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M02_interconnect_ARID;
    wire [7:0]axi4_interconnect0_inst_AXI_M02_interconnect_ARLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M02_interconnect_ARPROT;
    wire [2:0]axi4_interconnect0_inst_AXI_M02_interconnect_ARSIZE;
    wire [31:0]axi4_interconnect0_inst_AXI_M02_interconnect_AWADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M02_interconnect_AWBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M02_interconnect_AWCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M02_interconnect_AWID;
    wire [7:0]axi4_interconnect0_inst_AXI_M02_interconnect_AWLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M02_interconnect_AWPROT;
    wire [2:0]axi4_interconnect0_inst_AXI_M02_interconnect_AWSIZE;
    wire [3:0]axi4_interconnect0_inst_AXI_M02_interconnect_BID;
    wire [1:0]axi4_interconnect0_inst_AXI_M02_interconnect_BRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M02_interconnect_RDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M02_interconnect_RID;
    wire [1:0]axi4_interconnect0_inst_AXI_M02_interconnect_RRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M02_interconnect_WDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M02_interconnect_WSTRB;
    wire [31:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARID;
    wire [7:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARPROT;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARQOS;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARREGION;
    wire [2:0]axi4_interconnect0_inst_AXI_M03_interconnect_ARSIZE;
    wire [31:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWADDR;
    wire [1:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWBURST;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWCACHE;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWID;
    wire [7:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWLEN;
    wire [2:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWPROT;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWQOS;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWREGION;
    wire [2:0]axi4_interconnect0_inst_AXI_M03_interconnect_AWSIZE;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_BID;
    wire [1:0]axi4_interconnect0_inst_AXI_M03_interconnect_BRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M03_interconnect_RDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_RID;
    wire [1:0]axi4_interconnect0_inst_AXI_M03_interconnect_RRESP;
    wire [31:0]axi4_interconnect0_inst_AXI_M03_interconnect_WDATA;
    wire [3:0]axi4_interconnect0_inst_AXI_M03_interconnect_WSTRB;
    wire [31:0]axi4_interconnect0_inst_AXIL_M04_interconnect_ARADDR;
    wire [2:0]axi4_interconnect0_inst_AXIL_M04_interconnect_ARPROT;
    wire [31:0]axi4_interconnect0_inst_AXIL_M04_interconnect_AWADDR;
    wire [2:0]axi4_interconnect0_inst_AXIL_M04_interconnect_AWPROT;
    wire [1:0]axi4_interconnect0_inst_AXIL_M04_interconnect_BRESP;
    wire [31:0]axi4_interconnect0_inst_AXIL_M04_interconnect_RDATA;
    wire [1:0]axi4_interconnect0_inst_AXIL_M04_interconnect_RRESP;
    wire [31:0]axi4_interconnect0_inst_AXIL_M04_interconnect_WDATA;
    wire [3:0]axi4_interconnect0_inst_AXIL_M04_interconnect_WSTRB;
    wire [31:0]cpu0_inst_AXI_M_INSTR_interconnect_ARADDR;
    wire [1:0]cpu0_inst_AXI_M_INSTR_interconnect_ARBURST;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_ARCACHE;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_ARID;
    wire [7:0]cpu0_inst_AXI_M_INSTR_interconnect_ARLEN;
    wire [2:0]cpu0_inst_AXI_M_INSTR_interconnect_ARPROT;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_ARQOS;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_ARREGION;
    wire [2:0]cpu0_inst_AXI_M_INSTR_interconnect_ARSIZE;
    wire [31:0]cpu0_inst_AXI_M_INSTR_interconnect_AWADDR;
    wire [1:0]cpu0_inst_AXI_M_INSTR_interconnect_AWBURST;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_AWCACHE;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_AWID;
    wire [7:0]cpu0_inst_AXI_M_INSTR_interconnect_AWLEN;
    wire [2:0]cpu0_inst_AXI_M_INSTR_interconnect_AWPROT;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_AWQOS;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_AWREGION;
    wire [2:0]cpu0_inst_AXI_M_INSTR_interconnect_AWSIZE;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_BID;
    wire [1:0]cpu0_inst_AXI_M_INSTR_interconnect_BRESP;
    wire [31:0]cpu0_inst_AXI_M_INSTR_interconnect_RDATA;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_RID;
    wire [1:0]cpu0_inst_AXI_M_INSTR_interconnect_RRESP;
    wire [31:0]cpu0_inst_AXI_M_INSTR_interconnect_WDATA;
    wire [3:0]cpu0_inst_AXI_M_INSTR_interconnect_WSTRB;
    wire [31:0]cpu0_inst_AXI_M_DATA_interconnect_ARADDR;
    wire [1:0]cpu0_inst_AXI_M_DATA_interconnect_ARBURST;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_ARCACHE;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_ARID;
    wire [7:0]cpu0_inst_AXI_M_DATA_interconnect_ARLEN;
    wire [2:0]cpu0_inst_AXI_M_DATA_interconnect_ARPROT;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_ARQOS;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_ARREGION;
    wire [2:0]cpu0_inst_AXI_M_DATA_interconnect_ARSIZE;
    wire [31:0]cpu0_inst_AXI_M_DATA_interconnect_AWADDR;
    wire [1:0]cpu0_inst_AXI_M_DATA_interconnect_AWBURST;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_AWCACHE;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_AWID;
    wire [7:0]cpu0_inst_AXI_M_DATA_interconnect_AWLEN;
    wire [2:0]cpu0_inst_AXI_M_DATA_interconnect_AWPROT;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_AWQOS;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_AWREGION;
    wire [2:0]cpu0_inst_AXI_M_DATA_interconnect_AWSIZE;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_BID;
    wire [1:0]cpu0_inst_AXI_M_DATA_interconnect_BRESP;
    wire [31:0]cpu0_inst_AXI_M_DATA_interconnect_RDATA;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_RID;
    wire [1:0]cpu0_inst_AXI_M_DATA_interconnect_RRESP;
    wire [31:0]cpu0_inst_AXI_M_DATA_interconnect_WDATA;
    wire [3:0]cpu0_inst_AXI_M_DATA_interconnect_WSTRB;
    wire [31:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARADDR;
    wire [1:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARBURST;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARCACHE;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARID;
    wire [7:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARLEN;
    wire [2:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARPROT;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARQOS;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARREGION;
    wire [2:0]axi4_interconnect1_inst_AXI_M01_interconnect_ARSIZE;
    wire [31:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWADDR;
    wire [1:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWBURST;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWCACHE;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWID;
    wire [7:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWLEN;
    wire [2:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWPROT;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWQOS;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWREGION;
    wire [2:0]axi4_interconnect1_inst_AXI_M01_interconnect_AWSIZE;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_BID;
    wire [1:0]axi4_interconnect1_inst_AXI_M01_interconnect_BRESP;
    wire [31:0]axi4_interconnect1_inst_AXI_M01_interconnect_RDATA;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_RID;
    wire [1:0]axi4_interconnect1_inst_AXI_M01_interconnect_RRESP;
    wire [31:0]axi4_interconnect1_inst_AXI_M01_interconnect_WDATA;
    wire [3:0]axi4_interconnect1_inst_AXI_M01_interconnect_WSTRB;
    
    wire axi4_interconnect0_inst_AXI_M00_interconnect_ARLOCK, axi4_interconnect0_inst_AXI_M00_interconnect_ARREADY, 
        axi4_interconnect0_inst_AXI_M00_interconnect_ARUSER, axi4_interconnect0_inst_AXI_M00_interconnect_ARVALID, 
        axi4_interconnect0_inst_AXI_M00_interconnect_AWLOCK, axi4_interconnect0_inst_AXI_M00_interconnect_AWREADY, 
        axi4_interconnect0_inst_AXI_M00_interconnect_AWUSER, axi4_interconnect0_inst_AXI_M00_interconnect_AWVALID, 
        axi4_interconnect0_inst_AXI_M00_interconnect_BREADY, axi4_interconnect0_inst_AXI_M00_interconnect_BUSER, 
        axi4_interconnect0_inst_AXI_M00_interconnect_BVALID, axi4_interconnect0_inst_AXI_M00_interconnect_RLAST, 
        axi4_interconnect0_inst_AXI_M00_interconnect_RREADY, axi4_interconnect0_inst_AXI_M00_interconnect_RUSER, 
        axi4_interconnect0_inst_AXI_M00_interconnect_RVALID, axi4_interconnect0_inst_AXI_M00_interconnect_WLAST, 
        axi4_interconnect0_inst_AXI_M00_interconnect_WREADY, axi4_interconnect0_inst_AXI_M00_interconnect_WUSER, 
        axi4_interconnect0_inst_AXI_M00_interconnect_WVALID, axi4_interconnect0_inst_AXI_M02_interconnect_ARLOCK, 
        axi4_interconnect0_inst_AXI_M02_interconnect_ARREADY, axi4_interconnect0_inst_AXI_M02_interconnect_ARVALID, 
        axi4_interconnect0_inst_AXI_M02_interconnect_AWLOCK, axi4_interconnect0_inst_AXI_M02_interconnect_AWREADY, 
        axi4_interconnect0_inst_AXI_M02_interconnect_AWVALID, axi4_interconnect0_inst_AXI_M02_interconnect_BREADY, 
        axi4_interconnect0_inst_AXI_M02_interconnect_BVALID, axi4_interconnect0_inst_AXI_M02_interconnect_RLAST, 
        axi4_interconnect0_inst_AXI_M02_interconnect_RREADY, axi4_interconnect0_inst_AXI_M02_interconnect_RVALID, 
        axi4_interconnect0_inst_AXI_M02_interconnect_WLAST, axi4_interconnect0_inst_AXI_M02_interconnect_WREADY, 
        axi4_interconnect0_inst_AXI_M02_interconnect_WVALID, axi4_interconnect0_inst_AXI_M03_interconnect_ARLOCK, 
        axi4_interconnect0_inst_AXI_M03_interconnect_ARREADY, axi4_interconnect0_inst_AXI_M03_interconnect_ARUSER, 
        axi4_interconnect0_inst_AXI_M03_interconnect_ARVALID, axi4_interconnect0_inst_AXI_M03_interconnect_AWLOCK, 
        axi4_interconnect0_inst_AXI_M03_interconnect_AWREADY, axi4_interconnect0_inst_AXI_M03_interconnect_AWUSER, 
        axi4_interconnect0_inst_AXI_M03_interconnect_AWVALID, axi4_interconnect0_inst_AXI_M03_interconnect_BREADY, 
        axi4_interconnect0_inst_AXI_M03_interconnect_BUSER, axi4_interconnect0_inst_AXI_M03_interconnect_BVALID, 
        axi4_interconnect0_inst_AXI_M03_interconnect_RLAST, axi4_interconnect0_inst_AXI_M03_interconnect_RREADY, 
        axi4_interconnect0_inst_AXI_M03_interconnect_RUSER, axi4_interconnect0_inst_AXI_M03_interconnect_RVALID, 
        axi4_interconnect0_inst_AXI_M03_interconnect_WLAST, axi4_interconnect0_inst_AXI_M03_interconnect_WREADY, 
        axi4_interconnect0_inst_AXI_M03_interconnect_WUSER, axi4_interconnect0_inst_AXI_M03_interconnect_WVALID, 
        axi4_interconnect0_inst_AXIL_M04_interconnect_ARREADY, axi4_interconnect0_inst_AXIL_M04_interconnect_ARVALID, 
        axi4_interconnect0_inst_AXIL_M04_interconnect_AWREADY, axi4_interconnect0_inst_AXIL_M04_interconnect_AWVALID, 
        axi4_interconnect0_inst_AXIL_M04_interconnect_BREADY, axi4_interconnect0_inst_AXIL_M04_interconnect_BVALID, 
        axi4_interconnect0_inst_AXIL_M04_interconnect_RREADY, axi4_interconnect0_inst_AXIL_M04_interconnect_RVALID, 
        axi4_interconnect0_inst_AXIL_M04_interconnect_WREADY, axi4_interconnect0_inst_AXIL_M04_interconnect_WVALID, 
        cpu0_inst_AXI_M_INSTR_interconnect_ARLOCK, cpu0_inst_AXI_M_INSTR_interconnect_ARREADY, 
        cpu0_inst_AXI_M_INSTR_interconnect_ARVALID, cpu0_inst_AXI_M_INSTR_interconnect_AWLOCK, 
        cpu0_inst_AXI_M_INSTR_interconnect_AWREADY, cpu0_inst_AXI_M_INSTR_interconnect_AWVALID, 
        cpu0_inst_AXI_M_INSTR_interconnect_BREADY, cpu0_inst_AXI_M_INSTR_interconnect_BVALID, 
        cpu0_inst_AXI_M_INSTR_interconnect_RLAST, cpu0_inst_AXI_M_INSTR_interconnect_RREADY, 
        cpu0_inst_AXI_M_INSTR_interconnect_RVALID, cpu0_inst_AXI_M_INSTR_interconnect_WLAST, 
        cpu0_inst_AXI_M_INSTR_interconnect_WREADY, cpu0_inst_AXI_M_INSTR_interconnect_WVALID, 
        cpu0_inst_AXI_M_DATA_interconnect_ARLOCK, cpu0_inst_AXI_M_DATA_interconnect_ARREADY, 
        cpu0_inst_AXI_M_DATA_interconnect_ARVALID, cpu0_inst_AXI_M_DATA_interconnect_AWLOCK, 
        cpu0_inst_AXI_M_DATA_interconnect_AWREADY, cpu0_inst_AXI_M_DATA_interconnect_AWVALID, 
        cpu0_inst_AXI_M_DATA_interconnect_BREADY, cpu0_inst_AXI_M_DATA_interconnect_BVALID, 
        cpu0_inst_AXI_M_DATA_interconnect_RLAST, cpu0_inst_AXI_M_DATA_interconnect_RREADY, 
        cpu0_inst_AXI_M_DATA_interconnect_RVALID, cpu0_inst_AXI_M_DATA_interconnect_WLAST, 
        cpu0_inst_AXI_M_DATA_interconnect_WREADY, cpu0_inst_AXI_M_DATA_interconnect_WVALID, 
        axi4_interconnect1_inst_AXI_M01_interconnect_ARLOCK, axi4_interconnect1_inst_AXI_M01_interconnect_ARREADY, 
        axi4_interconnect1_inst_AXI_M01_interconnect_ARUSER, axi4_interconnect1_inst_AXI_M01_interconnect_ARVALID, 
        axi4_interconnect1_inst_AXI_M01_interconnect_AWLOCK, axi4_interconnect1_inst_AXI_M01_interconnect_AWREADY, 
        axi4_interconnect1_inst_AXI_M01_interconnect_AWUSER, axi4_interconnect1_inst_AXI_M01_interconnect_AWVALID, 
        axi4_interconnect1_inst_AXI_M01_interconnect_BREADY, axi4_interconnect1_inst_AXI_M01_interconnect_BUSER, 
        axi4_interconnect1_inst_AXI_M01_interconnect_BVALID, axi4_interconnect1_inst_AXI_M01_interconnect_RLAST, 
        axi4_interconnect1_inst_AXI_M01_interconnect_RREADY, axi4_interconnect1_inst_AXI_M01_interconnect_RUSER, 
        axi4_interconnect1_inst_AXI_M01_interconnect_RVALID, axi4_interconnect1_inst_AXI_M01_interconnect_WLAST, 
        axi4_interconnect1_inst_AXI_M01_interconnect_WREADY, axi4_interconnect1_inst_AXI_M01_interconnect_WUSER, 
        axi4_interconnect1_inst_AXI_M01_interconnect_WVALID;
    wire [31:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARADDR;
    wire [1:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARBURST;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARCACHE;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARID;
    wire [7:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARLEN;
    wire [2:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARPROT;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARQOS;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARREGION;
    wire [2:0]axi4_interconnect1_inst_AXI_M00_interconnect_ARSIZE;
    wire [31:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWADDR;
    wire [1:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWBURST;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWCACHE;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWID;
    wire [7:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWLEN;
    wire [2:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWPROT;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWQOS;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWREGION;
    wire [2:0]axi4_interconnect1_inst_AXI_M00_interconnect_AWSIZE;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_BID;
    wire [1:0]axi4_interconnect1_inst_AXI_M00_interconnect_BRESP;
    wire [31:0]axi4_interconnect1_inst_AXI_M00_interconnect_RDATA;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_RID;
    wire [1:0]axi4_interconnect1_inst_AXI_M00_interconnect_RRESP;
    wire [31:0]axi4_interconnect1_inst_AXI_M00_interconnect_WDATA;
    wire [3:0]axi4_interconnect1_inst_AXI_M00_interconnect_WSTRB;
    wire [31:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARADDR;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARBURST;
    wire [3:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARCACHE;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARID;
    wire [7:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARLEN;
    wire [2:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARPROT;
    wire [3:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARQOS;
    wire [3:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARREGION;
    wire [2:0]sgdma0_inst_AXI4_BD_M0_interconnect_ARSIZE;
    wire [31:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWADDR;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWBURST;
    wire [3:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWCACHE;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWID;
    wire [7:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWLEN;
    wire [2:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWPROT;
    wire [3:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWQOS;
    wire [3:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWREGION;
    wire [2:0]sgdma0_inst_AXI4_BD_M0_interconnect_AWSIZE;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_BID;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_BRESP;
    wire [31:0]sgdma0_inst_AXI4_BD_M0_interconnect_RDATA;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_RID;
    wire [1:0]sgdma0_inst_AXI4_BD_M0_interconnect_RRESP;
    wire [31:0]sgdma0_inst_AXI4_BD_M0_interconnect_WDATA;
    wire [3:0]sgdma0_inst_AXI4_BD_M0_interconnect_WSTRB;
    wire [31:0]sgdma0_inst_AXI4_M0_interconnect_ARADDR;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_ARBURST;
    wire [3:0]sgdma0_inst_AXI4_M0_interconnect_ARCACHE;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_ARID;
    wire [7:0]sgdma0_inst_AXI4_M0_interconnect_ARLEN;
    wire [2:0]sgdma0_inst_AXI4_M0_interconnect_ARPROT;
    wire [3:0]sgdma0_inst_AXI4_M0_interconnect_ARQOS;
    wire [3:0]sgdma0_inst_AXI4_M0_interconnect_ARREGION;
    wire [2:0]sgdma0_inst_AXI4_M0_interconnect_ARSIZE;
    wire [31:0]sgdma0_inst_AXI4_M0_interconnect_AWADDR;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_AWBURST;
    wire [3:0]sgdma0_inst_AXI4_M0_interconnect_AWCACHE;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_AWID;
    wire [7:0]sgdma0_inst_AXI4_M0_interconnect_AWLEN;
    wire [2:0]sgdma0_inst_AXI4_M0_interconnect_AWPROT;
    wire [3:0]sgdma0_inst_AXI4_M0_interconnect_AWQOS;
    wire [3:0]sgdma0_inst_AXI4_M0_interconnect_AWREGION;
    wire [2:0]sgdma0_inst_AXI4_M0_interconnect_AWSIZE;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_BID;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_BRESP;
    wire [31:0]sgdma0_inst_AXI4_M0_interconnect_RDATA;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_RID;
    wire [1:0]sgdma0_inst_AXI4_M0_interconnect_RRESP;
    wire [31:0]sgdma0_inst_AXI4_M0_interconnect_WDATA;
    wire [3:0]sgdma0_inst_AXI4_M0_interconnect_WSTRB;
    
    wire axi4_interconnect1_inst_AXI_M00_interconnect_ARLOCK, axi4_interconnect1_inst_AXI_M00_interconnect_ARREADY, 
        axi4_interconnect1_inst_AXI_M00_interconnect_ARUSER, axi4_interconnect1_inst_AXI_M00_interconnect_ARVALID, 
        axi4_interconnect1_inst_AXI_M00_interconnect_AWLOCK, axi4_interconnect1_inst_AXI_M00_interconnect_AWREADY, 
        axi4_interconnect1_inst_AXI_M00_interconnect_AWUSER, axi4_interconnect1_inst_AXI_M00_interconnect_AWVALID, 
        axi4_interconnect1_inst_AXI_M00_interconnect_BREADY, axi4_interconnect1_inst_AXI_M00_interconnect_BUSER, 
        axi4_interconnect1_inst_AXI_M00_interconnect_BVALID, axi4_interconnect1_inst_AXI_M00_interconnect_RLAST, 
        axi4_interconnect1_inst_AXI_M00_interconnect_RREADY, axi4_interconnect1_inst_AXI_M00_interconnect_RUSER, 
        axi4_interconnect1_inst_AXI_M00_interconnect_RVALID, axi4_interconnect1_inst_AXI_M00_interconnect_WLAST, 
        axi4_interconnect1_inst_AXI_M00_interconnect_WREADY, axi4_interconnect1_inst_AXI_M00_interconnect_WUSER, 
        axi4_interconnect1_inst_AXI_M00_interconnect_WVALID, sgdma0_inst_AXI4_BD_M0_interconnect_ARLOCK, 
        sgdma0_inst_AXI4_BD_M0_interconnect_ARREADY, sgdma0_inst_AXI4_BD_M0_interconnect_ARVALID, 
        sgdma0_inst_AXI4_BD_M0_interconnect_AWLOCK, sgdma0_inst_AXI4_BD_M0_interconnect_AWREADY, 
        sgdma0_inst_AXI4_BD_M0_interconnect_AWVALID, sgdma0_inst_AXI4_BD_M0_interconnect_BREADY, 
        sgdma0_inst_AXI4_BD_M0_interconnect_BVALID, sgdma0_inst_AXI4_BD_M0_interconnect_RLAST, 
        sgdma0_inst_AXI4_BD_M0_interconnect_RREADY, sgdma0_inst_AXI4_BD_M0_interconnect_RVALID, 
        sgdma0_inst_AXI4_BD_M0_interconnect_WLAST, sgdma0_inst_AXI4_BD_M0_interconnect_WREADY, 
        sgdma0_inst_AXI4_BD_M0_interconnect_WVALID, sgdma0_inst_AXI4_M0_interconnect_ARLOCK, 
        sgdma0_inst_AXI4_M0_interconnect_ARREADY, sgdma0_inst_AXI4_M0_interconnect_ARVALID, 
        sgdma0_inst_AXI4_M0_interconnect_AWLOCK, sgdma0_inst_AXI4_M0_interconnect_AWREADY, 
        sgdma0_inst_AXI4_M0_interconnect_AWVALID, sgdma0_inst_AXI4_M0_interconnect_BREADY, 
        sgdma0_inst_AXI4_M0_interconnect_BVALID, sgdma0_inst_AXI4_M0_interconnect_RLAST, 
        sgdma0_inst_AXI4_M0_interconnect_RREADY, sgdma0_inst_AXI4_M0_interconnect_RVALID, 
        sgdma0_inst_AXI4_M0_interconnect_WLAST, sgdma0_inst_AXI4_M0_interconnect_WREADY, 
        sgdma0_inst_AXI4_M0_interconnect_WVALID;
    wire [31:0]axi_register_slice0_inst_AXI4_M_interconnect_ARADDR;
    wire [1:0]axi_register_slice0_inst_AXI4_M_interconnect_ARBURST;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_ARCACHE;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_ARID;
    wire [7:0]axi_register_slice0_inst_AXI4_M_interconnect_ARLEN;
    wire [2:0]axi_register_slice0_inst_AXI4_M_interconnect_ARPROT;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_ARQOS;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_ARREGION;
    wire [2:0]axi_register_slice0_inst_AXI4_M_interconnect_ARSIZE;
    wire [31:0]axi_register_slice0_inst_AXI4_M_interconnect_AWADDR;
    wire [1:0]axi_register_slice0_inst_AXI4_M_interconnect_AWBURST;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_AWCACHE;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_AWID;
    wire [7:0]axi_register_slice0_inst_AXI4_M_interconnect_AWLEN;
    wire [2:0]axi_register_slice0_inst_AXI4_M_interconnect_AWPROT;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_AWQOS;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_AWREGION;
    wire [2:0]axi_register_slice0_inst_AXI4_M_interconnect_AWSIZE;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_BID;
    wire [1:0]axi_register_slice0_inst_AXI4_M_interconnect_BRESP;
    wire [31:0]axi_register_slice0_inst_AXI4_M_interconnect_RDATA;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_RID;
    wire [1:0]axi_register_slice0_inst_AXI4_M_interconnect_RRESP;
    wire [31:0]axi_register_slice0_inst_AXI4_M_interconnect_WDATA;
    wire [3:0]axi_register_slice0_inst_AXI4_M_interconnect_WSTRB;
    
    wire axi_register_slice0_inst_AXI4_M_interconnect_ARLOCK, axi_register_slice0_inst_AXI4_M_interconnect_ARREADY, 
        axi_register_slice0_inst_AXI4_M_interconnect_ARVALID, axi_register_slice0_inst_AXI4_M_interconnect_AWLOCK, 
        axi_register_slice0_inst_AXI4_M_interconnect_AWREADY, axi_register_slice0_inst_AXI4_M_interconnect_AWVALID, 
        axi_register_slice0_inst_AXI4_M_interconnect_BREADY, axi_register_slice0_inst_AXI4_M_interconnect_BVALID, 
        axi_register_slice0_inst_AXI4_M_interconnect_RLAST, axi_register_slice0_inst_AXI4_M_interconnect_RREADY, 
        axi_register_slice0_inst_AXI4_M_interconnect_RVALID, axi_register_slice0_inst_AXI4_M_interconnect_WLAST, 
        axi_register_slice0_inst_AXI4_M_interconnect_WREADY, axi_register_slice0_inst_AXI4_M_interconnect_WVALID, 
        pll0_inst_clkos_o_net, uart0_inst_INT_M0_interconnect_IRQ, gpio0_inst_INTR_interconnect_IRQ, 
        qspi0_inst_INTR_interconnect_IRQ, tse_mac0_inst_INTR_interconnect_IRQ, 
        sgdma0_inst_S2MM_IRQ_interconnect_IRQ, sgdma0_inst_MM2S_IRQ_interconnect_IRQ, 
        and0_inst_O_net;
    wire [31:0]mpmc0_inst_AXI_M00_interconnect_ARADDR;
    wire [1:0]mpmc0_inst_AXI_M00_interconnect_ARBURST;
    wire [3:0]mpmc0_inst_AXI_M00_interconnect_ARID;
    wire [7:0]mpmc0_inst_AXI_M00_interconnect_ARLEN;
    wire [3:0]mpmc0_inst_AXI_M00_interconnect_ARQOS;
    wire [2:0]mpmc0_inst_AXI_M00_interconnect_ARSIZE;
    wire [31:0]mpmc0_inst_AXI_M00_interconnect_AWADDR;
    wire [1:0]mpmc0_inst_AXI_M00_interconnect_AWBURST;
    wire [3:0]mpmc0_inst_AXI_M00_interconnect_AWID;
    wire [7:0]mpmc0_inst_AXI_M00_interconnect_AWLEN;
    wire [3:0]mpmc0_inst_AXI_M00_interconnect_AWQOS;
    wire [2:0]mpmc0_inst_AXI_M00_interconnect_AWSIZE;
    wire [3:0]mpmc0_inst_AXI_M00_interconnect_BID;
    wire [1:0]mpmc0_inst_AXI_M00_interconnect_BRESP;
    wire [255:0]mpmc0_inst_AXI_M00_interconnect_RDATA;
    wire [3:0]mpmc0_inst_AXI_M00_interconnect_RID;
    wire [1:0]mpmc0_inst_AXI_M00_interconnect_RRESP;
    wire [255:0]mpmc0_inst_AXI_M00_interconnect_WDATA;
    wire [31:0]mpmc0_inst_AXI_M00_interconnect_WSTRB;
    
    wire mpmc0_inst_AXI_M00_interconnect_ARREADY, mpmc0_inst_AXI_M00_interconnect_ARVALID, 
        mpmc0_inst_AXI_M00_interconnect_AWREADY, mpmc0_inst_AXI_M00_interconnect_AWVALID, 
        mpmc0_inst_AXI_M00_interconnect_BREADY, mpmc0_inst_AXI_M00_interconnect_BVALID, 
        mpmc0_inst_AXI_M00_interconnect_RLAST, mpmc0_inst_AXI_M00_interconnect_RREADY, 
        mpmc0_inst_AXI_M00_interconnect_RVALID, mpmc0_inst_AXI_M00_interconnect_WLAST, 
        mpmc0_inst_AXI_M00_interconnect_WREADY, mpmc0_inst_AXI_M00_interconnect_WVALID, 
        lpddr4_mc_contr0_inst_init_done_o_net, lpddr4_mc_contr0_inst_pll_lock_o_net, 
        rst_sync0_inst_pb_out_net, lpddr4_mc_contr0_inst_trn_err_o_net;
    wire [0:0]concat_BUS_netbus;
    
    wire pll0_inst_lock_o_net;
    wire [0:0]qspi0_inst_ss_n_o_netbus;
    wire [7:0]tse_mac0_inst_AXIS_M0_interconnect_TDATA;
    wire [7:0]sgdma0_inst_AXI4S_TX_interconnect_TDATA;
    
    wire tse_mac0_inst_AXIS_M0_interconnect_TKEEP, tse_mac0_inst_AXIS_M0_interconnect_TLAST, 
        tse_mac0_inst_AXIS_M0_interconnect_TREADY, tse_mac0_inst_AXIS_M0_interconnect_TVALID, 
        sgdma0_inst_AXI4S_TX_interconnect_TKEEP, sgdma0_inst_AXI4S_TX_interconnect_TLAST, 
        sgdma0_inst_AXI4S_TX_interconnect_TREADY, sgdma0_inst_AXI4S_TX_interconnect_TVALID;
    wire [7:0]tse_to_rgmii_bridge0_inst_rxd_o_netbus;
    wire [7:0]tse_mac0_inst_txd_o_netbus;
    
    wire tse_to_rgmii_bridge0_inst_tse_mdi_i_o_net, tse_mac0_inst_mdio_en_o_net, 
        tse_mac0_inst_mdo_o_net, tse_to_rgmii_bridge0_inst_rx_dv_o_net, 
        tse_to_rgmii_bridge0_inst_rx_er_o_net, tse_mac0_inst_tx_en_o_net, 
        tse_mac0_inst_tx_er_o_net;
    
    
    assign and0_inst_O_net = (pll0_inst_lock_o_net & rst_sync0_inst_pb_out_net) ; 

    assign concat_BUS_netbus[0] = rgmii_txc_o;

    assign concat_1_BUS_netbus[0] = phy_resetn_o;

    assign concat_2_BUS_netbus[0] = pll0_inst_clkos2_o_net;

    assign init_done_o = !lpddr4_mc_contr0_inst_init_done_o_net;
    assign pll_lock_o = !lpddr4_mc_contr0_inst_pll_lock_o_net;
    assign trn_err_o = !lpddr4_mc_contr0_inst_trn_err_o_net;
    assign SPI_CSS = qspi0_inst_ss_n_o_netbus[0];

    apb_interconnect0 apb_interconnect0_inst (.apb_m00_paddr_mstr_o({apb_interconnect0_inst_APB_M00_interconnect_PADDR}), 
            .apb_m00_prdata_mstr_i({apb_interconnect0_inst_APB_M00_interconnect_PRDATA}), 
            .apb_m00_pwdata_mstr_o({apb_interconnect0_inst_APB_M00_interconnect_PWDATA}), 
            .apb_m01_paddr_mstr_o({apb_interconnect0_inst_APB_M01_interconnect_PADDR}), 
            .apb_m01_prdata_mstr_i({apb_interconnect0_inst_APB_M01_interconnect_PRDATA}), 
            .apb_m01_pwdata_mstr_o({apb_interconnect0_inst_APB_M01_interconnect_PWDATA}), 
            .apb_m02_paddr_mstr_o({apb_interconnect0_inst_APB_M02_interconnect_PADDR}), 
            .apb_m02_prdata_mstr_i({apb_interconnect0_inst_APB_M02_interconnect_PRDATA}), 
            .apb_m02_pwdata_mstr_o({apb_interconnect0_inst_APB_M02_interconnect_PWDATA}), 
            .apb_m03_paddr_mstr_o({apb_interconnect0_inst_APB_M03_interconnect_PADDR}), 
            .apb_m03_prdata_mstr_i({apb_interconnect0_inst_APB_M03_interconnect_PRDATA}), 
            .apb_m03_pwdata_mstr_o({apb_interconnect0_inst_APB_M03_interconnect_PWDATA}), 
            .apb_m04_paddr_mstr_o({apb_interconnect0_inst_APB_M04_interconnect_PADDR}), 
            .apb_m04_prdata_mstr_i({apb_interconnect0_inst_APB_M04_interconnect_PRDATA}), 
            .apb_m04_pwdata_mstr_o({apb_interconnect0_inst_APB_M04_interconnect_PWDATA}), 
            .apb_s00_paddr_slv_i({axi2apb0_inst_APB3_M_interconnect_PADDR}), 
            .apb_s00_prdata_slv_o({axi2apb0_inst_APB3_M_interconnect_PRDATA}), 
            .apb_s00_pwdata_slv_i({axi2apb0_inst_APB3_M_interconnect_PWDATA}), 
            .apb_m00_penable_mstr_o(apb_interconnect0_inst_APB_M00_interconnect_PENABLE), 
            .apb_m00_pready_mstr_i(apb_interconnect0_inst_APB_M00_interconnect_PREADY), 
            .apb_m00_psel_mstr_o(apb_interconnect0_inst_APB_M00_interconnect_PSELx), 
            .apb_m00_pslverr_mstr_i(apb_interconnect0_inst_APB_M00_interconnect_PSLVERR), 
            .apb_m00_pwrite_mstr_o(apb_interconnect0_inst_APB_M00_interconnect_PWRITE), 
            .apb_m01_penable_mstr_o(apb_interconnect0_inst_APB_M01_interconnect_PENABLE), 
            .apb_m01_pready_mstr_i(apb_interconnect0_inst_APB_M01_interconnect_PREADY), 
            .apb_m01_psel_mstr_o(apb_interconnect0_inst_APB_M01_interconnect_PSELx), 
            .apb_m01_pslverr_mstr_i(apb_interconnect0_inst_APB_M01_interconnect_PSLVERR), 
            .apb_m01_pwrite_mstr_o(apb_interconnect0_inst_APB_M01_interconnect_PWRITE), 
            .apb_m02_penable_mstr_o(apb_interconnect0_inst_APB_M02_interconnect_PENABLE), 
            .apb_m02_pready_mstr_i(apb_interconnect0_inst_APB_M02_interconnect_PREADY), 
            .apb_m02_psel_mstr_o(apb_interconnect0_inst_APB_M02_interconnect_PSELx), 
            .apb_m02_pslverr_mstr_i(apb_interconnect0_inst_APB_M02_interconnect_PSLVERR), 
            .apb_m02_pwrite_mstr_o(apb_interconnect0_inst_APB_M02_interconnect_PWRITE), 
            .apb_m03_penable_mstr_o(apb_interconnect0_inst_APB_M03_interconnect_PENABLE), 
            .apb_m03_pready_mstr_i(apb_interconnect0_inst_APB_M03_interconnect_PREADY), 
            .apb_m03_psel_mstr_o(apb_interconnect0_inst_APB_M03_interconnect_PSELx), 
            .apb_m03_pslverr_mstr_i(apb_interconnect0_inst_APB_M03_interconnect_PSLVERR), 
            .apb_m03_pwrite_mstr_o(apb_interconnect0_inst_APB_M03_interconnect_PWRITE), 
            .apb_m04_penable_mstr_o(apb_interconnect0_inst_APB_M04_interconnect_PENABLE), 
            .apb_m04_pready_mstr_i(apb_interconnect0_inst_APB_M04_interconnect_PREADY), 
            .apb_m04_psel_mstr_o(apb_interconnect0_inst_APB_M04_interconnect_PSELx), 
            .apb_m04_pslverr_mstr_i(apb_interconnect0_inst_APB_M04_interconnect_PSLVERR), 
            .apb_m04_pwrite_mstr_o(apb_interconnect0_inst_APB_M04_interconnect_PWRITE), 
            .apb_pclk_i(pll0_inst_clkos2_o_net), .apb_presetn_i(phy_resetn_o), 
            .apb_s00_penable_slv_i(axi2apb0_inst_APB3_M_interconnect_PENABLE), 
            .apb_s00_pready_slv_o(axi2apb0_inst_APB3_M_interconnect_PREADY), 
            .apb_s00_psel_slv_i(axi2apb0_inst_APB3_M_interconnect_PSELx), 
            .apb_s00_pslverr_slv_o(axi2apb0_inst_APB3_M_interconnect_PSLVERR), 
            .apb_s00_pwrite_slv_i(axi2apb0_inst_APB3_M_interconnect_PWRITE));
    defparam apb_interconnect0_inst.FULL_DECODE_EN = 1;
    defparam apb_interconnect0_inst.S0_ADDR_RANGE = 32'h00000400;
    defparam apb_interconnect0_inst.S0_BASE_ADDR = 32'h40090000;
    defparam apb_interconnect0_inst.S1_ADDR_RANGE = 32'h00000400;
    defparam apb_interconnect0_inst.S1_BASE_ADDR = 32'h40000000;
    defparam apb_interconnect0_inst.S2_ADDR_RANGE = 32'h00000800;
    defparam apb_interconnect0_inst.S2_BASE_ADDR = 32'h40092000;
    defparam apb_interconnect0_inst.S3_ADDR_RANGE = 32'h00001000;
    defparam apb_interconnect0_inst.S3_BASE_ADDR = 32'h40097000;
    defparam apb_interconnect0_inst.S4_ADDR_RANGE = 32'h00004000;
    defparam apb_interconnect0_inst.S4_BASE_ADDR = 32'h40001000;
    axi2apb0 axi2apb0_inst (.apb_mas_addr_o({axi2apb0_inst_APB3_M_interconnect_PADDR}), 
            .apb_mas_rdata_i({axi2apb0_inst_APB3_M_interconnect_PRDATA}), 
            .apb_mas_wdata_o({axi2apb0_inst_APB3_M_interconnect_PWDATA}), 
            .axi_slv_araddr_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARADDR}), 
            .axi_slv_arburst_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARBURST}), 
            .axi_slv_arcache_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARCACHE}), 
            .axi_slv_arid_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARID}), 
            .axi_slv_arlen_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARLEN}), 
            .axi_slv_arprot_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARPROT}), 
            .axi_slv_arqos_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARQOS}), 
            .axi_slv_arregion_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARREGION}), 
            .axi_slv_arsize_i({axi4_interconnect0_inst_AXI_M01_interconnect_ARSIZE}), 
            .axi_slv_awaddr_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWADDR}), 
            .axi_slv_awburst_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWBURST}), 
            .axi_slv_awcache_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWCACHE}), 
            .axi_slv_awid_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWID}), 
            .axi_slv_awlen_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWLEN}), 
            .axi_slv_awprot_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWPROT}), 
            .axi_slv_awqos_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWQOS}), 
            .axi_slv_awregion_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWREGION}), 
            .axi_slv_awsize_i({axi4_interconnect0_inst_AXI_M01_interconnect_AWSIZE}), 
            .axi_slv_bid_o({axi4_interconnect0_inst_AXI_M01_interconnect_BID}), 
            .axi_slv_bresp_o({axi4_interconnect0_inst_AXI_M01_interconnect_BRESP}), 
            .axi_slv_rdata_o({axi4_interconnect0_inst_AXI_M01_interconnect_RDATA}), 
            .axi_slv_rid_o({axi4_interconnect0_inst_AXI_M01_interconnect_RID}), 
            .axi_slv_rresp_o({axi4_interconnect0_inst_AXI_M01_interconnect_RRESP}), 
            .axi_slv_wdata_i({axi4_interconnect0_inst_AXI_M01_interconnect_WDATA}), 
            .axi_slv_wstrb_i({axi4_interconnect0_inst_AXI_M01_interconnect_WSTRB}), 
            .aclk_i(pll0_inst_clkos2_o_net), .apb_mas_en_o(axi2apb0_inst_APB3_M_interconnect_PENABLE), 
            .apb_mas_ready_i(axi2apb0_inst_APB3_M_interconnect_PREADY), .apb_mas_sel_o(axi2apb0_inst_APB3_M_interconnect_PSELx), 
            .apb_mas_slverr_i(axi2apb0_inst_APB3_M_interconnect_PSLVERR), 
            .apb_mas_write_o(axi2apb0_inst_APB3_M_interconnect_PWRITE), .aresetn_i(phy_resetn_o), 
            .axi_slv_arlock_i(axi4_interconnect0_inst_AXI_M01_interconnect_ARLOCK), 
            .axi_slv_arready_o(axi4_interconnect0_inst_AXI_M01_interconnect_ARREADY), 
            .axi_slv_aruser_i(axi4_interconnect0_inst_AXI_M01_interconnect_ARUSER), 
            .axi_slv_arvalid_i(axi4_interconnect0_inst_AXI_M01_interconnect_ARVALID), 
            .axi_slv_awlock_i(axi4_interconnect0_inst_AXI_M01_interconnect_AWLOCK), 
            .axi_slv_awready_o(axi4_interconnect0_inst_AXI_M01_interconnect_AWREADY), 
            .axi_slv_awuser_i(axi4_interconnect0_inst_AXI_M01_interconnect_AWUSER), 
            .axi_slv_awvalid_i(axi4_interconnect0_inst_AXI_M01_interconnect_AWVALID), 
            .axi_slv_bready_i(axi4_interconnect0_inst_AXI_M01_interconnect_BREADY), 
            .axi_slv_buser_o(axi4_interconnect0_inst_AXI_M01_interconnect_BUSER), 
            .axi_slv_bvalid_o(axi4_interconnect0_inst_AXI_M01_interconnect_BVALID), 
            .axi_slv_rlast_o(axi4_interconnect0_inst_AXI_M01_interconnect_RLAST), 
            .axi_slv_rready_i(axi4_interconnect0_inst_AXI_M01_interconnect_RREADY), 
            .axi_slv_ruser_o(axi4_interconnect0_inst_AXI_M01_interconnect_RUSER), 
            .axi_slv_rvalid_o(axi4_interconnect0_inst_AXI_M01_interconnect_RVALID), 
            .axi_slv_wlast_i(axi4_interconnect0_inst_AXI_M01_interconnect_WLAST), 
            .axi_slv_wready_o(axi4_interconnect0_inst_AXI_M01_interconnect_WREADY), 
            .axi_slv_wuser_i(axi4_interconnect0_inst_AXI_M01_interconnect_WUSER), 
            .axi_slv_wvalid_i(axi4_interconnect0_inst_AXI_M01_interconnect_WVALID));
    axi4_interconnect0 axi4_interconnect0_inst (.axi_M00_araddr_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARADDR}), 
            .axi_M00_arburst_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARBURST}), 
            .axi_M00_arcache_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARCACHE}), 
            .axi_M00_arid_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARID}), 
            .axi_M00_arlen_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARLEN}), 
            .axi_M00_arprot_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARPROT}), 
            .axi_M00_arqos_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARQOS}), 
            .axi_M00_arregion_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARREGION}), 
            .axi_M00_arsize_o({axi4_interconnect0_inst_AXI_M00_interconnect_ARSIZE}), 
            .axi_M00_awaddr_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWADDR}), 
            .axi_M00_awburst_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWBURST}), 
            .axi_M00_awcache_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWCACHE}), 
            .axi_M00_awid_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWID}), 
            .axi_M00_awlen_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWLEN}), 
            .axi_M00_awprot_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWPROT}), 
            .axi_M00_awqos_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWQOS}), 
            .axi_M00_awregion_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWREGION}), 
            .axi_M00_awsize_o({axi4_interconnect0_inst_AXI_M00_interconnect_AWSIZE}), 
            .axi_M00_bid_i({axi4_interconnect0_inst_AXI_M00_interconnect_BID}), 
            .axi_M00_bresp_i({axi4_interconnect0_inst_AXI_M00_interconnect_BRESP}), 
            .axi_M00_rdata_i({axi4_interconnect0_inst_AXI_M00_interconnect_RDATA}), 
            .axi_M00_rid_i({axi4_interconnect0_inst_AXI_M00_interconnect_RID}), 
            .axi_M00_rresp_i({axi4_interconnect0_inst_AXI_M00_interconnect_RRESP}), 
            .axi_M00_wdata_o({axi4_interconnect0_inst_AXI_M00_interconnect_WDATA}), 
            .axi_M00_wstrb_o({axi4_interconnect0_inst_AXI_M00_interconnect_WSTRB}), 
            .axi_M01_aclk_i({concat_2_BUS_netbus}), .axi_M01_araddr_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARADDR}), 
            .axi_M01_arburst_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARBURST}), 
            .axi_M01_arcache_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARCACHE}), 
            .axi_M01_aresetn_i({concat_1_BUS_netbus}), .axi_M01_arid_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARID}), 
            .axi_M01_arlen_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARLEN}), 
            .axi_M01_arprot_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARPROT}), 
            .axi_M01_arqos_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARQOS}), 
            .axi_M01_arregion_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARREGION}), 
            .axi_M01_arsize_o({axi4_interconnect0_inst_AXI_M01_interconnect_ARSIZE}), 
            .axi_M01_awaddr_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWADDR}), 
            .axi_M01_awburst_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWBURST}), 
            .axi_M01_awcache_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWCACHE}), 
            .axi_M01_awid_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWID}), 
            .axi_M01_awlen_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWLEN}), 
            .axi_M01_awprot_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWPROT}), 
            .axi_M01_awqos_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWQOS}), 
            .axi_M01_awregion_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWREGION}), 
            .axi_M01_awsize_o({axi4_interconnect0_inst_AXI_M01_interconnect_AWSIZE}), 
            .axi_M01_bid_i({axi4_interconnect0_inst_AXI_M01_interconnect_BID}), 
            .axi_M01_bresp_i({axi4_interconnect0_inst_AXI_M01_interconnect_BRESP}), 
            .axi_M01_rdata_i({axi4_interconnect0_inst_AXI_M01_interconnect_RDATA}), 
            .axi_M01_rid_i({axi4_interconnect0_inst_AXI_M01_interconnect_RID}), 
            .axi_M01_rresp_i({axi4_interconnect0_inst_AXI_M01_interconnect_RRESP}), 
            .axi_M01_wdata_o({axi4_interconnect0_inst_AXI_M01_interconnect_WDATA}), 
            .axi_M01_wstrb_o({axi4_interconnect0_inst_AXI_M01_interconnect_WSTRB}), 
            .axi_M02_araddr_o({axi4_interconnect0_inst_AXI_M02_interconnect_ARADDR}), 
            .axi_M02_arburst_o({axi4_interconnect0_inst_AXI_M02_interconnect_ARBURST}), 
            .axi_M02_arcache_o({axi4_interconnect0_inst_AXI_M02_interconnect_ARCACHE}), 
            .axi_M02_arid_o({axi4_interconnect0_inst_AXI_M02_interconnect_ARID}), 
            .axi_M02_arlen_o({axi4_interconnect0_inst_AXI_M02_interconnect_ARLEN}), 
            .axi_M02_arprot_o({axi4_interconnect0_inst_AXI_M02_interconnect_ARPROT}), 
            .axi_M02_arsize_o({axi4_interconnect0_inst_AXI_M02_interconnect_ARSIZE}), 
            .axi_M02_awaddr_o({axi4_interconnect0_inst_AXI_M02_interconnect_AWADDR}), 
            .axi_M02_awburst_o({axi4_interconnect0_inst_AXI_M02_interconnect_AWBURST}), 
            .axi_M02_awcache_o({axi4_interconnect0_inst_AXI_M02_interconnect_AWCACHE}), 
            .axi_M02_awid_o({axi4_interconnect0_inst_AXI_M02_interconnect_AWID}), 
            .axi_M02_awlen_o({axi4_interconnect0_inst_AXI_M02_interconnect_AWLEN}), 
            .axi_M02_awprot_o({axi4_interconnect0_inst_AXI_M02_interconnect_AWPROT}), 
            .axi_M02_awsize_o({axi4_interconnect0_inst_AXI_M02_interconnect_AWSIZE}), 
            .axi_M02_bid_i({axi4_interconnect0_inst_AXI_M02_interconnect_BID}), 
            .axi_M02_bresp_i({axi4_interconnect0_inst_AXI_M02_interconnect_BRESP}), 
            .axi_M02_rdata_i({axi4_interconnect0_inst_AXI_M02_interconnect_RDATA}), 
            .axi_M02_rid_i({axi4_interconnect0_inst_AXI_M02_interconnect_RID}), 
            .axi_M02_rresp_i({axi4_interconnect0_inst_AXI_M02_interconnect_RRESP}), 
            .axi_M02_wdata_o({axi4_interconnect0_inst_AXI_M02_interconnect_WDATA}), 
            .axi_M02_wstrb_o({axi4_interconnect0_inst_AXI_M02_interconnect_WSTRB}), 
            .axi_M03_araddr_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARADDR}), 
            .axi_M03_arburst_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARBURST}), 
            .axi_M03_arcache_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARCACHE}), 
            .axi_M03_arid_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARID}), 
            .axi_M03_arlen_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARLEN}), 
            .axi_M03_arprot_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARPROT}), 
            .axi_M03_arqos_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARQOS}), 
            .axi_M03_arregion_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARREGION}), 
            .axi_M03_arsize_o({axi4_interconnect0_inst_AXI_M03_interconnect_ARSIZE}), 
            .axi_M03_awaddr_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWADDR}), 
            .axi_M03_awburst_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWBURST}), 
            .axi_M03_awcache_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWCACHE}), 
            .axi_M03_awid_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWID}), 
            .axi_M03_awlen_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWLEN}), 
            .axi_M03_awprot_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWPROT}), 
            .axi_M03_awqos_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWQOS}), 
            .axi_M03_awregion_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWREGION}), 
            .axi_M03_awsize_o({axi4_interconnect0_inst_AXI_M03_interconnect_AWSIZE}), 
            .axi_M03_bid_i({axi4_interconnect0_inst_AXI_M03_interconnect_BID}), 
            .axi_M03_bresp_i({axi4_interconnect0_inst_AXI_M03_interconnect_BRESP}), 
            .axi_M03_rdata_i({axi4_interconnect0_inst_AXI_M03_interconnect_RDATA}), 
            .axi_M03_rid_i({axi4_interconnect0_inst_AXI_M03_interconnect_RID}), 
            .axi_M03_rresp_i({axi4_interconnect0_inst_AXI_M03_interconnect_RRESP}), 
            .axi_M03_wdata_o({axi4_interconnect0_inst_AXI_M03_interconnect_WDATA}), 
            .axi_M03_wstrb_o({axi4_interconnect0_inst_AXI_M03_interconnect_WSTRB}), 
            .axi_M04_araddr_o({axi4_interconnect0_inst_AXIL_M04_interconnect_ARADDR}), 
            .axi_M04_arprot_o({axi4_interconnect0_inst_AXIL_M04_interconnect_ARPROT}), 
            .axi_M04_awaddr_o({axi4_interconnect0_inst_AXIL_M04_interconnect_AWADDR}), 
            .axi_M04_awprot_o({axi4_interconnect0_inst_AXIL_M04_interconnect_AWPROT}), 
            .axi_M04_bresp_i({axi4_interconnect0_inst_AXIL_M04_interconnect_BRESP}), 
            .axi_M04_rdata_i({axi4_interconnect0_inst_AXIL_M04_interconnect_RDATA}), 
            .axi_M04_rresp_i({axi4_interconnect0_inst_AXIL_M04_interconnect_RRESP}), 
            .axi_M04_wdata_o({axi4_interconnect0_inst_AXIL_M04_interconnect_WDATA}), 
            .axi_M04_wstrb_o({axi4_interconnect0_inst_AXIL_M04_interconnect_WSTRB}), 
            .axi_S00_araddr_i({cpu0_inst_AXI_M_INSTR_interconnect_ARADDR}), 
            .axi_S00_arburst_i({cpu0_inst_AXI_M_INSTR_interconnect_ARBURST}), 
            .axi_S00_arcache_i({cpu0_inst_AXI_M_INSTR_interconnect_ARCACHE}), 
            .axi_S00_arid_i({cpu0_inst_AXI_M_INSTR_interconnect_ARID[1:0]}), 
            .axi_S00_arlen_i({cpu0_inst_AXI_M_INSTR_interconnect_ARLEN}), 
            .axi_S00_arprot_i({cpu0_inst_AXI_M_INSTR_interconnect_ARPROT}), 
            .axi_S00_arqos_i({cpu0_inst_AXI_M_INSTR_interconnect_ARQOS}), 
            .axi_S00_arregion_i({cpu0_inst_AXI_M_INSTR_interconnect_ARREGION}), 
            .axi_S00_arsize_i({cpu0_inst_AXI_M_INSTR_interconnect_ARSIZE}), 
            .axi_S00_awaddr_i({cpu0_inst_AXI_M_INSTR_interconnect_AWADDR}), 
            .axi_S00_awburst_i({cpu0_inst_AXI_M_INSTR_interconnect_AWBURST}), 
            .axi_S00_awcache_i({cpu0_inst_AXI_M_INSTR_interconnect_AWCACHE}), 
            .axi_S00_awid_i({cpu0_inst_AXI_M_INSTR_interconnect_AWID[1:0]}), 
            .axi_S00_awlen_i({cpu0_inst_AXI_M_INSTR_interconnect_AWLEN}), 
            .axi_S00_awprot_i({cpu0_inst_AXI_M_INSTR_interconnect_AWPROT}), 
            .axi_S00_awqos_i({cpu0_inst_AXI_M_INSTR_interconnect_AWQOS}), 
            .axi_S00_awregion_i({cpu0_inst_AXI_M_INSTR_interconnect_AWREGION}), 
            .axi_S00_awsize_i({cpu0_inst_AXI_M_INSTR_interconnect_AWSIZE}), 
            .axi_S00_bid_o({cpu0_inst_AXI_M_INSTR_interconnect_BID[1:0]}), 
            .axi_S00_bresp_o({cpu0_inst_AXI_M_INSTR_interconnect_BRESP}), 
            .axi_S00_rdata_o({cpu0_inst_AXI_M_INSTR_interconnect_RDATA}), 
            .axi_S00_rid_o({cpu0_inst_AXI_M_INSTR_interconnect_RID[1:0]}), 
            .axi_S00_rresp_o({cpu0_inst_AXI_M_INSTR_interconnect_RRESP}), 
            .axi_S00_wdata_i({cpu0_inst_AXI_M_INSTR_interconnect_WDATA}), 
            .axi_S00_wstrb_i({cpu0_inst_AXI_M_INSTR_interconnect_WSTRB}), 
            .axi_S01_araddr_i({cpu0_inst_AXI_M_DATA_interconnect_ARADDR}), 
            .axi_S01_arburst_i({cpu0_inst_AXI_M_DATA_interconnect_ARBURST}), 
            .axi_S01_arcache_i({cpu0_inst_AXI_M_DATA_interconnect_ARCACHE}), 
            .axi_S01_arid_i({cpu0_inst_AXI_M_DATA_interconnect_ARID[1:0]}), 
            .axi_S01_arlen_i({cpu0_inst_AXI_M_DATA_interconnect_ARLEN}), .axi_S01_arprot_i({cpu0_inst_AXI_M_DATA_interconnect_ARPROT}), 
            .axi_S01_arqos_i({cpu0_inst_AXI_M_DATA_interconnect_ARQOS}), .axi_S01_arregion_i({cpu0_inst_AXI_M_DATA_interconnect_ARREGION}), 
            .axi_S01_arsize_i({cpu0_inst_AXI_M_DATA_interconnect_ARSIZE}), 
            .axi_S01_awaddr_i({cpu0_inst_AXI_M_DATA_interconnect_AWADDR}), 
            .axi_S01_awburst_i({cpu0_inst_AXI_M_DATA_interconnect_AWBURST}), 
            .axi_S01_awcache_i({cpu0_inst_AXI_M_DATA_interconnect_AWCACHE}), 
            .axi_S01_awid_i({cpu0_inst_AXI_M_DATA_interconnect_AWID[1:0]}), 
            .axi_S01_awlen_i({cpu0_inst_AXI_M_DATA_interconnect_AWLEN}), .axi_S01_awprot_i({cpu0_inst_AXI_M_DATA_interconnect_AWPROT}), 
            .axi_S01_awqos_i({cpu0_inst_AXI_M_DATA_interconnect_AWQOS}), .axi_S01_awregion_i({cpu0_inst_AXI_M_DATA_interconnect_AWREGION}), 
            .axi_S01_awsize_i({cpu0_inst_AXI_M_DATA_interconnect_AWSIZE}), 
            .axi_S01_bid_o({cpu0_inst_AXI_M_DATA_interconnect_BID[1:0]}), 
            .axi_S01_bresp_o({cpu0_inst_AXI_M_DATA_interconnect_BRESP}), .axi_S01_rdata_o({cpu0_inst_AXI_M_DATA_interconnect_RDATA}), 
            .axi_S01_rid_o({cpu0_inst_AXI_M_DATA_interconnect_RID[1:0]}), 
            .axi_S01_rresp_o({cpu0_inst_AXI_M_DATA_interconnect_RRESP}), .axi_S01_wdata_i({cpu0_inst_AXI_M_DATA_interconnect_WDATA}), 
            .axi_S01_wstrb_i({cpu0_inst_AXI_M_DATA_interconnect_WSTRB}), .axi_S02_araddr_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARADDR}), 
            .axi_S02_arburst_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARBURST}), 
            .axi_S02_arcache_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARCACHE}), 
            .axi_S02_arid_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARID[1:0]}), 
            .axi_S02_arlen_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARLEN}), 
            .axi_S02_arprot_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARPROT}), 
            .axi_S02_arqos_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARQOS}), 
            .axi_S02_arregion_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARREGION}), 
            .axi_S02_arsize_i({axi4_interconnect1_inst_AXI_M01_interconnect_ARSIZE}), 
            .axi_S02_awaddr_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWADDR}), 
            .axi_S02_awburst_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWBURST}), 
            .axi_S02_awcache_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWCACHE}), 
            .axi_S02_awid_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWID[1:0]}), 
            .axi_S02_awlen_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWLEN}), 
            .axi_S02_awprot_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWPROT}), 
            .axi_S02_awqos_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWQOS}), 
            .axi_S02_awregion_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWREGION}), 
            .axi_S02_awsize_i({axi4_interconnect1_inst_AXI_M01_interconnect_AWSIZE}), 
            .axi_S02_bid_o({axi4_interconnect1_inst_AXI_M01_interconnect_BID[1:0]}), 
            .axi_S02_bresp_o({axi4_interconnect1_inst_AXI_M01_interconnect_BRESP}), 
            .axi_S02_rdata_o({axi4_interconnect1_inst_AXI_M01_interconnect_RDATA}), 
            .axi_S02_rid_o({axi4_interconnect1_inst_AXI_M01_interconnect_RID[1:0]}), 
            .axi_S02_rresp_o({axi4_interconnect1_inst_AXI_M01_interconnect_RRESP}), 
            .axi_S02_wdata_i({axi4_interconnect1_inst_AXI_M01_interconnect_WDATA}), 
            .axi_S02_wstrb_i({axi4_interconnect1_inst_AXI_M01_interconnect_WSTRB}), 
            .axi_M00_arlock_o(axi4_interconnect0_inst_AXI_M00_interconnect_ARLOCK), 
            .axi_M00_arready_i(axi4_interconnect0_inst_AXI_M00_interconnect_ARREADY), 
            .axi_M00_aruser_o(axi4_interconnect0_inst_AXI_M00_interconnect_ARUSER), 
            .axi_M00_arvalid_o(axi4_interconnect0_inst_AXI_M00_interconnect_ARVALID), 
            .axi_M00_awlock_o(axi4_interconnect0_inst_AXI_M00_interconnect_AWLOCK), 
            .axi_M00_awready_i(axi4_interconnect0_inst_AXI_M00_interconnect_AWREADY), 
            .axi_M00_awuser_o(axi4_interconnect0_inst_AXI_M00_interconnect_AWUSER), 
            .axi_M00_awvalid_o(axi4_interconnect0_inst_AXI_M00_interconnect_AWVALID), 
            .axi_M00_bready_o(axi4_interconnect0_inst_AXI_M00_interconnect_BREADY), 
            .axi_M00_buser_i(axi4_interconnect0_inst_AXI_M00_interconnect_BUSER), 
            .axi_M00_bvalid_i(axi4_interconnect0_inst_AXI_M00_interconnect_BVALID), 
            .axi_M00_rlast_i(axi4_interconnect0_inst_AXI_M00_interconnect_RLAST), 
            .axi_M00_rready_o(axi4_interconnect0_inst_AXI_M00_interconnect_RREADY), 
            .axi_M00_ruser_i(axi4_interconnect0_inst_AXI_M00_interconnect_RUSER), 
            .axi_M00_rvalid_i(axi4_interconnect0_inst_AXI_M00_interconnect_RVALID), 
            .axi_M00_wlast_o(axi4_interconnect0_inst_AXI_M00_interconnect_WLAST), 
            .axi_M00_wready_i(axi4_interconnect0_inst_AXI_M00_interconnect_WREADY), 
            .axi_M00_wuser_o(axi4_interconnect0_inst_AXI_M00_interconnect_WUSER), 
            .axi_M00_wvalid_o(axi4_interconnect0_inst_AXI_M00_interconnect_WVALID), 
            .axi_M01_arlock_o(axi4_interconnect0_inst_AXI_M01_interconnect_ARLOCK), 
            .axi_M01_arready_i(axi4_interconnect0_inst_AXI_M01_interconnect_ARREADY), 
            .axi_M01_aruser_o(axi4_interconnect0_inst_AXI_M01_interconnect_ARUSER), 
            .axi_M01_arvalid_o(axi4_interconnect0_inst_AXI_M01_interconnect_ARVALID), 
            .axi_M01_awlock_o(axi4_interconnect0_inst_AXI_M01_interconnect_AWLOCK), 
            .axi_M01_awready_i(axi4_interconnect0_inst_AXI_M01_interconnect_AWREADY), 
            .axi_M01_awuser_o(axi4_interconnect0_inst_AXI_M01_interconnect_AWUSER), 
            .axi_M01_awvalid_o(axi4_interconnect0_inst_AXI_M01_interconnect_AWVALID), 
            .axi_M01_bready_o(axi4_interconnect0_inst_AXI_M01_interconnect_BREADY), 
            .axi_M01_buser_i(axi4_interconnect0_inst_AXI_M01_interconnect_BUSER), 
            .axi_M01_bvalid_i(axi4_interconnect0_inst_AXI_M01_interconnect_BVALID), 
            .axi_M01_rlast_i(axi4_interconnect0_inst_AXI_M01_interconnect_RLAST), 
            .axi_M01_rready_o(axi4_interconnect0_inst_AXI_M01_interconnect_RREADY), 
            .axi_M01_ruser_i(axi4_interconnect0_inst_AXI_M01_interconnect_RUSER), 
            .axi_M01_rvalid_i(axi4_interconnect0_inst_AXI_M01_interconnect_RVALID), 
            .axi_M01_wlast_o(axi4_interconnect0_inst_AXI_M01_interconnect_WLAST), 
            .axi_M01_wready_i(axi4_interconnect0_inst_AXI_M01_interconnect_WREADY), 
            .axi_M01_wuser_o(axi4_interconnect0_inst_AXI_M01_interconnect_WUSER), 
            .axi_M01_wvalid_o(axi4_interconnect0_inst_AXI_M01_interconnect_WVALID), 
            .axi_M02_arlock_o(axi4_interconnect0_inst_AXI_M02_interconnect_ARLOCK), 
            .axi_M02_arready_i(axi4_interconnect0_inst_AXI_M02_interconnect_ARREADY), 
            .axi_M02_arvalid_o(axi4_interconnect0_inst_AXI_M02_interconnect_ARVALID), 
            .axi_M02_awlock_o(axi4_interconnect0_inst_AXI_M02_interconnect_AWLOCK), 
            .axi_M02_awready_i(axi4_interconnect0_inst_AXI_M02_interconnect_AWREADY), 
            .axi_M02_awvalid_o(axi4_interconnect0_inst_AXI_M02_interconnect_AWVALID), 
            .axi_M02_bready_o(axi4_interconnect0_inst_AXI_M02_interconnect_BREADY), 
            .axi_M02_buser_i(1'b0), .axi_M02_bvalid_i(axi4_interconnect0_inst_AXI_M02_interconnect_BVALID), 
            .axi_M02_rlast_i(axi4_interconnect0_inst_AXI_M02_interconnect_RLAST), 
            .axi_M02_rready_o(axi4_interconnect0_inst_AXI_M02_interconnect_RREADY), 
            .axi_M02_ruser_i(1'b0), .axi_M02_rvalid_i(axi4_interconnect0_inst_AXI_M02_interconnect_RVALID), 
            .axi_M02_wlast_o(axi4_interconnect0_inst_AXI_M02_interconnect_WLAST), 
            .axi_M02_wready_i(axi4_interconnect0_inst_AXI_M02_interconnect_WREADY), 
            .axi_M02_wvalid_o(axi4_interconnect0_inst_AXI_M02_interconnect_WVALID), 
            .axi_M03_arlock_o(axi4_interconnect0_inst_AXI_M03_interconnect_ARLOCK), 
            .axi_M03_arready_i(axi4_interconnect0_inst_AXI_M03_interconnect_ARREADY), 
            .axi_M03_aruser_o(axi4_interconnect0_inst_AXI_M03_interconnect_ARUSER), 
            .axi_M03_arvalid_o(axi4_interconnect0_inst_AXI_M03_interconnect_ARVALID), 
            .axi_M03_awlock_o(axi4_interconnect0_inst_AXI_M03_interconnect_AWLOCK), 
            .axi_M03_awready_i(axi4_interconnect0_inst_AXI_M03_interconnect_AWREADY), 
            .axi_M03_awuser_o(axi4_interconnect0_inst_AXI_M03_interconnect_AWUSER), 
            .axi_M03_awvalid_o(axi4_interconnect0_inst_AXI_M03_interconnect_AWVALID), 
            .axi_M03_bready_o(axi4_interconnect0_inst_AXI_M03_interconnect_BREADY), 
            .axi_M03_buser_i(axi4_interconnect0_inst_AXI_M03_interconnect_BUSER), 
            .axi_M03_bvalid_i(axi4_interconnect0_inst_AXI_M03_interconnect_BVALID), 
            .axi_M03_rlast_i(axi4_interconnect0_inst_AXI_M03_interconnect_RLAST), 
            .axi_M03_rready_o(axi4_interconnect0_inst_AXI_M03_interconnect_RREADY), 
            .axi_M03_ruser_i(axi4_interconnect0_inst_AXI_M03_interconnect_RUSER), 
            .axi_M03_rvalid_i(axi4_interconnect0_inst_AXI_M03_interconnect_RVALID), 
            .axi_M03_wlast_o(axi4_interconnect0_inst_AXI_M03_interconnect_WLAST), 
            .axi_M03_wready_i(axi4_interconnect0_inst_AXI_M03_interconnect_WREADY), 
            .axi_M03_wuser_o(axi4_interconnect0_inst_AXI_M03_interconnect_WUSER), 
            .axi_M03_wvalid_o(axi4_interconnect0_inst_AXI_M03_interconnect_WVALID), 
            .axi_M04_arready_i(axi4_interconnect0_inst_AXIL_M04_interconnect_ARREADY), 
            .axi_M04_arvalid_o(axi4_interconnect0_inst_AXIL_M04_interconnect_ARVALID), 
            .axi_M04_awready_i(axi4_interconnect0_inst_AXIL_M04_interconnect_AWREADY), 
            .axi_M04_awvalid_o(axi4_interconnect0_inst_AXIL_M04_interconnect_AWVALID), 
            .axi_M04_bready_o(axi4_interconnect0_inst_AXIL_M04_interconnect_BREADY), 
            .axi_M04_bvalid_i(axi4_interconnect0_inst_AXIL_M04_interconnect_BVALID), 
            .axi_M04_rready_o(axi4_interconnect0_inst_AXIL_M04_interconnect_RREADY), 
            .axi_M04_rvalid_i(axi4_interconnect0_inst_AXIL_M04_interconnect_RVALID), 
            .axi_M04_wready_i(axi4_interconnect0_inst_AXIL_M04_interconnect_WREADY), 
            .axi_M04_wvalid_o(axi4_interconnect0_inst_AXIL_M04_interconnect_WVALID), 
            .axi_S00_arlock_i(cpu0_inst_AXI_M_INSTR_interconnect_ARLOCK), 
            .axi_S00_arready_o(cpu0_inst_AXI_M_INSTR_interconnect_ARREADY), 
            .axi_S00_aruser_i(1'b0), .axi_S00_arvalid_i(cpu0_inst_AXI_M_INSTR_interconnect_ARVALID), 
            .axi_S00_awlock_i(cpu0_inst_AXI_M_INSTR_interconnect_AWLOCK), 
            .axi_S00_awready_o(cpu0_inst_AXI_M_INSTR_interconnect_AWREADY), 
            .axi_S00_awuser_i(1'b0), .axi_S00_awvalid_i(cpu0_inst_AXI_M_INSTR_interconnect_AWVALID), 
            .axi_S00_bready_i(cpu0_inst_AXI_M_INSTR_interconnect_BREADY), 
            .axi_S00_bvalid_o(cpu0_inst_AXI_M_INSTR_interconnect_BVALID), 
            .axi_S00_rlast_o(cpu0_inst_AXI_M_INSTR_interconnect_RLAST), .axi_S00_rready_i(cpu0_inst_AXI_M_INSTR_interconnect_RREADY), 
            .axi_S00_rvalid_o(cpu0_inst_AXI_M_INSTR_interconnect_RVALID), 
            .axi_S00_wlast_i(cpu0_inst_AXI_M_INSTR_interconnect_WLAST), .axi_S00_wready_o(cpu0_inst_AXI_M_INSTR_interconnect_WREADY), 
            .axi_S00_wuser_i(1'b0), .axi_S00_wvalid_i(cpu0_inst_AXI_M_INSTR_interconnect_WVALID), 
            .axi_S01_arlock_i(cpu0_inst_AXI_M_DATA_interconnect_ARLOCK), .axi_S01_arready_o(cpu0_inst_AXI_M_DATA_interconnect_ARREADY), 
            .axi_S01_aruser_i(1'b0), .axi_S01_arvalid_i(cpu0_inst_AXI_M_DATA_interconnect_ARVALID), 
            .axi_S01_awlock_i(cpu0_inst_AXI_M_DATA_interconnect_AWLOCK), .axi_S01_awready_o(cpu0_inst_AXI_M_DATA_interconnect_AWREADY), 
            .axi_S01_awuser_i(1'b0), .axi_S01_awvalid_i(cpu0_inst_AXI_M_DATA_interconnect_AWVALID), 
            .axi_S01_bready_i(cpu0_inst_AXI_M_DATA_interconnect_BREADY), .axi_S01_bvalid_o(cpu0_inst_AXI_M_DATA_interconnect_BVALID), 
            .axi_S01_rlast_o(cpu0_inst_AXI_M_DATA_interconnect_RLAST), .axi_S01_rready_i(cpu0_inst_AXI_M_DATA_interconnect_RREADY), 
            .axi_S01_rvalid_o(cpu0_inst_AXI_M_DATA_interconnect_RVALID), .axi_S01_wlast_i(cpu0_inst_AXI_M_DATA_interconnect_WLAST), 
            .axi_S01_wready_o(cpu0_inst_AXI_M_DATA_interconnect_WREADY), .axi_S01_wuser_i(1'b0), 
            .axi_S01_wvalid_i(cpu0_inst_AXI_M_DATA_interconnect_WVALID), .axi_S02_arlock_i(axi4_interconnect1_inst_AXI_M01_interconnect_ARLOCK), 
            .axi_S02_arready_o(axi4_interconnect1_inst_AXI_M01_interconnect_ARREADY), 
            .axi_S02_aruser_i(axi4_interconnect1_inst_AXI_M01_interconnect_ARUSER), 
            .axi_S02_arvalid_i(axi4_interconnect1_inst_AXI_M01_interconnect_ARVALID), 
            .axi_S02_awlock_i(axi4_interconnect1_inst_AXI_M01_interconnect_AWLOCK), 
            .axi_S02_awready_o(axi4_interconnect1_inst_AXI_M01_interconnect_AWREADY), 
            .axi_S02_awuser_i(axi4_interconnect1_inst_AXI_M01_interconnect_AWUSER), 
            .axi_S02_awvalid_i(axi4_interconnect1_inst_AXI_M01_interconnect_AWVALID), 
            .axi_S02_bready_i(axi4_interconnect1_inst_AXI_M01_interconnect_BREADY), 
            .axi_S02_buser_o(axi4_interconnect1_inst_AXI_M01_interconnect_BUSER), 
            .axi_S02_bvalid_o(axi4_interconnect1_inst_AXI_M01_interconnect_BVALID), 
            .axi_S02_rlast_o(axi4_interconnect1_inst_AXI_M01_interconnect_RLAST), 
            .axi_S02_rready_i(axi4_interconnect1_inst_AXI_M01_interconnect_RREADY), 
            .axi_S02_ruser_o(axi4_interconnect1_inst_AXI_M01_interconnect_RUSER), 
            .axi_S02_rvalid_o(axi4_interconnect1_inst_AXI_M01_interconnect_RVALID), 
            .axi_S02_wlast_i(axi4_interconnect1_inst_AXI_M01_interconnect_WLAST), 
            .axi_S02_wready_o(axi4_interconnect1_inst_AXI_M01_interconnect_WREADY), 
            .axi_S02_wuser_i(axi4_interconnect1_inst_AXI_M01_interconnect_WUSER), 
            .axi_S02_wvalid_i(axi4_interconnect1_inst_AXI_M01_interconnect_WVALID), 
            .axi_aclk_i(rgmii_txc_o), .axi_aresetn_i(phy_resetn_o));
    defparam axi4_interconnect0_inst.EXT_MAS_AXI_ADDR_WIDTH = {7'd32,7'd32,7'd32};
    defparam axi4_interconnect0_inst.EXT_SLV_AXI_ADDR_WIDTH = {7'd32,7'd32,7'd32,7'd32,7'd32};
    defparam axi4_interconnect0_inst.EXT_SLV_FRAGMENT_BASE_ADDR = {64'h0,64'h0,64'h0,64'h0,64'h40098000,64'h0,64'h0,64'h0,64'h0,64'h80000000,64'h0,64'h0,64'h0,64'h0,64'h40300000,64'h40001000,64'h40097000,64'h40092000,64'h40000000,64'h40090000,64'h0,64'h0,64'h0,64'h0,64'h00000000};
    defparam axi4_interconnect0_inst.EXT_SLV_FRAGMENT_CNT = {5'd1,5'd1,5'd1,5'd5,5'd1};
    defparam axi4_interconnect0_inst.EXT_SLV_FRAGMENT_END_ADDR = {64'h0,64'h0,64'h0,64'h0,64'h40098FFF,64'h0,64'h0,64'h0,64'h0,64'hBFFFFFFF,64'h0,64'h0,64'h0,64'h0,64'h40300FFF,64'h40004FFF,64'h40097FFF,64'h400927FF,64'h400003FF,64'h400903FF,64'h0,64'h0,64'h0,64'h0,64'h0001FFFF};
    defparam axi4_interconnect0_inst.EXT_SLV_MAX_FRAGMENT_CNT = 5;
    defparam axi4_interconnect0_inst.TOTAL_EXTMAS_CNT = 3;
    defparam axi4_interconnect0_inst.TOTAL_EXTSLV_CNT = 5;
    axi4_interconnect1 axi4_interconnect1_inst (.axi_M00_araddr_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARADDR}), 
            .axi_M00_arburst_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARBURST}), 
            .axi_M00_arcache_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARCACHE}), 
            .axi_M00_arid_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARID}), 
            .axi_M00_arlen_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARLEN}), 
            .axi_M00_arprot_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARPROT}), 
            .axi_M00_arqos_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARQOS}), 
            .axi_M00_arregion_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARREGION}), 
            .axi_M00_arsize_o({axi4_interconnect1_inst_AXI_M00_interconnect_ARSIZE}), 
            .axi_M00_awaddr_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWADDR}), 
            .axi_M00_awburst_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWBURST}), 
            .axi_M00_awcache_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWCACHE}), 
            .axi_M00_awid_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWID}), 
            .axi_M00_awlen_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWLEN}), 
            .axi_M00_awprot_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWPROT}), 
            .axi_M00_awqos_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWQOS}), 
            .axi_M00_awregion_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWREGION}), 
            .axi_M00_awsize_o({axi4_interconnect1_inst_AXI_M00_interconnect_AWSIZE}), 
            .axi_M00_bid_i({axi4_interconnect1_inst_AXI_M00_interconnect_BID}), 
            .axi_M00_bresp_i({axi4_interconnect1_inst_AXI_M00_interconnect_BRESP}), 
            .axi_M00_rdata_i({axi4_interconnect1_inst_AXI_M00_interconnect_RDATA}), 
            .axi_M00_rid_i({axi4_interconnect1_inst_AXI_M00_interconnect_RID}), 
            .axi_M00_rresp_i({axi4_interconnect1_inst_AXI_M00_interconnect_RRESP}), 
            .axi_M00_wdata_o({axi4_interconnect1_inst_AXI_M00_interconnect_WDATA}), 
            .axi_M00_wstrb_o({axi4_interconnect1_inst_AXI_M00_interconnect_WSTRB}), 
            .axi_M01_araddr_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARADDR}), 
            .axi_M01_arburst_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARBURST}), 
            .axi_M01_arcache_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARCACHE}), 
            .axi_M01_arid_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARID}), 
            .axi_M01_arlen_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARLEN}), 
            .axi_M01_arprot_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARPROT}), 
            .axi_M01_arqos_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARQOS}), 
            .axi_M01_arregion_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARREGION}), 
            .axi_M01_arsize_o({axi4_interconnect1_inst_AXI_M01_interconnect_ARSIZE}), 
            .axi_M01_awaddr_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWADDR}), 
            .axi_M01_awburst_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWBURST}), 
            .axi_M01_awcache_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWCACHE}), 
            .axi_M01_awid_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWID}), 
            .axi_M01_awlen_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWLEN}), 
            .axi_M01_awprot_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWPROT}), 
            .axi_M01_awqos_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWQOS}), 
            .axi_M01_awregion_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWREGION}), 
            .axi_M01_awsize_o({axi4_interconnect1_inst_AXI_M01_interconnect_AWSIZE}), 
            .axi_M01_bid_i({axi4_interconnect1_inst_AXI_M01_interconnect_BID}), 
            .axi_M01_bresp_i({axi4_interconnect1_inst_AXI_M01_interconnect_BRESP}), 
            .axi_M01_rdata_i({axi4_interconnect1_inst_AXI_M01_interconnect_RDATA}), 
            .axi_M01_rid_i({axi4_interconnect1_inst_AXI_M01_interconnect_RID}), 
            .axi_M01_rresp_i({axi4_interconnect1_inst_AXI_M01_interconnect_RRESP}), 
            .axi_M01_wdata_o({axi4_interconnect1_inst_AXI_M01_interconnect_WDATA}), 
            .axi_M01_wstrb_o({axi4_interconnect1_inst_AXI_M01_interconnect_WSTRB}), 
            .axi_S00_araddr_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARADDR}), 
            .axi_S00_arburst_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARBURST}), 
            .axi_S00_arcache_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARCACHE}), 
            .axi_S00_arid_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARID}), .axi_S00_arlen_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARLEN}), 
            .axi_S00_arprot_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARPROT}), 
            .axi_S00_arqos_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARQOS}), 
            .axi_S00_arregion_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARREGION}), 
            .axi_S00_arsize_i({sgdma0_inst_AXI4_BD_M0_interconnect_ARSIZE}), 
            .axi_S00_awaddr_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWADDR}), 
            .axi_S00_awburst_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWBURST}), 
            .axi_S00_awcache_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWCACHE}), 
            .axi_S00_awid_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWID}), .axi_S00_awlen_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWLEN}), 
            .axi_S00_awprot_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWPROT}), 
            .axi_S00_awqos_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWQOS}), 
            .axi_S00_awregion_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWREGION}), 
            .axi_S00_awsize_i({sgdma0_inst_AXI4_BD_M0_interconnect_AWSIZE}), 
            .axi_S00_bid_o({sgdma0_inst_AXI4_BD_M0_interconnect_BID}), .axi_S00_bresp_o({sgdma0_inst_AXI4_BD_M0_interconnect_BRESP}), 
            .axi_S00_rdata_o({sgdma0_inst_AXI4_BD_M0_interconnect_RDATA}), 
            .axi_S00_rid_o({sgdma0_inst_AXI4_BD_M0_interconnect_RID}), .axi_S00_rresp_o({sgdma0_inst_AXI4_BD_M0_interconnect_RRESP}), 
            .axi_S00_wdata_i({sgdma0_inst_AXI4_BD_M0_interconnect_WDATA}), 
            .axi_S00_wstrb_i({sgdma0_inst_AXI4_BD_M0_interconnect_WSTRB}), 
            .axi_S01_araddr_i({sgdma0_inst_AXI4_M0_interconnect_ARADDR}), 
            .axi_S01_arburst_i({sgdma0_inst_AXI4_M0_interconnect_ARBURST}), 
            .axi_S01_arcache_i({sgdma0_inst_AXI4_M0_interconnect_ARCACHE}), 
            .axi_S01_arid_i({sgdma0_inst_AXI4_M0_interconnect_ARID}), .axi_S01_arlen_i({sgdma0_inst_AXI4_M0_interconnect_ARLEN}), 
            .axi_S01_arprot_i({sgdma0_inst_AXI4_M0_interconnect_ARPROT}), 
            .axi_S01_arqos_i({sgdma0_inst_AXI4_M0_interconnect_ARQOS}), .axi_S01_arregion_i({sgdma0_inst_AXI4_M0_interconnect_ARREGION}), 
            .axi_S01_arsize_i({sgdma0_inst_AXI4_M0_interconnect_ARSIZE}), 
            .axi_S01_awaddr_i({sgdma0_inst_AXI4_M0_interconnect_AWADDR}), 
            .axi_S01_awburst_i({sgdma0_inst_AXI4_M0_interconnect_AWBURST}), 
            .axi_S01_awcache_i({sgdma0_inst_AXI4_M0_interconnect_AWCACHE}), 
            .axi_S01_awid_i({sgdma0_inst_AXI4_M0_interconnect_AWID}), .axi_S01_awlen_i({sgdma0_inst_AXI4_M0_interconnect_AWLEN}), 
            .axi_S01_awprot_i({sgdma0_inst_AXI4_M0_interconnect_AWPROT}), 
            .axi_S01_awqos_i({sgdma0_inst_AXI4_M0_interconnect_AWQOS}), .axi_S01_awregion_i({sgdma0_inst_AXI4_M0_interconnect_AWREGION}), 
            .axi_S01_awsize_i({sgdma0_inst_AXI4_M0_interconnect_AWSIZE}), 
            .axi_S01_bid_o({sgdma0_inst_AXI4_M0_interconnect_BID}), .axi_S01_bresp_o({sgdma0_inst_AXI4_M0_interconnect_BRESP}), 
            .axi_S01_rdata_o({sgdma0_inst_AXI4_M0_interconnect_RDATA}), .axi_S01_rid_o({sgdma0_inst_AXI4_M0_interconnect_RID}), 
            .axi_S01_rresp_o({sgdma0_inst_AXI4_M0_interconnect_RRESP}), .axi_S01_wdata_i({sgdma0_inst_AXI4_M0_interconnect_WDATA}), 
            .axi_S01_wstrb_i({sgdma0_inst_AXI4_M0_interconnect_WSTRB}), .axi_M00_arlock_o(axi4_interconnect1_inst_AXI_M00_interconnect_ARLOCK), 
            .axi_M00_arready_i(axi4_interconnect1_inst_AXI_M00_interconnect_ARREADY), 
            .axi_M00_aruser_o(axi4_interconnect1_inst_AXI_M00_interconnect_ARUSER), 
            .axi_M00_arvalid_o(axi4_interconnect1_inst_AXI_M00_interconnect_ARVALID), 
            .axi_M00_awlock_o(axi4_interconnect1_inst_AXI_M00_interconnect_AWLOCK), 
            .axi_M00_awready_i(axi4_interconnect1_inst_AXI_M00_interconnect_AWREADY), 
            .axi_M00_awuser_o(axi4_interconnect1_inst_AXI_M00_interconnect_AWUSER), 
            .axi_M00_awvalid_o(axi4_interconnect1_inst_AXI_M00_interconnect_AWVALID), 
            .axi_M00_bready_o(axi4_interconnect1_inst_AXI_M00_interconnect_BREADY), 
            .axi_M00_buser_i(axi4_interconnect1_inst_AXI_M00_interconnect_BUSER), 
            .axi_M00_bvalid_i(axi4_interconnect1_inst_AXI_M00_interconnect_BVALID), 
            .axi_M00_rlast_i(axi4_interconnect1_inst_AXI_M00_interconnect_RLAST), 
            .axi_M00_rready_o(axi4_interconnect1_inst_AXI_M00_interconnect_RREADY), 
            .axi_M00_ruser_i(axi4_interconnect1_inst_AXI_M00_interconnect_RUSER), 
            .axi_M00_rvalid_i(axi4_interconnect1_inst_AXI_M00_interconnect_RVALID), 
            .axi_M00_wlast_o(axi4_interconnect1_inst_AXI_M00_interconnect_WLAST), 
            .axi_M00_wready_i(axi4_interconnect1_inst_AXI_M00_interconnect_WREADY), 
            .axi_M00_wuser_o(axi4_interconnect1_inst_AXI_M00_interconnect_WUSER), 
            .axi_M00_wvalid_o(axi4_interconnect1_inst_AXI_M00_interconnect_WVALID), 
            .axi_M01_arlock_o(axi4_interconnect1_inst_AXI_M01_interconnect_ARLOCK), 
            .axi_M01_arready_i(axi4_interconnect1_inst_AXI_M01_interconnect_ARREADY), 
            .axi_M01_aruser_o(axi4_interconnect1_inst_AXI_M01_interconnect_ARUSER), 
            .axi_M01_arvalid_o(axi4_interconnect1_inst_AXI_M01_interconnect_ARVALID), 
            .axi_M01_awlock_o(axi4_interconnect1_inst_AXI_M01_interconnect_AWLOCK), 
            .axi_M01_awready_i(axi4_interconnect1_inst_AXI_M01_interconnect_AWREADY), 
            .axi_M01_awuser_o(axi4_interconnect1_inst_AXI_M01_interconnect_AWUSER), 
            .axi_M01_awvalid_o(axi4_interconnect1_inst_AXI_M01_interconnect_AWVALID), 
            .axi_M01_bready_o(axi4_interconnect1_inst_AXI_M01_interconnect_BREADY), 
            .axi_M01_buser_i(axi4_interconnect1_inst_AXI_M01_interconnect_BUSER), 
            .axi_M01_bvalid_i(axi4_interconnect1_inst_AXI_M01_interconnect_BVALID), 
            .axi_M01_rlast_i(axi4_interconnect1_inst_AXI_M01_interconnect_RLAST), 
            .axi_M01_rready_o(axi4_interconnect1_inst_AXI_M01_interconnect_RREADY), 
            .axi_M01_ruser_i(axi4_interconnect1_inst_AXI_M01_interconnect_RUSER), 
            .axi_M01_rvalid_i(axi4_interconnect1_inst_AXI_M01_interconnect_RVALID), 
            .axi_M01_wlast_o(axi4_interconnect1_inst_AXI_M01_interconnect_WLAST), 
            .axi_M01_wready_i(axi4_interconnect1_inst_AXI_M01_interconnect_WREADY), 
            .axi_M01_wuser_o(axi4_interconnect1_inst_AXI_M01_interconnect_WUSER), 
            .axi_M01_wvalid_o(axi4_interconnect1_inst_AXI_M01_interconnect_WVALID), 
            .axi_S00_arlock_i(sgdma0_inst_AXI4_BD_M0_interconnect_ARLOCK), 
            .axi_S00_arready_o(sgdma0_inst_AXI4_BD_M0_interconnect_ARREADY), 
            .axi_S00_aruser_i(1'b0), .axi_S00_arvalid_i(sgdma0_inst_AXI4_BD_M0_interconnect_ARVALID), 
            .axi_S00_awlock_i(sgdma0_inst_AXI4_BD_M0_interconnect_AWLOCK), 
            .axi_S00_awready_o(sgdma0_inst_AXI4_BD_M0_interconnect_AWREADY), 
            .axi_S00_awuser_i(1'b0), .axi_S00_awvalid_i(sgdma0_inst_AXI4_BD_M0_interconnect_AWVALID), 
            .axi_S00_bready_i(sgdma0_inst_AXI4_BD_M0_interconnect_BREADY), 
            .axi_S00_bvalid_o(sgdma0_inst_AXI4_BD_M0_interconnect_BVALID), 
            .axi_S00_rlast_o(sgdma0_inst_AXI4_BD_M0_interconnect_RLAST), .axi_S00_rready_i(sgdma0_inst_AXI4_BD_M0_interconnect_RREADY), 
            .axi_S00_rvalid_o(sgdma0_inst_AXI4_BD_M0_interconnect_RVALID), 
            .axi_S00_wlast_i(sgdma0_inst_AXI4_BD_M0_interconnect_WLAST), .axi_S00_wready_o(sgdma0_inst_AXI4_BD_M0_interconnect_WREADY), 
            .axi_S00_wuser_i(1'b0), .axi_S00_wvalid_i(sgdma0_inst_AXI4_BD_M0_interconnect_WVALID), 
            .axi_S01_arlock_i(sgdma0_inst_AXI4_M0_interconnect_ARLOCK), .axi_S01_arready_o(sgdma0_inst_AXI4_M0_interconnect_ARREADY), 
            .axi_S01_aruser_i(1'b0), .axi_S01_arvalid_i(sgdma0_inst_AXI4_M0_interconnect_ARVALID), 
            .axi_S01_awlock_i(sgdma0_inst_AXI4_M0_interconnect_AWLOCK), .axi_S01_awready_o(sgdma0_inst_AXI4_M0_interconnect_AWREADY), 
            .axi_S01_awuser_i(1'b0), .axi_S01_awvalid_i(sgdma0_inst_AXI4_M0_interconnect_AWVALID), 
            .axi_S01_bready_i(sgdma0_inst_AXI4_M0_interconnect_BREADY), .axi_S01_bvalid_o(sgdma0_inst_AXI4_M0_interconnect_BVALID), 
            .axi_S01_rlast_o(sgdma0_inst_AXI4_M0_interconnect_RLAST), .axi_S01_rready_i(sgdma0_inst_AXI4_M0_interconnect_RREADY), 
            .axi_S01_rvalid_o(sgdma0_inst_AXI4_M0_interconnect_RVALID), .axi_S01_wlast_i(sgdma0_inst_AXI4_M0_interconnect_WLAST), 
            .axi_S01_wready_o(sgdma0_inst_AXI4_M0_interconnect_WREADY), .axi_S01_wuser_i(1'b0), 
            .axi_S01_wvalid_i(sgdma0_inst_AXI4_M0_interconnect_WVALID), .axi_aclk_i(rgmii_txc_o), 
            .axi_aresetn_i(phy_resetn_o));
    defparam axi4_interconnect1_inst.EXT_MAS_AXI_ADDR_WIDTH = {7'd32,7'd32};
    defparam axi4_interconnect1_inst.EXT_SLV_AXI_ADDR_WIDTH = {7'd32,7'd32};
    defparam axi4_interconnect1_inst.EXT_SLV_FRAGMENT_BASE_ADDR = {64'h00000000,64'h40001000,64'h40097000,64'h40092000,64'h40000000,64'h40090000,64'h40300000,64'h40098000,64'h0,64'h0,64'h0,64'h0,64'h0,64'h0,64'h0,64'h80000000};
    defparam axi4_interconnect1_inst.EXT_SLV_FRAGMENT_CNT = {5'd8,5'd1};
    defparam axi4_interconnect1_inst.EXT_SLV_FRAGMENT_END_ADDR = {64'h0001FFFF,64'h40004FFF,64'h40097FFF,64'h400927FF,64'h400003FF,64'h400903FF,64'h40300FFF,64'h40098FFF,64'h0,64'h0,64'h0,64'h0,64'h0,64'h0,64'h0,64'hBFFFFFFF};
    axi_register_slice0 axi_register_slice0_inst (.m_axi_araddr_o({axi_register_slice0_inst_AXI4_M_interconnect_ARADDR}), 
            .m_axi_arburst_o({axi_register_slice0_inst_AXI4_M_interconnect_ARBURST}), 
            .m_axi_arcache_o({axi_register_slice0_inst_AXI4_M_interconnect_ARCACHE}), 
            .m_axi_arid_o({axi_register_slice0_inst_AXI4_M_interconnect_ARID}), 
            .m_axi_arlen_o({axi_register_slice0_inst_AXI4_M_interconnect_ARLEN}), 
            .m_axi_arprot_o({axi_register_slice0_inst_AXI4_M_interconnect_ARPROT}), 
            .m_axi_arqos_o({axi_register_slice0_inst_AXI4_M_interconnect_ARQOS}), 
            .m_axi_arregion_o({axi_register_slice0_inst_AXI4_M_interconnect_ARREGION}), 
            .m_axi_arsize_o({axi_register_slice0_inst_AXI4_M_interconnect_ARSIZE}), 
            .m_axi_awaddr_o({axi_register_slice0_inst_AXI4_M_interconnect_AWADDR}), 
            .m_axi_awburst_o({axi_register_slice0_inst_AXI4_M_interconnect_AWBURST}), 
            .m_axi_awcache_o({axi_register_slice0_inst_AXI4_M_interconnect_AWCACHE}), 
            .m_axi_awid_o({axi_register_slice0_inst_AXI4_M_interconnect_AWID}), 
            .m_axi_awlen_o({axi_register_slice0_inst_AXI4_M_interconnect_AWLEN}), 
            .m_axi_awprot_o({axi_register_slice0_inst_AXI4_M_interconnect_AWPROT}), 
            .m_axi_awqos_o({axi_register_slice0_inst_AXI4_M_interconnect_AWQOS}), 
            .m_axi_awregion_o({axi_register_slice0_inst_AXI4_M_interconnect_AWREGION}), 
            .m_axi_awsize_o({axi_register_slice0_inst_AXI4_M_interconnect_AWSIZE}), 
            .m_axi_bid_i({axi_register_slice0_inst_AXI4_M_interconnect_BID}), 
            .m_axi_bresp_i({axi_register_slice0_inst_AXI4_M_interconnect_BRESP}), 
            .m_axi_rdata_i({axi_register_slice0_inst_AXI4_M_interconnect_RDATA}), 
            .m_axi_rid_i({axi_register_slice0_inst_AXI4_M_interconnect_RID}), 
            .m_axi_rresp_i({axi_register_slice0_inst_AXI4_M_interconnect_RRESP}), 
            .m_axi_wdata_o({axi_register_slice0_inst_AXI4_M_interconnect_WDATA}), 
            .m_axi_wstrb_o({axi_register_slice0_inst_AXI4_M_interconnect_WSTRB}), 
            .s_axi_araddr_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARADDR}), 
            .s_axi_arburst_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARBURST}), 
            .s_axi_arcache_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARCACHE}), 
            .s_axi_arid_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARID}), 
            .s_axi_arlen_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARLEN}), 
            .s_axi_arprot_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARPROT}), 
            .s_axi_arqos_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARQOS}), 
            .s_axi_arregion_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARREGION}), 
            .s_axi_arsize_i({axi4_interconnect0_inst_AXI_M00_interconnect_ARSIZE}), 
            .s_axi_awaddr_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWADDR}), 
            .s_axi_awburst_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWBURST}), 
            .s_axi_awcache_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWCACHE}), 
            .s_axi_awid_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWID}), 
            .s_axi_awlen_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWLEN}), 
            .s_axi_awprot_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWPROT}), 
            .s_axi_awqos_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWQOS}), 
            .s_axi_awregion_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWREGION}), 
            .s_axi_awsize_i({axi4_interconnect0_inst_AXI_M00_interconnect_AWSIZE}), 
            .s_axi_bid_o({axi4_interconnect0_inst_AXI_M00_interconnect_BID}), 
            .s_axi_bresp_o({axi4_interconnect0_inst_AXI_M00_interconnect_BRESP}), 
            .s_axi_rdata_o({axi4_interconnect0_inst_AXI_M00_interconnect_RDATA}), 
            .s_axi_rid_o({axi4_interconnect0_inst_AXI_M00_interconnect_RID}), 
            .s_axi_rresp_o({axi4_interconnect0_inst_AXI_M00_interconnect_RRESP}), 
            .s_axi_wdata_i({axi4_interconnect0_inst_AXI_M00_interconnect_WDATA}), 
            .s_axi_wstrb_i({axi4_interconnect0_inst_AXI_M00_interconnect_WSTRB}), 
            .a_clk_i(rgmii_txc_o), .a_reset_n_i(phy_resetn_o), .m_axi_arlock_o(axi_register_slice0_inst_AXI4_M_interconnect_ARLOCK), 
            .m_axi_arready_i(axi_register_slice0_inst_AXI4_M_interconnect_ARREADY), 
            .m_axi_arvalid_o(axi_register_slice0_inst_AXI4_M_interconnect_ARVALID), 
            .m_axi_awlock_o(axi_register_slice0_inst_AXI4_M_interconnect_AWLOCK), 
            .m_axi_awready_i(axi_register_slice0_inst_AXI4_M_interconnect_AWREADY), 
            .m_axi_awvalid_o(axi_register_slice0_inst_AXI4_M_interconnect_AWVALID), 
            .m_axi_bready_o(axi_register_slice0_inst_AXI4_M_interconnect_BREADY), 
            .m_axi_buser_i(1'b0), .m_axi_bvalid_i(axi_register_slice0_inst_AXI4_M_interconnect_BVALID), 
            .m_axi_rlast_i(axi_register_slice0_inst_AXI4_M_interconnect_RLAST), 
            .m_axi_rready_o(axi_register_slice0_inst_AXI4_M_interconnect_RREADY), 
            .m_axi_ruser_i(1'b0), .m_axi_rvalid_i(axi_register_slice0_inst_AXI4_M_interconnect_RVALID), 
            .m_axi_wlast_o(axi_register_slice0_inst_AXI4_M_interconnect_WLAST), 
            .m_axi_wready_i(axi_register_slice0_inst_AXI4_M_interconnect_WREADY), 
            .m_axi_wvalid_o(axi_register_slice0_inst_AXI4_M_interconnect_WVALID), 
            .s_axi_arlock_i(axi4_interconnect0_inst_AXI_M00_interconnect_ARLOCK), 
            .s_axi_arready_o(axi4_interconnect0_inst_AXI_M00_interconnect_ARREADY), 
            .s_axi_aruser_i(axi4_interconnect0_inst_AXI_M00_interconnect_ARUSER), 
            .s_axi_arvalid_i(axi4_interconnect0_inst_AXI_M00_interconnect_ARVALID), 
            .s_axi_awlock_i(axi4_interconnect0_inst_AXI_M00_interconnect_AWLOCK), 
            .s_axi_awready_o(axi4_interconnect0_inst_AXI_M00_interconnect_AWREADY), 
            .s_axi_awuser_i(axi4_interconnect0_inst_AXI_M00_interconnect_AWUSER), 
            .s_axi_awvalid_i(axi4_interconnect0_inst_AXI_M00_interconnect_AWVALID), 
            .s_axi_bready_i(axi4_interconnect0_inst_AXI_M00_interconnect_BREADY), 
            .s_axi_buser_o(axi4_interconnect0_inst_AXI_M00_interconnect_BUSER), 
            .s_axi_bvalid_o(axi4_interconnect0_inst_AXI_M00_interconnect_BVALID), 
            .s_axi_rlast_o(axi4_interconnect0_inst_AXI_M00_interconnect_RLAST), 
            .s_axi_rready_i(axi4_interconnect0_inst_AXI_M00_interconnect_RREADY), 
            .s_axi_ruser_o(axi4_interconnect0_inst_AXI_M00_interconnect_RUSER), 
            .s_axi_rvalid_o(axi4_interconnect0_inst_AXI_M00_interconnect_RVALID), 
            .s_axi_wlast_i(axi4_interconnect0_inst_AXI_M00_interconnect_WLAST), 
            .s_axi_wready_o(axi4_interconnect0_inst_AXI_M00_interconnect_WREADY), 
            .s_axi_wuser_i(axi4_interconnect0_inst_AXI_M00_interconnect_WUSER), 
            .s_axi_wvalid_i(axi4_interconnect0_inst_AXI_M00_interconnect_WVALID));
    cpu0 cpu0_inst (.dBusAxi_ar_payload_addr({cpu0_inst_AXI_M_DATA_interconnect_ARADDR}), 
         .dBusAxi_ar_payload_burst({cpu0_inst_AXI_M_DATA_interconnect_ARBURST}), 
         .dBusAxi_ar_payload_cache({cpu0_inst_AXI_M_DATA_interconnect_ARCACHE}), 
         .dBusAxi_ar_payload_id({cpu0_inst_AXI_M_DATA_interconnect_ARID}), 
         .dBusAxi_ar_payload_len({cpu0_inst_AXI_M_DATA_interconnect_ARLEN}), 
         .dBusAxi_ar_payload_prot({cpu0_inst_AXI_M_DATA_interconnect_ARPROT}), 
         .dBusAxi_ar_payload_qos({cpu0_inst_AXI_M_DATA_interconnect_ARQOS}), 
         .dBusAxi_ar_payload_region({cpu0_inst_AXI_M_DATA_interconnect_ARREGION}), 
         .dBusAxi_ar_payload_size({cpu0_inst_AXI_M_DATA_interconnect_ARSIZE}), 
         .dBusAxi_aw_payload_addr({cpu0_inst_AXI_M_DATA_interconnect_AWADDR}), 
         .dBusAxi_aw_payload_burst({cpu0_inst_AXI_M_DATA_interconnect_AWBURST}), 
         .dBusAxi_aw_payload_cache({cpu0_inst_AXI_M_DATA_interconnect_AWCACHE}), 
         .dBusAxi_aw_payload_id({cpu0_inst_AXI_M_DATA_interconnect_AWID}), 
         .dBusAxi_aw_payload_len({cpu0_inst_AXI_M_DATA_interconnect_AWLEN}), 
         .dBusAxi_aw_payload_prot({cpu0_inst_AXI_M_DATA_interconnect_AWPROT}), 
         .dBusAxi_aw_payload_qos({cpu0_inst_AXI_M_DATA_interconnect_AWQOS}), 
         .dBusAxi_aw_payload_region({cpu0_inst_AXI_M_DATA_interconnect_AWREGION}), 
         .dBusAxi_aw_payload_size({cpu0_inst_AXI_M_DATA_interconnect_AWSIZE}), 
         .dBusAxi_b_payload_id({cpu0_inst_AXI_M_DATA_interconnect_BID}), .dBusAxi_b_payload_resp({cpu0_inst_AXI_M_DATA_interconnect_BRESP}), 
         .dBusAxi_r_payload_data({cpu0_inst_AXI_M_DATA_interconnect_RDATA}), 
         .dBusAxi_r_payload_id({cpu0_inst_AXI_M_DATA_interconnect_RID}), .dBusAxi_r_payload_resp({cpu0_inst_AXI_M_DATA_interconnect_RRESP}), 
         .dBusAxi_w_payload_data({cpu0_inst_AXI_M_DATA_interconnect_WDATA}), 
         .dBusAxi_w_payload_strb({cpu0_inst_AXI_M_DATA_interconnect_WSTRB}), 
         .iBusAxi_ar_payload_addr({cpu0_inst_AXI_M_INSTR_interconnect_ARADDR}), 
         .iBusAxi_ar_payload_burst({cpu0_inst_AXI_M_INSTR_interconnect_ARBURST}), 
         .iBusAxi_ar_payload_cache({cpu0_inst_AXI_M_INSTR_interconnect_ARCACHE}), 
         .iBusAxi_ar_payload_id({cpu0_inst_AXI_M_INSTR_interconnect_ARID}), 
         .iBusAxi_ar_payload_len({cpu0_inst_AXI_M_INSTR_interconnect_ARLEN}), 
         .iBusAxi_ar_payload_prot({cpu0_inst_AXI_M_INSTR_interconnect_ARPROT}), 
         .iBusAxi_ar_payload_qos({cpu0_inst_AXI_M_INSTR_interconnect_ARQOS}), 
         .iBusAxi_ar_payload_region({cpu0_inst_AXI_M_INSTR_interconnect_ARREGION}), 
         .iBusAxi_ar_payload_size({cpu0_inst_AXI_M_INSTR_interconnect_ARSIZE}), 
         .iBusAxi_aw_payload_addr({cpu0_inst_AXI_M_INSTR_interconnect_AWADDR}), 
         .iBusAxi_aw_payload_burst({cpu0_inst_AXI_M_INSTR_interconnect_AWBURST}), 
         .iBusAxi_aw_payload_cache({cpu0_inst_AXI_M_INSTR_interconnect_AWCACHE}), 
         .iBusAxi_aw_payload_id({cpu0_inst_AXI_M_INSTR_interconnect_AWID}), 
         .iBusAxi_aw_payload_len({cpu0_inst_AXI_M_INSTR_interconnect_AWLEN}), 
         .iBusAxi_aw_payload_prot({cpu0_inst_AXI_M_INSTR_interconnect_AWPROT}), 
         .iBusAxi_aw_payload_qos({cpu0_inst_AXI_M_INSTR_interconnect_AWQOS}), 
         .iBusAxi_aw_payload_region({cpu0_inst_AXI_M_INSTR_interconnect_AWREGION}), 
         .iBusAxi_aw_payload_size({cpu0_inst_AXI_M_INSTR_interconnect_AWSIZE}), 
         .iBusAxi_b_payload_id({cpu0_inst_AXI_M_INSTR_interconnect_BID}), 
         .iBusAxi_b_payload_resp({cpu0_inst_AXI_M_INSTR_interconnect_BRESP}), 
         .iBusAxi_r_payload_data({cpu0_inst_AXI_M_INSTR_interconnect_RDATA}), 
         .iBusAxi_r_payload_id({cpu0_inst_AXI_M_INSTR_interconnect_RID}), 
         .iBusAxi_r_payload_resp({cpu0_inst_AXI_M_INSTR_interconnect_RRESP}), 
         .iBusAxi_w_payload_data({cpu0_inst_AXI_M_INSTR_interconnect_WDATA}), 
         .iBusAxi_w_payload_strb({cpu0_inst_AXI_M_INSTR_interconnect_WSTRB}), 
         .clk_realtime_i(pll0_inst_clkos_o_net), .clk_system_i(rgmii_txc_o), 
         .dBusAxi_ar_payload_lock(cpu0_inst_AXI_M_DATA_interconnect_ARLOCK), 
         .dBusAxi_ar_ready(cpu0_inst_AXI_M_DATA_interconnect_ARREADY), .dBusAxi_ar_valid(cpu0_inst_AXI_M_DATA_interconnect_ARVALID), 
         .dBusAxi_aw_payload_lock(cpu0_inst_AXI_M_DATA_interconnect_AWLOCK), 
         .dBusAxi_aw_ready(cpu0_inst_AXI_M_DATA_interconnect_AWREADY), .dBusAxi_aw_valid(cpu0_inst_AXI_M_DATA_interconnect_AWVALID), 
         .dBusAxi_b_ready(cpu0_inst_AXI_M_DATA_interconnect_BREADY), .dBusAxi_b_valid(cpu0_inst_AXI_M_DATA_interconnect_BVALID), 
         .dBusAxi_r_payload_last(cpu0_inst_AXI_M_DATA_interconnect_RLAST), 
         .dBusAxi_r_ready(cpu0_inst_AXI_M_DATA_interconnect_RREADY), .dBusAxi_r_valid(cpu0_inst_AXI_M_DATA_interconnect_RVALID), 
         .dBusAxi_w_payload_last(cpu0_inst_AXI_M_DATA_interconnect_WLAST), 
         .dBusAxi_w_ready(cpu0_inst_AXI_M_DATA_interconnect_WREADY), .dBusAxi_w_valid(cpu0_inst_AXI_M_DATA_interconnect_WVALID), 
         .iBusAxi_ar_payload_lock(cpu0_inst_AXI_M_INSTR_interconnect_ARLOCK), 
         .iBusAxi_ar_ready(cpu0_inst_AXI_M_INSTR_interconnect_ARREADY), .iBusAxi_ar_valid(cpu0_inst_AXI_M_INSTR_interconnect_ARVALID), 
         .iBusAxi_aw_payload_lock(cpu0_inst_AXI_M_INSTR_interconnect_AWLOCK), 
         .iBusAxi_aw_ready(cpu0_inst_AXI_M_INSTR_interconnect_AWREADY), .iBusAxi_aw_valid(cpu0_inst_AXI_M_INSTR_interconnect_AWVALID), 
         .iBusAxi_b_ready(cpu0_inst_AXI_M_INSTR_interconnect_BREADY), .iBusAxi_b_valid(cpu0_inst_AXI_M_INSTR_interconnect_BVALID), 
         .iBusAxi_r_payload_last(cpu0_inst_AXI_M_INSTR_interconnect_RLAST), 
         .iBusAxi_r_ready(cpu0_inst_AXI_M_INSTR_interconnect_RREADY), .iBusAxi_r_valid(cpu0_inst_AXI_M_INSTR_interconnect_RVALID), 
         .iBusAxi_w_payload_last(cpu0_inst_AXI_M_INSTR_interconnect_WLAST), 
         .iBusAxi_w_ready(cpu0_inst_AXI_M_INSTR_interconnect_WREADY), .iBusAxi_w_valid(cpu0_inst_AXI_M_INSTR_interconnect_WVALID), 
         .irq2_i(uart0_inst_INT_M0_interconnect_IRQ), .irq3_i(gpio0_inst_INTR_interconnect_IRQ), 
         .irq4_i(qspi0_inst_INTR_interconnect_IRQ), .irq5_i(tse_mac0_inst_INTR_interconnect_IRQ), 
         .irq6_i(sgdma0_inst_S2MM_IRQ_interconnect_IRQ), .irq7_i(sgdma0_inst_MM2S_IRQ_interconnect_IRQ), 
         .rstn_i(and0_inst_O_net), .system_resetn_o(phy_resetn_o));
    defparam cpu0_inst.AXI_INSTR_BASE_ADDR = 32'h0;
    defparam cpu0_inst.DCACHE_ENABLE = 1;
    defparam cpu0_inst.ICACHE_ENABLE = 1;
    defparam cpu0_inst.INSTR_PORT_ENABLE = 1;
    defparam cpu0_inst.TCM_BASE_ADDR = 32'h0;
    defparam cpu0_inst.TCM_ENABLE = 0;
    gpio0 gpio0_inst (.apb_paddr_i({apb_interconnect0_inst_APB_M01_interconnect_PADDR[5:0]}), 
          .apb_prdata_o({apb_interconnect0_inst_APB_M01_interconnect_PRDATA}), 
          .apb_pwdata_i({apb_interconnect0_inst_APB_M01_interconnect_PWDATA}), 
          .gpio_io({s0_gpio}), .apb_penable_i(apb_interconnect0_inst_APB_M01_interconnect_PENABLE), 
          .apb_pready_o(apb_interconnect0_inst_APB_M01_interconnect_PREADY), 
          .apb_psel_i(apb_interconnect0_inst_APB_M01_interconnect_PSELx), 
          .apb_pslverr_o(apb_interconnect0_inst_APB_M01_interconnect_PSLVERR), 
          .apb_pwrite_i(apb_interconnect0_inst_APB_M01_interconnect_PWRITE), 
          .clk_i(pll0_inst_clkos2_o_net), .int_o(gpio0_inst_INTR_interconnect_IRQ), 
          .resetn_i(phy_resetn_o));
    lpddr4_mc_contr0 lpddr4_mc_contr0_inst (.apb_paddr_i({apb_interconnect0_inst_APB_M02_interconnect_PADDR[10:0]}), 
            .apb_prdata_o({apb_interconnect0_inst_APB_M02_interconnect_PRDATA}), 
            .apb_pwdata_i({apb_interconnect0_inst_APB_M02_interconnect_PWDATA}), 
            .axi_araddr_i({mpmc0_inst_AXI_M00_interconnect_ARADDR[29:0]}), 
            .axi_arburst_i({mpmc0_inst_AXI_M00_interconnect_ARBURST}), .axi_arid_i({mpmc0_inst_AXI_M00_interconnect_ARID}), 
            .axi_arlen_i({mpmc0_inst_AXI_M00_interconnect_ARLEN}), .axi_arqos_i({mpmc0_inst_AXI_M00_interconnect_ARQOS}), 
            .axi_arsize_i({mpmc0_inst_AXI_M00_interconnect_ARSIZE}), .axi_awaddr_i({mpmc0_inst_AXI_M00_interconnect_AWADDR[29:0]}), 
            .axi_awburst_i({mpmc0_inst_AXI_M00_interconnect_AWBURST}), .axi_awid_i({mpmc0_inst_AXI_M00_interconnect_AWID}), 
            .axi_awlen_i({mpmc0_inst_AXI_M00_interconnect_AWLEN}), .axi_awqos_i({mpmc0_inst_AXI_M00_interconnect_AWQOS}), 
            .axi_awsize_i({mpmc0_inst_AXI_M00_interconnect_AWSIZE}), .axi_bid_o({mpmc0_inst_AXI_M00_interconnect_BID}), 
            .axi_bresp_o({mpmc0_inst_AXI_M00_interconnect_BRESP}), .axi_rdata_o({mpmc0_inst_AXI_M00_interconnect_RDATA}), 
            .axi_rid_o({mpmc0_inst_AXI_M00_interconnect_RID}), .axi_rresp_o({mpmc0_inst_AXI_M00_interconnect_RRESP}), 
            .axi_wdata_i({mpmc0_inst_AXI_M00_interconnect_WDATA}), .axi_wstrb_i({mpmc0_inst_AXI_M00_interconnect_WSTRB}), 
            .ddr_ca_o({ddr_ca_o}), .ddr_ck_o({ddr_ck_o}), .ddr_cke_o({ddr_cke_o}), 
            .ddr_cs_o({ddr_cs_o}), .ddr_dmi_io({ddr_dmi_io}), .ddr_dq_io({ddr_dq_io}), 
            .ddr_dqs_io({ddr_dqs_io}), .aclk_i(rgmii_txc_o), .apb_penable_i(apb_interconnect0_inst_APB_M02_interconnect_PENABLE), 
            .apb_pready_o(apb_interconnect0_inst_APB_M02_interconnect_PREADY), 
            .apb_psel_i(apb_interconnect0_inst_APB_M02_interconnect_PSELx), 
            .apb_pslverr_o(apb_interconnect0_inst_APB_M02_interconnect_PSLVERR), 
            .apb_pwrite_i(apb_interconnect0_inst_APB_M02_interconnect_PWRITE), 
            .areset_n_i(phy_resetn_o), .axi_arready_o(mpmc0_inst_AXI_M00_interconnect_ARREADY), 
            .axi_arvalid_i(mpmc0_inst_AXI_M00_interconnect_ARVALID), .axi_awready_o(mpmc0_inst_AXI_M00_interconnect_AWREADY), 
            .axi_awvalid_i(mpmc0_inst_AXI_M00_interconnect_AWVALID), .axi_bready_i(mpmc0_inst_AXI_M00_interconnect_BREADY), 
            .axi_bvalid_o(mpmc0_inst_AXI_M00_interconnect_BVALID), .axi_rlast_o(mpmc0_inst_AXI_M00_interconnect_RLAST), 
            .axi_rready_i(mpmc0_inst_AXI_M00_interconnect_RREADY), .axi_rvalid_o(mpmc0_inst_AXI_M00_interconnect_RVALID), 
            .axi_wlast_i(mpmc0_inst_AXI_M00_interconnect_WLAST), .axi_wready_o(mpmc0_inst_AXI_M00_interconnect_WREADY), 
            .axi_wvalid_i(mpmc0_inst_AXI_M00_interconnect_WVALID), .ddr_reset_n_o(ddr_reset_n_o), 
            .init_done_o(lpddr4_mc_contr0_inst_init_done_o_net), .irq_o(irq_o), 
            .pclk_i(pll0_inst_clkos2_o_net), .pll_lock_o(lpddr4_mc_contr0_inst_pll_lock_o_net), 
            .pll_refclk_i(pll_refclk_i), .pll_rst_n_i(rst_sync0_inst_pb_out_net), 
            .preset_n_i(phy_resetn_o), .rst_n_i(phy_resetn_o), .sclk_o(sclk_o), 
            .trn_err_o(lpddr4_mc_contr0_inst_trn_err_o_net));
    mbconfig0 mbconfig0_inst (.apb_paddr_i({apb_interconnect0_inst_APB_M03_interconnect_PADDR}), 
            .apb_prdata_o({apb_interconnect0_inst_APB_M03_interconnect_PRDATA}), 
            .apb_pwdata_i({apb_interconnect0_inst_APB_M03_interconnect_PWDATA}), 
            .apb_penable_i(apb_interconnect0_inst_APB_M03_interconnect_PENABLE), 
            .apb_pready_o(apb_interconnect0_inst_APB_M03_interconnect_PREADY), 
            .apb_psel_i(apb_interconnect0_inst_APB_M03_interconnect_PSELx), 
            .apb_pslverr_o(apb_interconnect0_inst_APB_M03_interconnect_PSLVERR), 
            .apb_pwrite_i(apb_interconnect0_inst_APB_M03_interconnect_PWRITE), 
            .config_active(config_active_o), .pclk_i(pll0_inst_clkos2_o_net), 
            .rstn_i(phy_resetn_o));
    mpmc0 mpmc0_inst (.axi_M00_aclk_i({concat_BUS_netbus}), .axi_M00_araddr_o({mpmc0_inst_AXI_M00_interconnect_ARADDR}), 
          .axi_M00_arburst_o({mpmc0_inst_AXI_M00_interconnect_ARBURST}), .axi_M00_aresetn_i({concat_1_BUS_netbus}), 
          .axi_M00_arid_o({mpmc0_inst_AXI_M00_interconnect_ARID}), .axi_M00_arlen_o({mpmc0_inst_AXI_M00_interconnect_ARLEN}), 
          .axi_M00_arqos_o({mpmc0_inst_AXI_M00_interconnect_ARQOS}), .axi_M00_arsize_o({mpmc0_inst_AXI_M00_interconnect_ARSIZE}), 
          .axi_M00_awaddr_o({mpmc0_inst_AXI_M00_interconnect_AWADDR}), .axi_M00_awburst_o({mpmc0_inst_AXI_M00_interconnect_AWBURST}), 
          .axi_M00_awid_o({mpmc0_inst_AXI_M00_interconnect_AWID}), .axi_M00_awlen_o({mpmc0_inst_AXI_M00_interconnect_AWLEN}), 
          .axi_M00_awqos_o({mpmc0_inst_AXI_M00_interconnect_AWQOS}), .axi_M00_awsize_o({mpmc0_inst_AXI_M00_interconnect_AWSIZE}), 
          .axi_M00_bid_i({mpmc0_inst_AXI_M00_interconnect_BID}), .axi_M00_bresp_i({mpmc0_inst_AXI_M00_interconnect_BRESP}), 
          .axi_M00_rdata_i({mpmc0_inst_AXI_M00_interconnect_RDATA}), .axi_M00_rid_i({mpmc0_inst_AXI_M00_interconnect_RID}), 
          .axi_M00_rresp_i({mpmc0_inst_AXI_M00_interconnect_RRESP}), .axi_M00_wdata_o({mpmc0_inst_AXI_M00_interconnect_WDATA}), 
          .axi_M00_wstrb_o({mpmc0_inst_AXI_M00_interconnect_WSTRB}), .axi_S00_aclk_i({concat_BUS_netbus}), 
          .axi_S00_araddr_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARADDR}), 
          .axi_S00_arburst_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARBURST}), 
          .axi_S00_arcache_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARCACHE}), 
          .axi_S00_aresetn_i({concat_1_BUS_netbus}), .axi_S00_arid_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARID}), 
          .axi_S00_arlen_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARLEN}), 
          .axi_S00_arprot_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARPROT}), 
          .axi_S00_arqos_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARQOS}), 
          .axi_S00_arregion_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARREGION}), 
          .axi_S00_arsize_i({axi4_interconnect1_inst_AXI_M00_interconnect_ARSIZE}), 
          .axi_S00_awaddr_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWADDR}), 
          .axi_S00_awburst_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWBURST}), 
          .axi_S00_awcache_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWCACHE}), 
          .axi_S00_awid_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWID}), 
          .axi_S00_awlen_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWLEN}), 
          .axi_S00_awprot_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWPROT}), 
          .axi_S00_awqos_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWQOS}), 
          .axi_S00_awregion_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWREGION}), 
          .axi_S00_awsize_i({axi4_interconnect1_inst_AXI_M00_interconnect_AWSIZE}), 
          .axi_S00_bid_o({axi4_interconnect1_inst_AXI_M00_interconnect_BID}), 
          .axi_S00_bresp_o({axi4_interconnect1_inst_AXI_M00_interconnect_BRESP}), 
          .axi_S00_rdata_o({axi4_interconnect1_inst_AXI_M00_interconnect_RDATA}), 
          .axi_S00_rid_o({axi4_interconnect1_inst_AXI_M00_interconnect_RID}), 
          .axi_S00_rresp_o({axi4_interconnect1_inst_AXI_M00_interconnect_RRESP}), 
          .axi_S00_wdata_i({axi4_interconnect1_inst_AXI_M00_interconnect_WDATA}), 
          .axi_S00_wstrb_i({axi4_interconnect1_inst_AXI_M00_interconnect_WSTRB}), 
          .axi_S01_aclk_i({concat_BUS_netbus}), .axi_S01_araddr_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARADDR}), 
          .axi_S01_arburst_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARBURST}), 
          .axi_S01_arcache_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARCACHE}), 
          .axi_S01_aresetn_i({concat_1_BUS_netbus}), .axi_S01_arid_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARID}), 
          .axi_S01_arlen_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARLEN}), 
          .axi_S01_arprot_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARPROT}), 
          .axi_S01_arqos_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARQOS}), 
          .axi_S01_arregion_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARREGION}), 
          .axi_S01_arsize_i({axi4_interconnect0_inst_AXI_M03_interconnect_ARSIZE}), 
          .axi_S01_awaddr_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWADDR}), 
          .axi_S01_awburst_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWBURST}), 
          .axi_S01_awcache_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWCACHE}), 
          .axi_S01_awid_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWID}), 
          .axi_S01_awlen_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWLEN}), 
          .axi_S01_awprot_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWPROT}), 
          .axi_S01_awqos_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWQOS}), 
          .axi_S01_awregion_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWREGION}), 
          .axi_S01_awsize_i({axi4_interconnect0_inst_AXI_M03_interconnect_AWSIZE}), 
          .axi_S01_bid_o({axi4_interconnect0_inst_AXI_M03_interconnect_BID}), 
          .axi_S01_bresp_o({axi4_interconnect0_inst_AXI_M03_interconnect_BRESP}), 
          .axi_S01_rdata_o({axi4_interconnect0_inst_AXI_M03_interconnect_RDATA}), 
          .axi_S01_rid_o({axi4_interconnect0_inst_AXI_M03_interconnect_RID}), 
          .axi_S01_rresp_o({axi4_interconnect0_inst_AXI_M03_interconnect_RRESP}), 
          .axi_S01_wdata_i({axi4_interconnect0_inst_AXI_M03_interconnect_WDATA}), 
          .axi_S01_wstrb_i({axi4_interconnect0_inst_AXI_M03_interconnect_WSTRB}), 
          .axi_M00_arready_i(mpmc0_inst_AXI_M00_interconnect_ARREADY), .axi_M00_arvalid_o(mpmc0_inst_AXI_M00_interconnect_ARVALID), 
          .axi_M00_awready_i(mpmc0_inst_AXI_M00_interconnect_AWREADY), .axi_M00_awvalid_o(mpmc0_inst_AXI_M00_interconnect_AWVALID), 
          .axi_M00_bready_o(mpmc0_inst_AXI_M00_interconnect_BREADY), .axi_M00_buser_i(1'b0), 
          .axi_M00_bvalid_i(mpmc0_inst_AXI_M00_interconnect_BVALID), .axi_M00_rlast_i(mpmc0_inst_AXI_M00_interconnect_RLAST), 
          .axi_M00_rready_o(mpmc0_inst_AXI_M00_interconnect_RREADY), .axi_M00_ruser_i(1'b0), 
          .axi_M00_rvalid_i(mpmc0_inst_AXI_M00_interconnect_RVALID), .axi_M00_wlast_o(mpmc0_inst_AXI_M00_interconnect_WLAST), 
          .axi_M00_wready_i(mpmc0_inst_AXI_M00_interconnect_WREADY), .axi_M00_wvalid_o(mpmc0_inst_AXI_M00_interconnect_WVALID), 
          .axi_S00_arlock_i(axi4_interconnect1_inst_AXI_M00_interconnect_ARLOCK), 
          .axi_S00_arready_o(axi4_interconnect1_inst_AXI_M00_interconnect_ARREADY), 
          .axi_S00_aruser_i(axi4_interconnect1_inst_AXI_M00_interconnect_ARUSER), 
          .axi_S00_arvalid_i(axi4_interconnect1_inst_AXI_M00_interconnect_ARVALID), 
          .axi_S00_awlock_i(axi4_interconnect1_inst_AXI_M00_interconnect_AWLOCK), 
          .axi_S00_awready_o(axi4_interconnect1_inst_AXI_M00_interconnect_AWREADY), 
          .axi_S00_awuser_i(axi4_interconnect1_inst_AXI_M00_interconnect_AWUSER), 
          .axi_S00_awvalid_i(axi4_interconnect1_inst_AXI_M00_interconnect_AWVALID), 
          .axi_S00_bready_i(axi4_interconnect1_inst_AXI_M00_interconnect_BREADY), 
          .axi_S00_buser_o(axi4_interconnect1_inst_AXI_M00_interconnect_BUSER), 
          .axi_S00_bvalid_o(axi4_interconnect1_inst_AXI_M00_interconnect_BVALID), 
          .axi_S00_rlast_o(axi4_interconnect1_inst_AXI_M00_interconnect_RLAST), 
          .axi_S00_rready_i(axi4_interconnect1_inst_AXI_M00_interconnect_RREADY), 
          .axi_S00_ruser_o(axi4_interconnect1_inst_AXI_M00_interconnect_RUSER), 
          .axi_S00_rvalid_o(axi4_interconnect1_inst_AXI_M00_interconnect_RVALID), 
          .axi_S00_wlast_i(axi4_interconnect1_inst_AXI_M00_interconnect_WLAST), 
          .axi_S00_wready_o(axi4_interconnect1_inst_AXI_M00_interconnect_WREADY), 
          .axi_S00_wuser_i(axi4_interconnect1_inst_AXI_M00_interconnect_WUSER), 
          .axi_S00_wvalid_i(axi4_interconnect1_inst_AXI_M00_interconnect_WVALID), 
          .axi_S01_arlock_i(axi4_interconnect0_inst_AXI_M03_interconnect_ARLOCK), 
          .axi_S01_arready_o(axi4_interconnect0_inst_AXI_M03_interconnect_ARREADY), 
          .axi_S01_aruser_i(axi4_interconnect0_inst_AXI_M03_interconnect_ARUSER), 
          .axi_S01_arvalid_i(axi4_interconnect0_inst_AXI_M03_interconnect_ARVALID), 
          .axi_S01_awlock_i(axi4_interconnect0_inst_AXI_M03_interconnect_AWLOCK), 
          .axi_S01_awready_o(axi4_interconnect0_inst_AXI_M03_interconnect_AWREADY), 
          .axi_S01_awuser_i(axi4_interconnect0_inst_AXI_M03_interconnect_AWUSER), 
          .axi_S01_awvalid_i(axi4_interconnect0_inst_AXI_M03_interconnect_AWVALID), 
          .axi_S01_bready_i(axi4_interconnect0_inst_AXI_M03_interconnect_BREADY), 
          .axi_S01_buser_o(axi4_interconnect0_inst_AXI_M03_interconnect_BUSER), 
          .axi_S01_bvalid_o(axi4_interconnect0_inst_AXI_M03_interconnect_BVALID), 
          .axi_S01_rlast_o(axi4_interconnect0_inst_AXI_M03_interconnect_RLAST), 
          .axi_S01_rready_i(axi4_interconnect0_inst_AXI_M03_interconnect_RREADY), 
          .axi_S01_ruser_o(axi4_interconnect0_inst_AXI_M03_interconnect_RUSER), 
          .axi_S01_rvalid_o(axi4_interconnect0_inst_AXI_M03_interconnect_RVALID), 
          .axi_S01_wlast_i(axi4_interconnect0_inst_AXI_M03_interconnect_WLAST), 
          .axi_S01_wready_o(axi4_interconnect0_inst_AXI_M03_interconnect_WREADY), 
          .axi_S01_wuser_i(axi4_interconnect0_inst_AXI_M03_interconnect_WUSER), 
          .axi_S01_wvalid_i(axi4_interconnect0_inst_AXI_M03_interconnect_WVALID));
    osc0 osc0_inst (.clk_out_o(rgmii_mdc_o), .clk_sel_i(1'b1), .en_i(1'b1));
    pll0 pll0_inst (.clki_i(clk_125_in), .clkop_o(rgmii_txc_o), .clkos2_o(pll0_inst_clkos2_o_net), 
         .clkos_o(pll0_inst_clkos_o_net), .lock_o(pll0_inst_lock_o_net), 
         .rstn_i(rst_sync0_inst_pb_out_net));
    qspi0 qspi0_inst (.axi_araddr_i({axi4_interconnect0_inst_AXI_M02_interconnect_ARADDR}), 
          .axi_arburst_i({axi4_interconnect0_inst_AXI_M02_interconnect_ARBURST}), 
          .axi_arcache_i({axi4_interconnect0_inst_AXI_M02_interconnect_ARCACHE}), 
          .axi_arid_i({axi4_interconnect0_inst_AXI_M02_interconnect_ARID}), 
          .axi_arlen_i({axi4_interconnect0_inst_AXI_M02_interconnect_ARLEN}), 
          .axi_arprot_i({axi4_interconnect0_inst_AXI_M02_interconnect_ARPROT}), 
          .axi_arsize_i({axi4_interconnect0_inst_AXI_M02_interconnect_ARSIZE}), 
          .axi_awaddr_i({axi4_interconnect0_inst_AXI_M02_interconnect_AWADDR}), 
          .axi_awburst_i({axi4_interconnect0_inst_AXI_M02_interconnect_AWBURST}), 
          .axi_awcache_i({axi4_interconnect0_inst_AXI_M02_interconnect_AWCACHE}), 
          .axi_awid_i({axi4_interconnect0_inst_AXI_M02_interconnect_AWID}), 
          .axi_awlen_i({axi4_interconnect0_inst_AXI_M02_interconnect_AWLEN}), 
          .axi_awprot_i({axi4_interconnect0_inst_AXI_M02_interconnect_AWPROT}), 
          .axi_awsize_i({axi4_interconnect0_inst_AXI_M02_interconnect_AWSIZE}), 
          .axi_bid_o({axi4_interconnect0_inst_AXI_M02_interconnect_BID}), 
          .axi_bresp_o({axi4_interconnect0_inst_AXI_M02_interconnect_BRESP}), 
          .axi_rdata_o({axi4_interconnect0_inst_AXI_M02_interconnect_RDATA}), 
          .axi_rid_o({axi4_interconnect0_inst_AXI_M02_interconnect_RID}), 
          .axi_rresp_o({axi4_interconnect0_inst_AXI_M02_interconnect_RRESP}), 
          .axi_wdata_i({axi4_interconnect0_inst_AXI_M02_interconnect_WDATA}), 
          .axi_wstrb_i({axi4_interconnect0_inst_AXI_M02_interconnect_WSTRB}), 
          .ss_n_o({qspi0_inst_ss_n_o_netbus}), .a_clk_i(rgmii_txc_o), .a_reset_n_i(phy_resetn_o), 
          .axi_arlock_i(axi4_interconnect0_inst_AXI_M02_interconnect_ARLOCK), 
          .axi_arready_o(axi4_interconnect0_inst_AXI_M02_interconnect_ARREADY), 
          .axi_arvalid_i(axi4_interconnect0_inst_AXI_M02_interconnect_ARVALID), 
          .axi_awlock_i(axi4_interconnect0_inst_AXI_M02_interconnect_AWLOCK), 
          .axi_awready_o(axi4_interconnect0_inst_AXI_M02_interconnect_AWREADY), 
          .axi_awvalid_i(axi4_interconnect0_inst_AXI_M02_interconnect_AWVALID), 
          .axi_bready_i(axi4_interconnect0_inst_AXI_M02_interconnect_BREADY), 
          .axi_bvalid_o(axi4_interconnect0_inst_AXI_M02_interconnect_BVALID), 
          .axi_rlast_o(axi4_interconnect0_inst_AXI_M02_interconnect_RLAST), 
          .axi_rready_i(axi4_interconnect0_inst_AXI_M02_interconnect_RREADY), 
          .axi_rvalid_o(axi4_interconnect0_inst_AXI_M02_interconnect_RVALID), 
          .axi_wlast_i(axi4_interconnect0_inst_AXI_M02_interconnect_WLAST), 
          .axi_wready_o(axi4_interconnect0_inst_AXI_M02_interconnect_WREADY), 
          .axi_wvalid_i(axi4_interconnect0_inst_AXI_M02_interconnect_WVALID), 
          .int_o(qspi0_inst_INTR_interconnect_IRQ), .qspi_io0(SPI_MOSI), 
          .qspi_io1(SPI_MISO), .qspi_io2(SPI_D2), .qspi_io3(SPI_D3), .sclk_o(SPI_CLK));
    defparam qspi0_inst.AXI_ADDRESS_MAP = 32'h00000000;
    defparam qspi0_inst.CHIP_SELECT_BEHAVIOR = 0;
    defparam qspi0_inst.DATA_ENDIANNESS = 1;
    defparam qspi0_inst.DATA_LANE_WIDTH = 0;
    defparam qspi0_inst.ENABLE_IO_PRIMITIVE = 1;
    defparam qspi0_inst.INTERFACE = 1;
    defparam qspi0_inst.INTERNAL_CLOCK_FREQUENCY = 125;
    defparam qspi0_inst.MINIMUM_FLASH_ADDRESS_ALIGNMENT_MAP = 32'h00000000;
    defparam qspi0_inst.READ_ACCESS = 3'h1;
    defparam qspi0_inst.SIZE_FLASH_ADDRESS_SPACE_MAP = 32'h00000000;
    defparam qspi0_inst.SPI_CLOCK_FREQUENCY = 62;
    defparam qspi0_inst.SPI_CLOCK_PHASE = 1;
    defparam qspi0_inst.SPI_CLOCK_POLARITY = 1;
    defparam qspi0_inst.STARTING_OFFSET_ADDRESS = 32'h00000000;
    defparam qspi0_inst.SUPPORTED_PROTOCOL = 2;
    defparam qspi0_inst.SYSTEM_CLOCK_FREQUENCY = 125;
    defparam qspi0_inst.WRITE_ACCESS = 3'h0;
    rst_sync0 rst_sync0_inst (.clk(clk_125_in), .pb_in_n(rstn_i), .pb_out(rst_sync0_inst_pb_out_net));
    sgdma0 sgdma0_inst (.m_axi_bd_araddr_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARADDR}), 
           .m_axi_bd_arburst_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARBURST}), 
           .m_axi_bd_arcache_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARCACHE}), 
           .m_axi_bd_arid_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARID}), .m_axi_bd_arlen_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARLEN}), 
           .m_axi_bd_arprot_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARPROT}), 
           .m_axi_bd_arqos_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARQOS}), 
           .m_axi_bd_arregion_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARREGION}), 
           .m_axi_bd_arsize_o({sgdma0_inst_AXI4_BD_M0_interconnect_ARSIZE}), 
           .m_axi_bd_awaddr_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWADDR}), 
           .m_axi_bd_awburst_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWBURST}), 
           .m_axi_bd_awcache_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWCACHE}), 
           .m_axi_bd_awid_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWID}), .m_axi_bd_awlen_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWLEN}), 
           .m_axi_bd_awprot_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWPROT}), 
           .m_axi_bd_awqos_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWQOS}), 
           .m_axi_bd_awregion_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWREGION}), 
           .m_axi_bd_awsize_o({sgdma0_inst_AXI4_BD_M0_interconnect_AWSIZE}), 
           .m_axi_bd_bid_i({sgdma0_inst_AXI4_BD_M0_interconnect_BID}), .m_axi_bd_bresp_i({sgdma0_inst_AXI4_BD_M0_interconnect_BRESP}), 
           .m_axi_bd_rdata_i({sgdma0_inst_AXI4_BD_M0_interconnect_RDATA}), 
           .m_axi_bd_rid_i({sgdma0_inst_AXI4_BD_M0_interconnect_RID}), .m_axi_bd_rresp_i({sgdma0_inst_AXI4_BD_M0_interconnect_RRESP}), 
           .m_axi_bd_wdata_o({sgdma0_inst_AXI4_BD_M0_interconnect_WDATA}), 
           .m_axi_bd_wstrb_o({sgdma0_inst_AXI4_BD_M0_interconnect_WSTRB}), 
           .m_axi_mm2s_araddr_o({sgdma0_inst_AXI4_M0_interconnect_ARADDR}), 
           .m_axi_mm2s_arburst_o({sgdma0_inst_AXI4_M0_interconnect_ARBURST}), 
           .m_axi_mm2s_arcache_o({sgdma0_inst_AXI4_M0_interconnect_ARCACHE}), 
           .m_axi_mm2s_arid_o({sgdma0_inst_AXI4_M0_interconnect_ARID}), .m_axi_mm2s_arlen_o({sgdma0_inst_AXI4_M0_interconnect_ARLEN}), 
           .m_axi_mm2s_arprot_o({sgdma0_inst_AXI4_M0_interconnect_ARPROT}), 
           .m_axi_mm2s_arqos_o({sgdma0_inst_AXI4_M0_interconnect_ARQOS}), 
           .m_axi_mm2s_arregion_o({sgdma0_inst_AXI4_M0_interconnect_ARREGION}), 
           .m_axi_mm2s_arsize_o({sgdma0_inst_AXI4_M0_interconnect_ARSIZE}), 
           .m_axi_mm2s_rdata_i({sgdma0_inst_AXI4_M0_interconnect_RDATA}), 
           .m_axi_mm2s_rid_i({sgdma0_inst_AXI4_M0_interconnect_RID}), .m_axi_mm2s_rresp_i({sgdma0_inst_AXI4_M0_interconnect_RRESP}), 
           .m_axi_s2mm_awaddr_o({sgdma0_inst_AXI4_M0_interconnect_AWADDR}), 
           .m_axi_s2mm_awburst_o({sgdma0_inst_AXI4_M0_interconnect_AWBURST}), 
           .m_axi_s2mm_awcache_o({sgdma0_inst_AXI4_M0_interconnect_AWCACHE}), 
           .m_axi_s2mm_awid_o({sgdma0_inst_AXI4_M0_interconnect_AWID}), .m_axi_s2mm_awlen_o({sgdma0_inst_AXI4_M0_interconnect_AWLEN}), 
           .m_axi_s2mm_awprot_o({sgdma0_inst_AXI4_M0_interconnect_AWPROT}), 
           .m_axi_s2mm_awqos_o({sgdma0_inst_AXI4_M0_interconnect_AWQOS}), 
           .m_axi_s2mm_awregion_o({sgdma0_inst_AXI4_M0_interconnect_AWREGION}), 
           .m_axi_s2mm_awsize_o({sgdma0_inst_AXI4_M0_interconnect_AWSIZE}), 
           .m_axi_s2mm_bid_i({sgdma0_inst_AXI4_M0_interconnect_BID}), .m_axi_s2mm_bresp_i({sgdma0_inst_AXI4_M0_interconnect_BRESP}), 
           .m_axi_s2mm_wdata_o({sgdma0_inst_AXI4_M0_interconnect_WDATA}), 
           .m_axi_s2mm_wstrb_o({sgdma0_inst_AXI4_M0_interconnect_WSTRB}), 
           .rx_axis_s2mm_tdata_i({tse_mac0_inst_AXIS_M0_interconnect_TDATA}), 
           .rx_axis_s2mm_tdest_i({4'b0000}), .rx_axis_s2mm_tid_i({4'b0000}), 
           .s_axil_araddr_i({axi4_interconnect0_inst_AXIL_M04_interconnect_ARADDR}), 
           .s_axil_arprot_i({axi4_interconnect0_inst_AXIL_M04_interconnect_ARPROT}), 
           .s_axil_awaddr_i({axi4_interconnect0_inst_AXIL_M04_interconnect_AWADDR}), 
           .s_axil_awprot_i({axi4_interconnect0_inst_AXIL_M04_interconnect_AWPROT}), 
           .s_axil_bresp_o({axi4_interconnect0_inst_AXIL_M04_interconnect_BRESP}), 
           .s_axil_rdata_o({axi4_interconnect0_inst_AXIL_M04_interconnect_RDATA}), 
           .s_axil_rresp_o({axi4_interconnect0_inst_AXIL_M04_interconnect_RRESP}), 
           .s_axil_wdata_i({axi4_interconnect0_inst_AXIL_M04_interconnect_WDATA}), 
           .s_axil_wstrb_i({axi4_interconnect0_inst_AXIL_M04_interconnect_WSTRB}), 
           .tx_axis_mm2s_tdata_o({sgdma0_inst_AXI4S_TX_interconnect_TDATA}), 
           .axil_clk(rgmii_txc_o), .axil_rstn(phy_resetn_o), .clk(rgmii_txc_o), 
           .m_axi_bd_arlock_o(sgdma0_inst_AXI4_BD_M0_interconnect_ARLOCK), 
           .m_axi_bd_arready_i(sgdma0_inst_AXI4_BD_M0_interconnect_ARREADY), 
           .m_axi_bd_arvalid_o(sgdma0_inst_AXI4_BD_M0_interconnect_ARVALID), 
           .m_axi_bd_awlock_o(sgdma0_inst_AXI4_BD_M0_interconnect_AWLOCK), 
           .m_axi_bd_awready_i(sgdma0_inst_AXI4_BD_M0_interconnect_AWREADY), 
           .m_axi_bd_awvalid_o(sgdma0_inst_AXI4_BD_M0_interconnect_AWVALID), 
           .m_axi_bd_bready_o(sgdma0_inst_AXI4_BD_M0_interconnect_BREADY), 
           .m_axi_bd_bvalid_i(sgdma0_inst_AXI4_BD_M0_interconnect_BVALID), 
           .m_axi_bd_rlast_i(sgdma0_inst_AXI4_BD_M0_interconnect_RLAST), .m_axi_bd_rready_o(sgdma0_inst_AXI4_BD_M0_interconnect_RREADY), 
           .m_axi_bd_rvalid_i(sgdma0_inst_AXI4_BD_M0_interconnect_RVALID), 
           .m_axi_bd_wlast_o(sgdma0_inst_AXI4_BD_M0_interconnect_WLAST), .m_axi_bd_wready_i(sgdma0_inst_AXI4_BD_M0_interconnect_WREADY), 
           .m_axi_bd_wvalid_o(sgdma0_inst_AXI4_BD_M0_interconnect_WVALID), 
           .m_axi_mm2s_arlock_o(sgdma0_inst_AXI4_M0_interconnect_ARLOCK), 
           .m_axi_mm2s_arready_i(sgdma0_inst_AXI4_M0_interconnect_ARREADY), 
           .m_axi_mm2s_arvalid_o(sgdma0_inst_AXI4_M0_interconnect_ARVALID), 
           .m_axi_mm2s_rlast_i(sgdma0_inst_AXI4_M0_interconnect_RLAST), .m_axi_mm2s_rready_o(sgdma0_inst_AXI4_M0_interconnect_RREADY), 
           .m_axi_mm2s_rvalid_i(sgdma0_inst_AXI4_M0_interconnect_RVALID), 
           .m_axi_s2mm_awlock_o(sgdma0_inst_AXI4_M0_interconnect_AWLOCK), 
           .m_axi_s2mm_awready_i(sgdma0_inst_AXI4_M0_interconnect_AWREADY), 
           .m_axi_s2mm_awvalid_o(sgdma0_inst_AXI4_M0_interconnect_AWVALID), 
           .m_axi_s2mm_bready_o(sgdma0_inst_AXI4_M0_interconnect_BREADY), 
           .m_axi_s2mm_bvalid_i(sgdma0_inst_AXI4_M0_interconnect_BVALID), 
           .m_axi_s2mm_wlast_o(sgdma0_inst_AXI4_M0_interconnect_WLAST), .m_axi_s2mm_wready_i(sgdma0_inst_AXI4_M0_interconnect_WREADY), 
           .m_axi_s2mm_wvalid_o(sgdma0_inst_AXI4_M0_interconnect_WVALID), 
           .mm2s_xfer_cmpl_irq_o(sgdma0_inst_MM2S_IRQ_interconnect_IRQ), .rstn(phy_resetn_o), 
           .rx_axis_s2mm_tkeep_i(tse_mac0_inst_AXIS_M0_interconnect_TKEEP), 
           .rx_axis_s2mm_tlast_i(tse_mac0_inst_AXIS_M0_interconnect_TLAST), 
           .rx_axis_s2mm_tready_o(tse_mac0_inst_AXIS_M0_interconnect_TREADY), 
           .rx_axis_s2mm_tvalid_i(tse_mac0_inst_AXIS_M0_interconnect_TVALID), 
           .s2mm_xfer_cmpl_irq_o(sgdma0_inst_S2MM_IRQ_interconnect_IRQ), .s_axil_arready_o(axi4_interconnect0_inst_AXIL_M04_interconnect_ARREADY), 
           .s_axil_arvalid_i(axi4_interconnect0_inst_AXIL_M04_interconnect_ARVALID), 
           .s_axil_awready_o(axi4_interconnect0_inst_AXIL_M04_interconnect_AWREADY), 
           .s_axil_awvalid_i(axi4_interconnect0_inst_AXIL_M04_interconnect_AWVALID), 
           .s_axil_bready_i(axi4_interconnect0_inst_AXIL_M04_interconnect_BREADY), 
           .s_axil_bvalid_o(axi4_interconnect0_inst_AXIL_M04_interconnect_BVALID), 
           .s_axil_rready_i(axi4_interconnect0_inst_AXIL_M04_interconnect_RREADY), 
           .s_axil_rvalid_o(axi4_interconnect0_inst_AXIL_M04_interconnect_RVALID), 
           .s_axil_wready_o(axi4_interconnect0_inst_AXIL_M04_interconnect_WREADY), 
           .s_axil_wvalid_i(axi4_interconnect0_inst_AXIL_M04_interconnect_WVALID), 
           .tx_axis_mm2s_tkeep_o(sgdma0_inst_AXI4S_TX_interconnect_TKEEP), 
           .tx_axis_mm2s_tlast_o(sgdma0_inst_AXI4S_TX_interconnect_TLAST), 
           .tx_axis_mm2s_tready_i(sgdma0_inst_AXI4S_TX_interconnect_TREADY), 
           .tx_axis_mm2s_tvalid_o(sgdma0_inst_AXI4S_TX_interconnect_TVALID));
    sysmem0 sysmem0_inst (.axi_s0_awaddr_i({axi_register_slice0_inst_AXI4_M_interconnect_AWADDR}), 
            .axi_s0_awprot_i({axi_register_slice0_inst_AXI4_M_interconnect_AWPROT}), 
            .axi_s0_awid_i({axi_register_slice0_inst_AXI4_M_interconnect_AWID}), 
            .axi_s0_awlen_i({axi_register_slice0_inst_AXI4_M_interconnect_AWLEN}), 
            .axi_s0_awsize_i({axi_register_slice0_inst_AXI4_M_interconnect_AWSIZE}), 
            .axi_s0_awburst_i({axi_register_slice0_inst_AXI4_M_interconnect_AWBURST}), 
            .axi_s0_awcache_i({axi_register_slice0_inst_AXI4_M_interconnect_AWCACHE}), 
            .axi_s0_awqos_i({axi_register_slice0_inst_AXI4_M_interconnect_AWQOS}), 
            .axi_s0_awregion_i({axi_register_slice0_inst_AXI4_M_interconnect_AWREGION}), 
            .axi_s0_wdata_i({axi_register_slice0_inst_AXI4_M_interconnect_WDATA}), 
            .axi_s0_wstrb_i({axi_register_slice0_inst_AXI4_M_interconnect_WSTRB}), 
            .axi_s0_bresp_o({axi_register_slice0_inst_AXI4_M_interconnect_BRESP}), 
            .axi_s0_bid_o({axi_register_slice0_inst_AXI4_M_interconnect_BID}), 
            .axi_s0_araddr_i({axi_register_slice0_inst_AXI4_M_interconnect_ARADDR}), 
            .axi_s0_arprot_i({axi_register_slice0_inst_AXI4_M_interconnect_ARPROT}), 
            .axi_s0_arid_i({axi_register_slice0_inst_AXI4_M_interconnect_ARID}), 
            .axi_s0_arlen_i({axi_register_slice0_inst_AXI4_M_interconnect_ARLEN}), 
            .axi_s0_arsize_i({axi_register_slice0_inst_AXI4_M_interconnect_ARSIZE}), 
            .axi_s0_arburst_i({axi_register_slice0_inst_AXI4_M_interconnect_ARBURST}), 
            .axi_s0_arcache_i({axi_register_slice0_inst_AXI4_M_interconnect_ARCACHE}), 
            .axi_s0_arqos_i({axi_register_slice0_inst_AXI4_M_interconnect_ARQOS}), 
            .axi_s0_arregion_i({axi_register_slice0_inst_AXI4_M_interconnect_ARREGION}), 
            .axi_s0_rdata_o({axi_register_slice0_inst_AXI4_M_interconnect_RDATA}), 
            .axi_s0_rresp_o({axi_register_slice0_inst_AXI4_M_interconnect_RRESP}), 
            .axi_s0_rid_o({axi_register_slice0_inst_AXI4_M_interconnect_RID}), 
            .axi_aclk_i(rgmii_txc_o), .axi_resetn_i(phy_resetn_o), .axi_s0_awvalid_i(axi_register_slice0_inst_AXI4_M_interconnect_AWVALID), 
            .axi_s0_awready_o(axi_register_slice0_inst_AXI4_M_interconnect_AWREADY), 
            .axi_s0_awlock_i(axi_register_slice0_inst_AXI4_M_interconnect_AWLOCK), 
            .axi_s0_wvalid_i(axi_register_slice0_inst_AXI4_M_interconnect_WVALID), 
            .axi_s0_wready_o(axi_register_slice0_inst_AXI4_M_interconnect_WREADY), 
            .axi_s0_wlast_i(axi_register_slice0_inst_AXI4_M_interconnect_WLAST), 
            .axi_s0_bready_i(axi_register_slice0_inst_AXI4_M_interconnect_BREADY), 
            .axi_s0_bvalid_o(axi_register_slice0_inst_AXI4_M_interconnect_BVALID), 
            .axi_s0_arvalid_i(axi_register_slice0_inst_AXI4_M_interconnect_ARVALID), 
            .axi_s0_arready_o(axi_register_slice0_inst_AXI4_M_interconnect_ARREADY), 
            .axi_s0_arlock_i(axi_register_slice0_inst_AXI4_M_interconnect_ARLOCK), 
            .axi_s0_rready_i(axi_register_slice0_inst_AXI4_M_interconnect_RREADY), 
            .axi_s0_rvalid_o(axi_register_slice0_inst_AXI4_M_interconnect_RVALID), 
            .axi_s0_rlast_o(axi_register_slice0_inst_AXI4_M_interconnect_RLAST));
    defparam sysmem0_inst.MEM_ID = "sysmem0";
    tse_mac0 tse_mac0_inst (.apb_paddr_i({apb_interconnect0_inst_APB_M04_interconnect_PADDR[10:0]}), 
            .apb_prdata_o({apb_interconnect0_inst_APB_M04_interconnect_PRDATA}), 
            .apb_pwdata_i({apb_interconnect0_inst_APB_M04_interconnect_PWDATA}), 
            .axis_rx_tdata_o({tse_mac0_inst_AXIS_M0_interconnect_TDATA}), 
            .axis_tx_tdata_i({sgdma0_inst_AXI4S_TX_interconnect_TDATA}), .rxd_i({tse_to_rgmii_bridge0_inst_rxd_o_netbus}), 
            .tx_sndpaustim_i({16'b0000000000000000}), .txd_o({tse_mac0_inst_txd_o_netbus}), 
            .apb_penable_i(apb_interconnect0_inst_APB_M04_interconnect_PENABLE), 
            .apb_pready_o(apb_interconnect0_inst_APB_M04_interconnect_PREADY), 
            .apb_psel_i(apb_interconnect0_inst_APB_M04_interconnect_PSELx), 
            .apb_pslverr_o(apb_interconnect0_inst_APB_M04_interconnect_PSLVERR), 
            .apb_pwrite_i(apb_interconnect0_inst_APB_M04_interconnect_PWRITE), 
            .axis_rx_tkeep_o(tse_mac0_inst_AXIS_M0_interconnect_TKEEP), .axis_rx_tlast_o(tse_mac0_inst_AXIS_M0_interconnect_TLAST), 
            .axis_rx_tready_i(tse_mac0_inst_AXIS_M0_interconnect_TREADY), 
            .axis_rx_tvalid_o(tse_mac0_inst_AXIS_M0_interconnect_TVALID), 
            .axis_tx_tkeep_i(sgdma0_inst_AXI4S_TX_interconnect_TKEEP), .axis_tx_tlast_i(sgdma0_inst_AXI4S_TX_interconnect_TLAST), 
            .axis_tx_tready_o(sgdma0_inst_AXI4S_TX_interconnect_TREADY), .axis_tx_tvalid_i(sgdma0_inst_AXI4S_TX_interconnect_TVALID), 
            .clk_i(pll0_inst_clkos2_o_net), .ignore_pkt_i(1'b0), .int_o(tse_mac0_inst_INTR_interconnect_IRQ), 
            .mdc_i(rgmii_mdc_o), .mdi_i(tse_to_rgmii_bridge0_inst_tse_mdi_i_o_net), 
            .mdio_en_o(tse_mac0_inst_mdio_en_o_net), .mdo_o(tse_mac0_inst_mdo_o_net), 
            .reset_n_i(phy_resetn_o), .rx_dv_i(tse_to_rgmii_bridge0_inst_rx_dv_o_net), 
            .rx_er_i(tse_to_rgmii_bridge0_inst_rx_er_o_net), .rxmac_clk_i(rgmii_txc_o), 
            .tx_en_o(tse_mac0_inst_tx_en_o_net), .tx_er_o(tse_mac0_inst_tx_er_o_net), 
            .tx_fifoctrl_i(1'b0), .tx_sndpausreq_i(1'b0), .txmac_clk_i(rgmii_txc_o));
    tse_to_rgmii_bridge0 tse_to_rgmii_bridge0_inst (.rgmii_rxd_i({rgmii_rxd_i}), 
            .rgmii_txd_o({rgmii_txd_o}), .rxd_o({tse_to_rgmii_bridge0_inst_rxd_o_netbus}), 
            .txd_i({tse_mac0_inst_txd_o_netbus}), .plllock_i(pll0_inst_lock_o_net), 
            .rgmii_mdio_o(rgmii_mdio_o), .rgmii_rxc_i(rgmii_rxc_i), .rgmii_rxctl_i(rgmii_rxctl_i), 
            .rgmii_txc_i(rgmii_txc_o), .rgmii_txctl_o(rgmii_txctl_o), .rst_n_i(phy_resetn_o), 
            .rx_dv_o(tse_to_rgmii_bridge0_inst_rx_dv_o_net), .rx_er_o(tse_to_rgmii_bridge0_inst_rx_er_o_net), 
            .tse_mdi_i_o(tse_to_rgmii_bridge0_inst_tse_mdi_i_o_net), .tse_mdio_en_o(tse_mac0_inst_mdio_en_o_net), 
            .tse_mdo_o(tse_mac0_inst_mdo_o_net), .tx_en_i(tse_mac0_inst_tx_en_o_net), 
            .tx_er_i(tse_mac0_inst_tx_er_o_net));
    uart0 uart0_inst (.apb_paddr_i({apb_interconnect0_inst_APB_M00_interconnect_PADDR[5:0]}), 
          .apb_prdata_o({apb_interconnect0_inst_APB_M00_interconnect_PRDATA}), 
          .apb_pwdata_i({apb_interconnect0_inst_APB_M00_interconnect_PWDATA}), 
          .apb_penable_i(apb_interconnect0_inst_APB_M00_interconnect_PENABLE), 
          .apb_pready_o(apb_interconnect0_inst_APB_M00_interconnect_PREADY), 
          .apb_psel_i(apb_interconnect0_inst_APB_M00_interconnect_PSELx), 
          .apb_pslverr_o(apb_interconnect0_inst_APB_M00_interconnect_PSLVERR), 
          .apb_pwrite_i(apb_interconnect0_inst_APB_M00_interconnect_PWRITE), 
          .clk_i(pll0_inst_clkos2_o_net), .int_o(uart0_inst_INT_M0_interconnect_IRQ), 
          .rst_n_i(phy_resetn_o), .rxd_i(s1_uart_rxd_i), .txd_o(s1_uart_txd_o));
    
endmodule

