scale 1000 1 0.5
rnode "SARlogic_0.dffrs_2.Qb.t4" 0 59.5405 2089 12948 0
rnode "SARlogic_0.dffrs_2.Qb.t5" 0 31.6512 2089 11938 0
rnode "SARlogic_0.dffrs_2.Qb.n0" 0 103.257 2089 12252 0
rnode "SARlogic_0.dffrs_2.nand3_2.A" 0 1.18836 1293 12249 0
rnode "SARlogic_0.dffrs_2.Qb.n1" 0 226.302 1321 12224 0
rnode "SARlogic_0.dffrs_2.Qb.t6" 0 59.0808 5763 22524 0
rnode "SARlogic_0.dffrs_2.Qb.t8" 0 32.219 5763 21514 0
rnode "SARlogic_0.dffrs_2.Qb.n2" 0 97.9007 5763 22060 0
rnode "SARlogic_0.dffrs_9.nand3_2.C" 0 1.18836 5335 22060 0
rnode "SARlogic_0.dffrs_2.Qb.n3" 0 281.412 5363 22088 0
rnode "SARlogic_0.dffrs_2.Qb.t7" 0 59.0808 4277 24729 0
rnode "SARlogic_0.dffrs_2.Qb.t9" 0 32.219 4277 23719 0
rnode "SARlogic_0.dffrs_2.Qb.n4" 0 97.956 4277 24265 0
rnode "SARlogic_0.dffrs_2.Qb.n5" 0 283.395 3872 24293 0
rnode "SARlogic_0.dffrs_9.nand3_0.C" 0 21.6876 3849 24265 0
rnode "SARlogic_0.dffrs_9.setb" 0 558.007 3361 24265 0
rnode "SARlogic_0.dffrs_2.Qb" 0 723.042 2787 10163 0
rnode "SARlogic_0.dffrs_2.Qb.n6" 0 144.347 2667 10164 0
rnode "SARlogic_0.dffrs_2.Qb.t2" 0 19.705 1865 10744 0
rnode "SARlogic_0.dffrs_2.Qb.t3" 0 19.705 1761 10744 0
rnode "SARlogic_0.dffrs_2.Qb.n7" 0 70.4366 1813 10744 0
rnode "SARlogic_0.dffrs_2.Qb.t0" 0 87.1222 2129 10744 0
rnode "SARlogic_0.dffrs_2.Qb.n8" 0 123.193 2181 10594 0
rnode "SARlogic_0.dffrs_2.Qb.t1" 0 31.4573 2129 9734 0
rnode "SARlogic_0.dffrs_2.Qb.n9" 0 90.6852 2234 10164 0
rnode "SARlogic_0.dffrs_2.nand3_7.Z" 0 44.2202 2379 10163 0
resist "SARlogic_0.dffrs_9.nand3_0.C" "SARlogic_0.dffrs_2.Qb.n5" 0.0369643
resist "SARlogic_0.dffrs_2.Qb.n3" "SARlogic_0.dffrs_9.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_2.Qb.n1" "SARlogic_0.dffrs_2.nand3_2.A" 0.045
resist "SARlogic_0.dffrs_2.Qb.n6" "SARlogic_0.dffrs_2.Qb" 0.174725
resist "SARlogic_0.dffrs_2.Qb.n7" "SARlogic_0.dffrs_2.Qb.t3" 0.728
resist "SARlogic_0.dffrs_2.Qb.n7" "SARlogic_0.dffrs_2.Qb.t2" 0.728
resist "SARlogic_0.dffrs_2.Qb.n9" "SARlogic_0.dffrs_2.Qb.n8" 0.731592
resist "SARlogic_0.dffrs_9.setb" "SARlogic_0.dffrs_9.nand3_0.C" 0.784286
resist "SARlogic_0.dffrs_2.nand3_7.Z" "SARlogic_0.dffrs_2.Qb.n9" 4.72875
resist "SARlogic_0.dffrs_2.nand3_7.Z" "SARlogic_0.dffrs_2.Qb.n6" 4.94926
resist "SARlogic_0.dffrs_2.Qb.n3" "SARlogic_0.dffrs_2.Qb.n2" 5.13857
resist "SARlogic_0.dffrs_2.Qb.n5" "SARlogic_0.dffrs_2.Qb.n4" 5.14661
resist "SARlogic_0.dffrs_2.Qb.n1" "SARlogic_0.dffrs_2.Qb.n0" 5.73
resist "SARlogic_0.dffrs_2.Qb.n8" "SARlogic_0.dffrs_2.Qb.n7" 6.04902
resist "SARlogic_0.dffrs_2.Qb.n8" "SARlogic_0.dffrs_2.Qb.t0" 6.50992
resist "SARlogic_0.dffrs_2.Qb.n5" "SARlogic_0.dffrs_2.Qb.n3" 9.22179
resist "SARlogic_0.dffrs_2.Qb.n6" "SARlogic_0.dffrs_2.Qb.n1" 9.84205
resist "SARlogic_0.dffrs_2.Qb.n9" "SARlogic_0.dffrs_2.Qb.t1" 10.0468
resist "SARlogic_0.dffrs_2.Qb.n0" "SARlogic_0.dffrs_2.Qb.t5" 26.9433
resist "SARlogic_0.dffrs_2.Qb.n2" "SARlogic_0.dffrs_2.Qb.t8" 27.3161
resist "SARlogic_0.dffrs_2.Qb.n4" "SARlogic_0.dffrs_2.Qb.t9" 27.3161
resist "SARlogic_0.dffrs_2.Qb" "SARlogic_0.dffrs_9.setb" 28.0205
resist "SARlogic_0.dffrs_2.Qb.n2" "SARlogic_0.dffrs_2.Qb.t6" 40.6308
resist "SARlogic_0.dffrs_2.Qb.n4" "SARlogic_0.dffrs_2.Qb.t7" 40.6308
resist "SARlogic_0.dffrs_2.Qb.n0" "SARlogic_0.dffrs_2.Qb.t4" 41.0036
killnode "a_14313_31423"
rnode "a_14313_31423.t3" 0 40.0505 14393 34830 0
rnode "a_14313_31423.t2" 0 63.9371 14761 33820 0
rnode "a_14313_31423.t6" 0 120.506 16023 34830 0
rnode "a_14313_31423.t9" 0 64.8434 16023 33820 0
rnode "a_14313_31423.n0" 0 208.089 16023 34250 0
rnode "a_14313_31423.t4" 0 121.016 14721 37035 0
rnode "a_14313_31423.t7" 0 64.3311 14721 36025 0
rnode "a_14313_31423.n1" 0 503.815 14721 36339 0
rnode "a_14313_31423.t5" 0 120.082 14353 32625 0
rnode "a_14313_31423.t8" 0 65.4853 14353 31615 0
rnode "a_14313_31423.n2" 0 483.672 14353 32161 0
rnode "a_14313_31423.n3" 0 844.893 15299 34250 0
rnode "a_14313_31423.n4" 0 199.409 15299 34250 0
rnode "a_14313_31423.n5" 0 189.191 14866 34250 0
rnode "a_14313_31423.t1" 0 177.076 14761 34830 0
rnode "a_14313_31423.n6" 0 250.39 14813 34680 0
rnode "a_14313_31423.n7" 0 143.163 14445 34830 0
rnode "a_14313_31423.t0" 0 40.0505 14497 34830 0
resist "a_14313_31423.n7" "a_14313_31423.t3" 0.728
resist "a_14313_31423.t0" "a_14313_31423.n7" 0.728
resist "a_14313_31423.n6" "a_14313_31423.n5" 0.731592
resist "a_14313_31423.n4" "a_14313_31423.n3" 4.5
resist "a_14313_31423.n5" "a_14313_31423.n4" 5.17801
resist "a_14313_31423.n4" "a_14313_31423.n0" 5.64569
resist "a_14313_31423.n7" "a_14313_31423.n6" 6.04902
resist "a_14313_31423.n6" "a_14313_31423.t1" 6.50992
resist "a_14313_31423.n5" "a_14313_31423.t2" 10.0468
resist "a_14313_31423.n3" "a_14313_31423.n2" 15.0455
resist "a_14313_31423.n3" "a_14313_31423.n1" 15.6307
resist "a_14313_31423.n1" "a_14313_31423.t7" 26.9433
resist "a_14313_31423.n0" "a_14313_31423.t9" 27.1297
resist "a_14313_31423.n2" "a_14313_31423.t8" 27.3161
resist "a_14313_31423.n2" "a_14313_31423.t5" 40.6308
resist "a_14313_31423.n0" "a_14313_31423.t6" 40.8172
resist "a_14313_31423.n1" "a_14313_31423.t4" 41.0036
rnode "adc_PISO_0.2inmux_4.OUT.t3" 0 274.676 24193 30420 0
rnode "adc_PISO_0.2inmux_4.OUT.t2" 0 146.015 24193 29410 0
rnode "adc_PISO_0.2inmux_4.OUT.n0" 0 524.832 24193 29724 0
rnode "adc_PISO_0.dffrs_3.d" 0 513.157 22909 29723 0
rnode "adc_PISO_0.2inmux_4.OUT.t1" 0 377.501 22339 30284 0
rnode "adc_PISO_0.2inmux_4.OUT.t0" 0 115.495 22339 29364 0
rnode "adc_PISO_0.2inmux_4.OUT.n1" 0 626.442 22431 29724 0
rnode "adc_PISO_0.2inmux_4.OUT" 0 121.881 22649 29724 0
resist "adc_PISO_0.2inmux_4.OUT" "adc_PISO_0.2inmux_4.OUT.n1" 0.350357
resist "adc_PISO_0.2inmux_4.OUT.n1" "adc_PISO_0.2inmux_4.OUT.t1" 4.35333
resist "adc_PISO_0.2inmux_4.OUT" "adc_PISO_0.dffrs_3.d" 4.8825
resist "adc_PISO_0.dffrs_3.d" "adc_PISO_0.2inmux_4.OUT.n0" 6.55929
resist "adc_PISO_0.2inmux_4.OUT.n1" "adc_PISO_0.2inmux_4.OUT.t0" 9.693
resist "adc_PISO_0.2inmux_4.OUT.n0" "adc_PISO_0.2inmux_4.OUT.t2" 26.9433
resist "adc_PISO_0.2inmux_4.OUT.n0" "adc_PISO_0.2inmux_4.OUT.t3" 41.0036
rnode "SARlogic_0.dffrs_1.nand3_1.C.t4" 0 119.526 -3807 12948 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.t5" 0 65.1819 -3807 11938 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.n0" 0 198.062 -3807 12484 0
rnode "SARlogic_0.dffrs_1.nand3_1.C" 0 2.40416 -4235 12484 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.n1" 0 488.96 -4207 12512 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.t1" 0 39.8649 -3663 15153 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.t0" 0 39.8649 -3767 15153 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.n2" 0 142.499 -3715 15153 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.t3" 0 176.256 -3399 15153 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.n3" 0 249.23 -3347 15003 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.t2" 0 63.6409 -3399 14143 0
rnode "SARlogic_0.dffrs_1.nand3_1.C.n4" 0 183.464 -3294 14573 0
rnode "SARlogic_0.dffrs_1.nand3_0.Z" 0 231.046 -3149 14572 0
resist "SARlogic_0.dffrs_1.nand3_1.C.n1" "SARlogic_0.dffrs_1.nand3_1.C" 0.045
resist "SARlogic_0.dffrs_1.nand3_1.C.n2" "SARlogic_0.dffrs_1.nand3_1.C.t0" 0.728
resist "SARlogic_0.dffrs_1.nand3_1.C.n2" "SARlogic_0.dffrs_1.nand3_1.C.t1" 0.728
resist "SARlogic_0.dffrs_1.nand3_1.C.n4" "SARlogic_0.dffrs_1.nand3_1.C.n3" 0.731592
resist "SARlogic_0.dffrs_1.nand3_0.Z" "SARlogic_0.dffrs_1.nand3_1.C.n4" 4.72875
resist "SARlogic_0.dffrs_1.nand3_1.C.n1" "SARlogic_0.dffrs_1.nand3_1.C.n0" 5.13857
resist "SARlogic_0.dffrs_1.nand3_1.C.n3" "SARlogic_0.dffrs_1.nand3_1.C.n2" 6.04902
resist "SARlogic_0.dffrs_1.nand3_1.C.n3" "SARlogic_0.dffrs_1.nand3_1.C.t3" 6.50992
resist "SARlogic_0.dffrs_1.nand3_1.C.n4" "SARlogic_0.dffrs_1.nand3_1.C.t2" 10.0468
resist "SARlogic_0.dffrs_1.nand3_0.Z" "SARlogic_0.dffrs_1.nand3_1.C.n1" 14.2849
resist "SARlogic_0.dffrs_1.nand3_1.C.n0" "SARlogic_0.dffrs_1.nand3_1.C.t5" 27.3161
resist "SARlogic_0.dffrs_1.nand3_1.C.n0" "SARlogic_0.dffrs_1.nand3_1.C.t4" 40.6308
rnode "adc_PISO_0.dffrs_2.Q.t5" 0 148.561 18693 31460 0
rnode "adc_PISO_0.dffrs_2.Q.t8" 0 66.5362 18897 30540 0
rnode "adc_PISO_0.dffrs_2.Q.t4" 0 66.0091 18693 30540 0
rnode "adc_PISO_0.dffrs_2.Q.n0" 0 109.082 18741 30709 0
rnode "adc_PISO_0.dffrs_2.Q.n1" 0 156.204 18693 30978 0
rnode "adc_PISO_0.2inmux_4.Bit" 0 2.43212 17275 30977 0
rnode "adc_PISO_0.dffrs_2.Q.n2" 0 460.067 17307 31006 0
rnode "adc_PISO_0.dffrs_2.Q.t6" 0 105.801 15839 32626 0
rnode "adc_PISO_0.dffrs_2.Q.t7" 0 57.6975 15839 31616 0
rnode "adc_PISO_0.dffrs_2.Q.n3" 0 410.811 15839 32162 0
rnode "adc_PISO_0.dffrs_2.Q.t3" 0 35.2875 15983 34830 0
rnode "adc_PISO_0.dffrs_2.Q.t2" 0 35.2875 15879 34830 0
rnode "adc_PISO_0.dffrs_2.Q.n4" 0 126.137 15931 34830 0
rnode "adc_PISO_0.dffrs_2.Q.t0" 0 156.017 16247 34830 0
rnode "adc_PISO_0.dffrs_2.Q.n5" 0 220.613 16299 34680 0
rnode "adc_PISO_0.dffrs_2.Q.t1" 0 56.3334 16247 33820 0
rnode "adc_PISO_0.dffrs_2.Q.n6" 0 189.577 16352 34250 0
rnode "adc_PISO_0.dffrs_2.Q.n7" 0 396.935 16609 34250 0
rnode "adc_PISO_0.dffrs_2.Q" 0 300.612 16905 34250 0
resist "adc_PISO_0.dffrs_2.Q.n2" "adc_PISO_0.2inmux_4.Bit" 0.0514286
resist "adc_PISO_0.dffrs_2.Q.n1" "adc_PISO_0.dffrs_2.Q.n0" 0.252187
resist "adc_PISO_0.dffrs_2.Q" "adc_PISO_0.dffrs_2.Q.n7" 0.457582
resist "adc_PISO_0.dffrs_2.Q.n4" "adc_PISO_0.dffrs_2.Q.t2" 0.728
resist "adc_PISO_0.dffrs_2.Q.n4" "adc_PISO_0.dffrs_2.Q.t3" 0.728
resist "adc_PISO_0.dffrs_2.Q.n6" "adc_PISO_0.dffrs_2.Q.n5" 0.731592
resist "adc_PISO_0.dffrs_2.Q" "adc_PISO_0.dffrs_2.Q.n2" 5.81464
resist "adc_PISO_0.dffrs_2.Q.n5" "adc_PISO_0.dffrs_2.Q.n4" 6.04902
resist "adc_PISO_0.dffrs_2.Q.n5" "adc_PISO_0.dffrs_2.Q.t0" 6.50992
resist "adc_PISO_0.dffrs_2.Q.n2" "adc_PISO_0.dffrs_2.Q.n1" 6.70436
resist "adc_PISO_0.dffrs_2.Q.n7" "adc_PISO_0.dffrs_2.Q.n6" 9.39515
resist "adc_PISO_0.dffrs_2.Q.n6" "adc_PISO_0.dffrs_2.Q.t1" 10.0468
resist "adc_PISO_0.dffrs_2.Q.n7" "adc_PISO_0.dffrs_2.Q.n3" 14.6962
resist "adc_PISO_0.dffrs_2.Q.n0" "adc_PISO_0.dffrs_2.Q.t4" 19.4002
resist "adc_PISO_0.dffrs_2.Q.n0" "adc_PISO_0.dffrs_2.Q.t8" 19.6725
resist "adc_PISO_0.dffrs_2.Q.n3" "adc_PISO_0.dffrs_2.Q.t7" 27.3161
resist "adc_PISO_0.dffrs_2.Q.n1" "adc_PISO_0.dffrs_2.Q.t5" 34.1061
resist "adc_PISO_0.dffrs_2.Q.n3" "adc_PISO_0.dffrs_2.Q.t6" 40.6308
killnode "SARlogic_0.dffrs_2.Q"
rnode "SARlogic_0.dffrs_2.Q.t5" 0 228.476 4645 8538 0
rnode "SARlogic_0.dffrs_2.Q.t7" 0 121.456 4645 7528 0
rnode "SARlogic_0.dffrs_2.Q.n0" 0 398.098 4645 7842 0
rnode "SARlogic_0.dffrs_3.nand3_8.A" 0 321.648 3849 7839 0
rnode "SARlogic_0.dffrs_3.d" 0 929.113 3361 7841 0
rnode "SARlogic_0.dffrs_2.Q.t6" 0 226.712 1721 10744 0
rnode "SARlogic_0.dffrs_2.Q.t4" 0 123.635 1721 9734 0
rnode "SARlogic_0.dffrs_2.Q.n1" 0 375.676 1721 10280 0
rnode "SARlogic_0.dffrs_2.nand3_7.C" 0 4.56013 1293 10280 0
rnode "SARlogic_0.dffrs_2.Q.n2" 0 899.021 1321 10308 0
rnode "SARlogic_0.dffrs_2.Q.n3" 0 1296.54 2491 12368 0
rnode "SARlogic_0.dffrs_2.Q.t2" 0 75.6145 1865 12948 0
rnode "SARlogic_0.dffrs_2.Q.t1" 0 75.6145 1761 12948 0
rnode "SARlogic_0.dffrs_2.Q.n4" 0 270.288 1813 12948 0
rnode "SARlogic_0.dffrs_2.Q.t0" 0 334.316 2129 12948 0
rnode "SARlogic_0.dffrs_2.Q.n5" 0 472.732 2181 12798 0
rnode "SARlogic_0.dffrs_2.Q.t3" 0 120.712 2129 11938 0
rnode "SARlogic_0.dffrs_2.Q.n6" 0 347.988 2234 12368 0
rnode "SARlogic_0.dffrs_2.nand3_2.Z" 0 77.7964 2379 12367 0
resist "SARlogic_0.dffrs_2.Q.n2" "SARlogic_0.dffrs_2.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_2.nand3_2.Z" "SARlogic_0.dffrs_2.Q.n3" 0.166401
resist "SARlogic_0.dffrs_2.Q.n4" "SARlogic_0.dffrs_2.Q.t1" 0.728
resist "SARlogic_0.dffrs_2.Q.n4" "SARlogic_0.dffrs_2.Q.t2" 0.728
resist "SARlogic_0.dffrs_2.Q.n6" "SARlogic_0.dffrs_2.Q.n5" 0.731592
resist "SARlogic_0.dffrs_3.d" "SARlogic_0.dffrs_3.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_2.nand3_2.Z" "SARlogic_0.dffrs_2.Q.n6" 4.72875
resist "SARlogic_0.dffrs_2.Q.n2" "SARlogic_0.dffrs_2.Q.n1" 5.13857
resist "SARlogic_0.dffrs_3.nand3_8.A" "SARlogic_0.dffrs_2.Q.n0" 5.775
resist "SARlogic_0.dffrs_2.Q.n5" "SARlogic_0.dffrs_2.Q.n4" 6.04902
resist "SARlogic_0.dffrs_2.Q.n5" "SARlogic_0.dffrs_2.Q.t0" 6.50992
resist "SARlogic_0.dffrs_2.Q.n6" "SARlogic_0.dffrs_2.Q.t3" 10.0468
resist "SARlogic_0.dffrs_2.Q.n3" "SARlogic_0.dffrs_2.Q.n2" 14.0577
resist "SARlogic_0.dffrs_2.Q.n3" "SARlogic_0.dffrs_3.d" 17.5377
resist "SARlogic_0.dffrs_2.Q.n0" "SARlogic_0.dffrs_2.Q.t7" 26.9433
resist "SARlogic_0.dffrs_2.Q.n1" "SARlogic_0.dffrs_2.Q.t4" 27.3161
resist "SARlogic_0.dffrs_2.Q.n1" "SARlogic_0.dffrs_2.Q.t6" 40.6308
resist "SARlogic_0.dffrs_2.Q.n0" "SARlogic_0.dffrs_2.Q.t5" 41.0036
rnode "SARlogic_0.dffrs_4.nand3_1.C.t4" 0 119.526 8319 12948 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.t5" 0 65.1819 8319 11938 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.n0" 0 198.062 8319 12484 0
rnode "SARlogic_0.dffrs_4.nand3_1.C" 0 2.40416 7891 12484 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.n1" 0 488.96 7919 12512 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.t3" 0 39.8649 8463 15153 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.t0" 0 39.8649 8359 15153 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.n2" 0 142.499 8411 15153 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.t1" 0 176.256 8727 15153 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.n3" 0 249.23 8779 15003 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.t2" 0 63.6409 8727 14143 0
rnode "SARlogic_0.dffrs_4.nand3_1.C.n4" 0 183.464 8832 14573 0
rnode "SARlogic_0.dffrs_4.nand3_0.Z" 0 231.046 8977 14572 0
resist "SARlogic_0.dffrs_4.nand3_1.C.n1" "SARlogic_0.dffrs_4.nand3_1.C" 0.045
resist "SARlogic_0.dffrs_4.nand3_1.C.n2" "SARlogic_0.dffrs_4.nand3_1.C.t0" 0.728
resist "SARlogic_0.dffrs_4.nand3_1.C.n2" "SARlogic_0.dffrs_4.nand3_1.C.t3" 0.728
resist "SARlogic_0.dffrs_4.nand3_1.C.n4" "SARlogic_0.dffrs_4.nand3_1.C.n3" 0.731592
resist "SARlogic_0.dffrs_4.nand3_0.Z" "SARlogic_0.dffrs_4.nand3_1.C.n4" 4.72875
resist "SARlogic_0.dffrs_4.nand3_1.C.n1" "SARlogic_0.dffrs_4.nand3_1.C.n0" 5.13857
resist "SARlogic_0.dffrs_4.nand3_1.C.n3" "SARlogic_0.dffrs_4.nand3_1.C.n2" 6.04902
resist "SARlogic_0.dffrs_4.nand3_1.C.n3" "SARlogic_0.dffrs_4.nand3_1.C.t1" 6.50992
resist "SARlogic_0.dffrs_4.nand3_1.C.n4" "SARlogic_0.dffrs_4.nand3_1.C.t2" 10.0468
resist "SARlogic_0.dffrs_4.nand3_0.Z" "SARlogic_0.dffrs_4.nand3_1.C.n1" 14.2849
resist "SARlogic_0.dffrs_4.nand3_1.C.n0" "SARlogic_0.dffrs_4.nand3_1.C.t5" 27.3161
resist "SARlogic_0.dffrs_4.nand3_1.C.n0" "SARlogic_0.dffrs_4.nand3_1.C.t4" 40.6308
killnode "a_37499_28820"
rnode "a_37499_28820.t5" 0 158.426 39005 29120 0
rnode "a_37499_28820.t4" 0 70.8083 39005 28200 0
rnode "a_37499_28820.n0" 0 209.885 38957 28560 0
rnode "a_37499_28820.t1" 0 84.917 38271 28200 0
rnode "a_37499_28820.t2" 0 45.3404 38575 28200 0
rnode "a_37499_28820.n1" 0 149.94 38627 28200 0
rnode "a_37499_28820.n2" 0 127.45 38667 28560 0
rnode "a_37499_28820.t3" 0 185.478 37587 29120 0
rnode "a_37499_28820.n3" 0 923.758 38627 29003 0
rnode "a_37499_28820.t0" 0 143.997 38575 29120 0
resist "a_37499_28820.n3" "a_37499_28820.n2" 0.352125
resist "a_37499_28820.n2" "a_37499_28820.n1" 0.405
resist "a_37499_28820.t0" "a_37499_28820.n3" 3.85496
resist "a_37499_28820.n3" "a_37499_28820.t3" 4.23296
resist "a_37499_28820.n2" "a_37499_28820.n0" 4.93329
resist "a_37499_28820.n1" "a_37499_28820.t2" 9.288
resist "a_37499_28820.n1" "a_37499_28820.t1" 18.7712
resist "a_37499_28820.n0" "a_37499_28820.t4" 19.5793
resist "a_37499_28820.n0" "a_37499_28820.t5" 34.1792
killnode "a_n9861_28819"
rnode "a_n9861_28819.t5" 0 158.426 -8355 29119 0
rnode "a_n9861_28819.t4" 0 70.8083 -8355 28199 0
rnode "a_n9861_28819.n0" 0 209.885 -8403 28559 0
rnode "a_n9861_28819.t2" 0 84.917 -9089 28199 0
rnode "a_n9861_28819.t3" 0 45.3404 -8785 28199 0
rnode "a_n9861_28819.n1" 0 149.94 -8733 28199 0
rnode "a_n9861_28819.n2" 0 127.45 -8693 28559 0
rnode "a_n9861_28819.t1" 0 143.997 -8785 29119 0
rnode "a_n9861_28819.n3" 0 923.758 -8733 29002 0
rnode "a_n9861_28819.t0" 0 185.478 -9773 29119 0
resist "a_n9861_28819.n3" "a_n9861_28819.n2" 0.352125
resist "a_n9861_28819.n2" "a_n9861_28819.n1" 0.405
resist "a_n9861_28819.n3" "a_n9861_28819.t1" 3.85496
resist "a_n9861_28819.t0" "a_n9861_28819.n3" 4.23296
resist "a_n9861_28819.n2" "a_n9861_28819.n0" 4.93329
resist "a_n9861_28819.n1" "a_n9861_28819.t3" 9.288
resist "a_n9861_28819.n1" "a_n9861_28819.t2" 18.7712
resist "a_n9861_28819.n0" "a_n9861_28819.t4" 19.5793
resist "a_n9861_28819.n0" "a_n9861_28819.t5" 34.1792
rnode "SARlogic_0.dffrs_13.nand3_1.C.t4" 0 161.36 -11861 12948 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.t5" 0 87.9956 -11861 11938 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.n0" 0 267.383 -11861 12484 0
rnode "SARlogic_0.dffrs_13.nand3_1.C" 0 3.24562 -12289 12484 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.n1" 0 660.096 -12261 12512 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.t1" 0 53.8177 -11717 15153 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.t0" 0 53.8177 -11821 15153 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.n2" 0 192.374 -11769 15153 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.t2" 0 237.945 -11453 15153 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.n3" 0 336.461 -11401 15003 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.t3" 0 85.9152 -11453 14143 0
rnode "SARlogic_0.dffrs_13.nand3_1.C.n4" 0 247.677 -11348 14573 0
rnode "SARlogic_0.dffrs_13.nand3_0.Z" 0 311.912 -11203 14572 0
resist "SARlogic_0.dffrs_13.nand3_1.C.n1" "SARlogic_0.dffrs_13.nand3_1.C" 0.045
resist "SARlogic_0.dffrs_13.nand3_1.C.n2" "SARlogic_0.dffrs_13.nand3_1.C.t0" 0.728
resist "SARlogic_0.dffrs_13.nand3_1.C.n2" "SARlogic_0.dffrs_13.nand3_1.C.t1" 0.728
resist "SARlogic_0.dffrs_13.nand3_1.C.n4" "SARlogic_0.dffrs_13.nand3_1.C.n3" 0.731592
resist "SARlogic_0.dffrs_13.nand3_0.Z" "SARlogic_0.dffrs_13.nand3_1.C.n4" 4.72875
resist "SARlogic_0.dffrs_13.nand3_1.C.n1" "SARlogic_0.dffrs_13.nand3_1.C.n0" 5.13857
resist "SARlogic_0.dffrs_13.nand3_1.C.n3" "SARlogic_0.dffrs_13.nand3_1.C.n2" 6.04902
resist "SARlogic_0.dffrs_13.nand3_1.C.n3" "SARlogic_0.dffrs_13.nand3_1.C.t2" 6.50992
resist "SARlogic_0.dffrs_13.nand3_1.C.n4" "SARlogic_0.dffrs_13.nand3_1.C.t3" 10.0468
resist "SARlogic_0.dffrs_13.nand3_0.Z" "SARlogic_0.dffrs_13.nand3_1.C.n1" 14.2849
resist "SARlogic_0.dffrs_13.nand3_1.C.n0" "SARlogic_0.dffrs_13.nand3_1.C.t5" 27.3161
resist "SARlogic_0.dffrs_13.nand3_1.C.n0" "SARlogic_0.dffrs_13.nand3_1.C.t4" 40.6308
rnode "SARlogic_0.dffrs_13.nand3_6.C.t5" 0 84.6796 -10191 12948 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t8" 0 45.5657 -10191 11938 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n0" 0 143.908 -10191 12368 0
rnode "SARlogic_0.dffrs_13.nand3_2.B" 0 78.6228 -10803 12368 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t7" 0 85.0385 -11493 15153 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t4" 0 45.2057 -11493 14143 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n1" 0 147.477 -11493 14457 0
rnode "SARlogic_0.dffrs_13.nand3_0.A" 0 1.69727 -12289 14454 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n2" 0 324.402 -12261 14429 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t6" 0 84.3819 -11861 10743 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t9" 0 46.0167 -11861 9733 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n3" 0 139.826 -11861 10279 0
rnode "SARlogic_0.dffrs_13.nand3_6.C" 0 1.69727 -12289 10279 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n4" 0 302.117 -12261 10307 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n5" 0 370.401 -10915 12368 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n6" 0 27.7804 -10915 12368 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t0" 0 28.1436 -11717 12948 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t3" 0 28.1436 -11821 12948 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n7" 0 100.601 -11769 12948 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t1" 0 124.432 -11453 12948 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n8" 0 175.95 -11401 12798 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.t2" 0 44.9288 -11453 11938 0
rnode "SARlogic_0.dffrs_13.nand3_6.C.n9" 0 129.521 -11348 12368 0
rnode "SARlogic_0.dffrs_13.nand3_1.Z" 0 39.4635 -11203 12367 0
resist "SARlogic_0.dffrs_13.nand3_6.C.n4" "SARlogic_0.dffrs_13.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_13.nand3_6.C.n2" "SARlogic_0.dffrs_13.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_13.nand3_6.C.n6" "SARlogic_0.dffrs_13.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_13.nand3_1.Z" "SARlogic_0.dffrs_13.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_13.nand3_6.C.n7" "SARlogic_0.dffrs_13.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_13.nand3_6.C.n7" "SARlogic_0.dffrs_13.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_13.nand3_6.C.n9" "SARlogic_0.dffrs_13.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_13.nand3_6.C.n6" "SARlogic_0.dffrs_13.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_13.nand3_1.Z" "SARlogic_0.dffrs_13.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_13.nand3_6.C.n4" "SARlogic_0.dffrs_13.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_13.nand3_2.B" "SARlogic_0.dffrs_13.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_13.nand3_6.C.n2" "SARlogic_0.dffrs_13.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_13.nand3_6.C.n8" "SARlogic_0.dffrs_13.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_13.nand3_6.C.n8" "SARlogic_0.dffrs_13.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_13.nand3_6.C.n5" "SARlogic_0.dffrs_13.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_13.nand3_6.C.n5" "SARlogic_0.dffrs_13.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_13.nand3_6.C.n9" "SARlogic_0.dffrs_13.nand3_6.C.t2" 10.0468
resist "SARlogic_0.dffrs_13.nand3_6.C.n1" "SARlogic_0.dffrs_13.nand3_6.C.t4" 26.9433
resist "SARlogic_0.dffrs_13.nand3_6.C.n0" "SARlogic_0.dffrs_13.nand3_6.C.t8" 27.1297
resist "SARlogic_0.dffrs_13.nand3_6.C.n3" "SARlogic_0.dffrs_13.nand3_6.C.t9" 27.3161
resist "SARlogic_0.dffrs_13.nand3_6.C.n3" "SARlogic_0.dffrs_13.nand3_6.C.t6" 40.6308
resist "SARlogic_0.dffrs_13.nand3_6.C.n0" "SARlogic_0.dffrs_13.nand3_6.C.t5" 40.8172
resist "SARlogic_0.dffrs_13.nand3_6.C.n1" "SARlogic_0.dffrs_13.nand3_6.C.t7" 41.0036
killnode "a_18555_31160"
rnode "a_18555_31160.t5" 0 165.97 20061 31460 0
rnode "a_18555_31160.t4" 0 74.1802 20061 30540 0
rnode "a_18555_31160.n0" 0 219.88 20013 30900 0
rnode "a_18555_31160.t1" 0 88.9606 19327 30540 0
rnode "a_18555_31160.t2" 0 47.4995 19631 30540 0
rnode "a_18555_31160.n1" 0 157.08 19683 30540 0
rnode "a_18555_31160.n2" 0 133.519 19723 30900 0
rnode "a_18555_31160.t3" 0 194.311 18643 31460 0
rnode "a_18555_31160.n3" 0 967.746 19683 31343 0
rnode "a_18555_31160.t0" 0 150.854 19631 31460 0
resist "a_18555_31160.n3" "a_18555_31160.n2" 0.352125
resist "a_18555_31160.n2" "a_18555_31160.n1" 0.405
resist "a_18555_31160.t0" "a_18555_31160.n3" 3.85496
resist "a_18555_31160.n3" "a_18555_31160.t3" 4.23296
resist "a_18555_31160.n2" "a_18555_31160.n0" 4.93329
resist "a_18555_31160.n1" "a_18555_31160.t2" 9.288
resist "a_18555_31160.n1" "a_18555_31160.t1" 18.7712
resist "a_18555_31160.n0" "a_18555_31160.t4" 19.5793
resist "a_18555_31160.n0" "a_18555_31160.t5" 34.1792
killnode "a_42729_29218"
rnode "a_42729_29218.t2" 0 62.9331 42913 32625 0
rnode "a_42729_29218.t3" 0 62.9331 42809 32625 0
rnode "a_42729_29218.n0" 0 224.958 42861 32625 0
rnode "a_42729_29218.t1" 0 278.248 43177 32625 0
rnode "a_42729_29218.n1" 0 393.449 43229 32475 0
rnode "a_42729_29218.t5" 0 189.356 44439 32626 0
rnode "a_42729_29218.t7" 0 101.891 44439 31616 0
rnode "a_42729_29218.n2" 0 336.581 44439 32046 0
rnode "a_42729_29218.t6" 0 188.69 42769 30420 0
rnode "a_42729_29218.t4" 0 102.9 42769 29410 0
rnode "a_42729_29218.n3" 0 878.788 42769 29956 0
rnode "a_42729_29218.n4" 0 786.977 43539 32045 0
rnode "a_42729_29218.n5" 0 291.828 43282 32045 0
rnode "a_42729_29218.t0" 0 100.467 43177 31615 0
resist "a_42729_29218.n0" "a_42729_29218.t3" 0.728
resist "a_42729_29218.n0" "a_42729_29218.t2" 0.728
resist "a_42729_29218.n5" "a_42729_29218.n1" 0.731592
resist "a_42729_29218.n5" "a_42729_29218.n4" 4.89515
resist "a_42729_29218.n4" "a_42729_29218.n2" 5.91702
resist "a_42729_29218.n1" "a_42729_29218.n0" 6.04902
resist "a_42729_29218.n1" "a_42729_29218.t1" 6.50992
resist "a_42729_29218.t0" "a_42729_29218.n5" 10.0468
resist "a_42729_29218.n4" "a_42729_29218.n3" 19.2571
resist "a_42729_29218.n2" "a_42729_29218.t7" 27.1297
resist "a_42729_29218.n3" "a_42729_29218.t4" 27.3161
resist "a_42729_29218.n3" "a_42729_29218.t6" 40.6308
resist "a_42729_29218.n2" "a_42729_29218.t5" 40.8172
rnode "Load.t1" 0 0 -12330 28109 0
rnode "Load.t0" 0 0 -12330 27189 0
rnode "Load.n0" 0 0 -12378 27549 0
rnode "Load" 0 0 -13170 27549 0
rnode "inv2_0.in" 0 0 -12630 27550 0
resist "inv2_0.in" "Load" 0.867857
resist "inv2_0.in" "Load.n0" 4.87221
resist "Load.n0" "Load.t0" 19.5793
resist "Load.n0" "Load.t1" 34.1792
rnode "adc_PISO_0.2inmux_1.OUT.t2" 0 274.676 43137 30420 0
rnode "adc_PISO_0.2inmux_1.OUT.t3" 0 146.015 43137 29410 0
rnode "adc_PISO_0.2inmux_1.OUT.n0" 0 524.832 43137 29724 0
rnode "adc_PISO_0.dffrs_5.d" 0 513.157 41853 29723 0
rnode "adc_PISO_0.2inmux_1.OUT.t1" 0 377.501 41283 30284 0
rnode "adc_PISO_0.2inmux_1.OUT.t0" 0 115.495 41283 29364 0
rnode "adc_PISO_0.2inmux_1.OUT.n1" 0 626.442 41375 29724 0
rnode "adc_PISO_0.2inmux_1.OUT" 0 121.881 41593 29724 0
resist "adc_PISO_0.2inmux_1.OUT" "adc_PISO_0.2inmux_1.OUT.n1" 0.350357
resist "adc_PISO_0.2inmux_1.OUT.n1" "adc_PISO_0.2inmux_1.OUT.t1" 4.35333
resist "adc_PISO_0.2inmux_1.OUT" "adc_PISO_0.dffrs_5.d" 4.8825
resist "adc_PISO_0.dffrs_5.d" "adc_PISO_0.2inmux_1.OUT.n0" 6.55929
resist "adc_PISO_0.2inmux_1.OUT.n1" "adc_PISO_0.2inmux_1.OUT.t0" 9.693
resist "adc_PISO_0.2inmux_1.OUT.n0" "adc_PISO_0.2inmux_1.OUT.t3" 26.9433
resist "adc_PISO_0.2inmux_1.OUT.n0" "adc_PISO_0.2inmux_1.OUT.t2" 41.0036
rnode "SARlogic_0.dffrs_4.nand3_6.C.t6" 0 117.249 9989 12948 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t8" 0 63.0909 9989 11938 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n0" 0 199.257 9989 12368 0
rnode "SARlogic_0.dffrs_4.nand3_2.B" 0 108.862 9377 12368 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t5" 0 117.746 8687 15153 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t9" 0 62.5924 8687 14143 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n1" 0 204.199 8687 14457 0
rnode "SARlogic_0.dffrs_4.nand3_0.A" 0 2.35007 7891 14454 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n2" 0 449.172 7919 14429 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t4" 0 116.836 8319 10743 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t7" 0 63.7154 8319 9733 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n3" 0 193.606 8319 10279 0
rnode "SARlogic_0.dffrs_4.nand3_6.C" 0 2.35007 7891 10279 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n4" 0 418.316 7919 10307 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n5" 0 512.863 9265 12368 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n6" 0 38.4651 9265 12368 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t1" 0 38.968 8463 12948 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t0" 0 38.968 8359 12948 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n7" 0 139.293 8411 12948 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t2" 0 172.29 8727 12948 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n8" 0 243.623 8779 12798 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.t3" 0 62.209 8727 11938 0
rnode "SARlogic_0.dffrs_4.nand3_6.C.n9" 0 179.336 8832 12368 0
rnode "SARlogic_0.dffrs_4.nand3_1.Z" 0 54.6418 8977 12367 0
resist "SARlogic_0.dffrs_4.nand3_6.C.n4" "SARlogic_0.dffrs_4.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_4.nand3_6.C.n2" "SARlogic_0.dffrs_4.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_4.nand3_6.C.n6" "SARlogic_0.dffrs_4.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_4.nand3_1.Z" "SARlogic_0.dffrs_4.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_4.nand3_6.C.n7" "SARlogic_0.dffrs_4.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_4.nand3_6.C.n7" "SARlogic_0.dffrs_4.nand3_6.C.t1" 0.728
resist "SARlogic_0.dffrs_4.nand3_6.C.n9" "SARlogic_0.dffrs_4.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_4.nand3_6.C.n6" "SARlogic_0.dffrs_4.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_4.nand3_1.Z" "SARlogic_0.dffrs_4.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_4.nand3_6.C.n4" "SARlogic_0.dffrs_4.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_4.nand3_2.B" "SARlogic_0.dffrs_4.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_4.nand3_6.C.n2" "SARlogic_0.dffrs_4.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_4.nand3_6.C.n8" "SARlogic_0.dffrs_4.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_4.nand3_6.C.n8" "SARlogic_0.dffrs_4.nand3_6.C.t2" 6.50992
resist "SARlogic_0.dffrs_4.nand3_6.C.n5" "SARlogic_0.dffrs_4.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_4.nand3_6.C.n5" "SARlogic_0.dffrs_4.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_4.nand3_6.C.n9" "SARlogic_0.dffrs_4.nand3_6.C.t3" 10.0468
resist "SARlogic_0.dffrs_4.nand3_6.C.n1" "SARlogic_0.dffrs_4.nand3_6.C.t9" 26.9433
resist "SARlogic_0.dffrs_4.nand3_6.C.n0" "SARlogic_0.dffrs_4.nand3_6.C.t8" 27.1297
resist "SARlogic_0.dffrs_4.nand3_6.C.n3" "SARlogic_0.dffrs_4.nand3_6.C.t7" 27.3161
resist "SARlogic_0.dffrs_4.nand3_6.C.n3" "SARlogic_0.dffrs_4.nand3_6.C.t4" 40.6308
resist "SARlogic_0.dffrs_4.nand3_6.C.n0" "SARlogic_0.dffrs_4.nand3_6.C.t6" 40.8172
resist "SARlogic_0.dffrs_4.nand3_6.C.n1" "SARlogic_0.dffrs_4.nand3_6.C.t5" 41.0036
killnode "SARlogic_0.dffrs_5.Q"
rnode "SARlogic_0.dffrs_5.Q.t5" 0 121.995 13847 10744 0
rnode "SARlogic_0.dffrs_5.Q.t4" 0 66.5286 13847 9734 0
rnode "SARlogic_0.dffrs_5.Q.n0" 0 202.154 13847 10280 0
rnode "SARlogic_0.dffrs_5.nand3_7.C" 0 2.45383 13419 10280 0
rnode "SARlogic_0.dffrs_5.Q.n1" 0 485.733 13447 10308 0
rnode "SARlogic_0.dffrs_5.Q.t1" 0 40.6886 13991 12948 0
rnode "SARlogic_0.dffrs_5.Q.t0" 0 40.6886 13887 12948 0
rnode "SARlogic_0.dffrs_5.Q.n2" 0 145.444 13939 12948 0
rnode "SARlogic_0.dffrs_5.Q.t2" 0 179.897 14255 12948 0
rnode "SARlogic_0.dffrs_5.Q.n3" 0 254.38 14307 12798 0
rnode "SARlogic_0.dffrs_5.Q.t3" 0 64.9557 14255 11938 0
rnode "SARlogic_0.dffrs_5.Q.n4" 0 187.255 14360 12368 0
rnode "SARlogic_0.dffrs_5.nand3_2.Z" 0 207.828 14505 12367 0
resist "SARlogic_0.dffrs_5.Q.n1" "SARlogic_0.dffrs_5.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_5.Q.n2" "SARlogic_0.dffrs_5.Q.t0" 0.728
resist "SARlogic_0.dffrs_5.Q.n2" "SARlogic_0.dffrs_5.Q.t1" 0.728
resist "SARlogic_0.dffrs_5.Q.n4" "SARlogic_0.dffrs_5.Q.n3" 0.731592
resist "SARlogic_0.dffrs_5.nand3_2.Z" "SARlogic_0.dffrs_5.Q.n4" 4.72875
resist "SARlogic_0.dffrs_5.Q.n1" "SARlogic_0.dffrs_5.Q.n0" 5.13857
resist "SARlogic_0.dffrs_5.Q.n3" "SARlogic_0.dffrs_5.Q.n2" 6.04902
resist "SARlogic_0.dffrs_5.Q.n3" "SARlogic_0.dffrs_5.Q.t2" 6.50992
resist "SARlogic_0.dffrs_5.Q.n4" "SARlogic_0.dffrs_5.Q.t3" 10.0468
resist "SARlogic_0.dffrs_5.nand3_2.Z" "SARlogic_0.dffrs_5.Q.n1" 14.2241
resist "SARlogic_0.dffrs_5.Q.n0" "SARlogic_0.dffrs_5.Q.t4" 27.3161
resist "SARlogic_0.dffrs_5.Q.n0" "SARlogic_0.dffrs_5.Q.t5" 40.6308
rnode "SARlogic_0.dffrs_2.d.t4" 0 228.476 603 8538 0
rnode "SARlogic_0.dffrs_2.d.t5" 0 121.456 603 7528 0
rnode "SARlogic_0.dffrs_2.d.n0" 0 398.098 603 7842 0
rnode "SARlogic_0.dffrs_2.nand3_8.A" 0 321.648 -193 7839 0
rnode "SARlogic_0.dffrs_2.d" 0 929.113 -681 7841 0
rnode "SARlogic_0.dffrs_2.d.t7" 0 226.712 -2321 10744 0
rnode "SARlogic_0.dffrs_2.d.t6" 0 123.635 -2321 9734 0
rnode "SARlogic_0.dffrs_2.d.n1" 0 375.676 -2321 10280 0
rnode "SARlogic_0.dffrs_1.nand3_7.C" 0 4.56013 -2749 10280 0
rnode "SARlogic_0.dffrs_2.d.n2" 0 899.021 -2721 10308 0
rnode "SARlogic_0.dffrs_2.d.n3" 0 1296.54 -1551 12368 0
rnode "SARlogic_0.dffrs_2.d.t3" 0 75.6145 -2177 12948 0
rnode "SARlogic_0.dffrs_2.d.t0" 0 75.6145 -2281 12948 0
rnode "SARlogic_0.dffrs_2.d.n4" 0 270.288 -2229 12948 0
rnode "SARlogic_0.dffrs_2.d.t2" 0 334.316 -1913 12948 0
rnode "SARlogic_0.dffrs_2.d.n5" 0 472.732 -1861 12798 0
rnode "SARlogic_0.dffrs_2.d.t1" 0 120.712 -1913 11938 0
rnode "SARlogic_0.dffrs_2.d.n6" 0 347.988 -1808 12368 0
rnode "SARlogic_0.dffrs_1.nand3_2.Z" 0 77.7964 -1663 12367 0
resist "SARlogic_0.dffrs_2.d.n2" "SARlogic_0.dffrs_1.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_1.nand3_2.Z" "SARlogic_0.dffrs_2.d.n3" 0.166401
resist "SARlogic_0.dffrs_2.d.n4" "SARlogic_0.dffrs_2.d.t0" 0.728
resist "SARlogic_0.dffrs_2.d.n4" "SARlogic_0.dffrs_2.d.t3" 0.728
resist "SARlogic_0.dffrs_2.d.n6" "SARlogic_0.dffrs_2.d.n5" 0.731592
resist "SARlogic_0.dffrs_2.d" "SARlogic_0.dffrs_2.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_1.nand3_2.Z" "SARlogic_0.dffrs_2.d.n6" 4.72875
resist "SARlogic_0.dffrs_2.d.n2" "SARlogic_0.dffrs_2.d.n1" 5.13857
resist "SARlogic_0.dffrs_2.nand3_8.A" "SARlogic_0.dffrs_2.d.n0" 5.775
resist "SARlogic_0.dffrs_2.d.n5" "SARlogic_0.dffrs_2.d.n4" 6.04902
resist "SARlogic_0.dffrs_2.d.n5" "SARlogic_0.dffrs_2.d.t2" 6.50992
resist "SARlogic_0.dffrs_2.d.n6" "SARlogic_0.dffrs_2.d.t1" 10.0468
resist "SARlogic_0.dffrs_2.d.n3" "SARlogic_0.dffrs_2.d.n2" 14.0577
resist "SARlogic_0.dffrs_2.d.n3" "SARlogic_0.dffrs_2.d" 17.5377
resist "SARlogic_0.dffrs_2.d.n0" "SARlogic_0.dffrs_2.d.t5" 26.9433
resist "SARlogic_0.dffrs_2.d.n1" "SARlogic_0.dffrs_2.d.t6" 27.3161
resist "SARlogic_0.dffrs_2.d.n1" "SARlogic_0.dffrs_2.d.t7" 40.6308
resist "SARlogic_0.dffrs_2.d.n0" "SARlogic_0.dffrs_2.d.t4" 41.0036
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t6" 0 92.4461 -3439 10743 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t7" 0 49.1435 -3439 9733 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.n0" 0 160.323 -3439 10047 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t5" 0 92.056 -3623 15153 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t4" 0 49.5349 -3623 14143 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.n1" 0 156.443 -3623 14573 0
rnode "SARlogic_0.dffrs_1.nand3_0.B" 0 425.913 -4235 14573 0
rnode "SARlogic_0.dffrs_1.nand3_6.A" 0 349.387 -4235 10044 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.n2" 0 425.338 -4207 10019 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t1" 0 30.5952 -3663 8538 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t0" 0 30.5952 -3767 8538 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.n3" 0 109.364 -3715 8538 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t3" 0 135.271 -3399 8538 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.n4" 0 191.277 -3347 8388 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.t2" 0 48.8425 -3399 7528 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z.n5" 0 140.803 -3294 7958 0
rnode "SARlogic_0.dffrs_1.nand3_8.Z" 0 212.665 -3149 7957 0
resist "SARlogic_0.dffrs_1.nand3_8.Z.n2" "SARlogic_0.dffrs_1.nand3_6.A" 0.045
resist "SARlogic_0.dffrs_1.nand3_8.Z.n3" "SARlogic_0.dffrs_1.nand3_8.Z.t0" 0.728
resist "SARlogic_0.dffrs_1.nand3_8.Z.n3" "SARlogic_0.dffrs_1.nand3_8.Z.t1" 0.728
resist "SARlogic_0.dffrs_1.nand3_8.Z.n5" "SARlogic_0.dffrs_1.nand3_8.Z.n4" 0.731592
resist "SARlogic_0.dffrs_1.nand3_8.Z" "SARlogic_0.dffrs_1.nand3_8.Z.n5" 4.72875
resist "SARlogic_0.dffrs_1.nand3_0.B" "SARlogic_0.dffrs_1.nand3_8.Z.n1" 5.47929
resist "SARlogic_0.dffrs_1.nand3_8.Z.n2" "SARlogic_0.dffrs_1.nand3_8.Z.n0" 5.73
resist "SARlogic_0.dffrs_1.nand3_8.Z.n4" "SARlogic_0.dffrs_1.nand3_8.Z.n3" 6.04902
resist "SARlogic_0.dffrs_1.nand3_8.Z.n4" "SARlogic_0.dffrs_1.nand3_8.Z.t3" 6.50992
resist "SARlogic_0.dffrs_1.nand3_8.Z.n5" "SARlogic_0.dffrs_1.nand3_8.Z.t2" 10.0468
resist "SARlogic_0.dffrs_1.nand3_8.Z" "SARlogic_0.dffrs_1.nand3_8.Z.n2" 14.8488
resist "SARlogic_0.dffrs_1.nand3_6.A" "SARlogic_0.dffrs_1.nand3_0.B" 17.0036
resist "SARlogic_0.dffrs_1.nand3_8.Z.n0" "SARlogic_0.dffrs_1.nand3_8.Z.t7" 26.9433
resist "SARlogic_0.dffrs_1.nand3_8.Z.n1" "SARlogic_0.dffrs_1.nand3_8.Z.t4" 27.1297
resist "SARlogic_0.dffrs_1.nand3_8.Z.n1" "SARlogic_0.dffrs_1.nand3_8.Z.t5" 40.8172
resist "SARlogic_0.dffrs_1.nand3_8.Z.n0" "SARlogic_0.dffrs_1.nand3_8.Z.t6" 41.0036
killnode "a_23785_33628"
rnode "a_23785_33628.t1" 0 55.8109 23865 37035 0
rnode "a_23785_33628.t3" 0 89.0972 24233 36025 0
rnode "a_23785_33628.t4" 0 167.336 23825 34830 0
rnode "a_23785_33628.t5" 0 91.2547 23825 33820 0
rnode "a_23785_33628.n0" 0 882.169 23825 34366 0
rnode "a_23785_33628.n1" 0 663.341 24338 36455 0
rnode "a_23785_33628.t2" 0 246.758 24233 37035 0
rnode "a_23785_33628.n2" 0 348.922 24285 36885 0
rnode "a_23785_33628.n3" 0 199.499 23917 37035 0
rnode "a_23785_33628.t0" 0 55.8109 23969 37035 0
resist "a_23785_33628.n3" "a_23785_33628.t1" 0.728
resist "a_23785_33628.t0" "a_23785_33628.n3" 0.728
resist "a_23785_33628.n2" "a_23785_33628.n1" 0.731592
resist "a_23785_33628.n3" "a_23785_33628.n2" 6.04902
resist "a_23785_33628.n2" "a_23785_33628.t2" 6.50992
resist "a_23785_33628.n1" "a_23785_33628.t3" 10.0468
resist "a_23785_33628.n1" "a_23785_33628.n0" 24.1522
resist "a_23785_33628.n0" "a_23785_33628.t5" 27.3161
resist "a_23785_33628.n0" "a_23785_33628.t4" 40.6308
killnode "a_18555_28820"
rnode "a_18555_28820.t5" 0 158.426 20061 29120 0
rnode "a_18555_28820.t4" 0 70.8083 20061 28200 0
rnode "a_18555_28820.n0" 0 209.885 20013 28560 0
rnode "a_18555_28820.t2" 0 84.917 19327 28200 0
rnode "a_18555_28820.t1" 0 45.3404 19631 28200 0
rnode "a_18555_28820.n1" 0 149.94 19683 28200 0
rnode "a_18555_28820.n2" 0 127.45 19723 28560 0
rnode "a_18555_28820.t3" 0 143.997 19631 29120 0
rnode "a_18555_28820.n3" 0 923.758 19683 29003 0
rnode "a_18555_28820.t0" 0 185.478 18643 29120 0
resist "a_18555_28820.n3" "a_18555_28820.n2" 0.352125
resist "a_18555_28820.n2" "a_18555_28820.n1" 0.405
resist "a_18555_28820.n3" "a_18555_28820.t3" 3.85496
resist "a_18555_28820.t0" "a_18555_28820.n3" 4.23296
resist "a_18555_28820.n2" "a_18555_28820.n0" 4.93329
resist "a_18555_28820.n1" "a_18555_28820.t1" 9.288
resist "a_18555_28820.n1" "a_18555_28820.t2" 18.7712
resist "a_18555_28820.n0" "a_18555_28820.t4" 19.5793
resist "a_18555_28820.n0" "a_18555_28820.t5" 34.1792
killnode "SARlogic_0.dffrs_0.Q"
rnode "SARlogic_0.dffrs_0.Q.t4" 0 228.476 -3439 8538 0
rnode "SARlogic_0.dffrs_0.Q.t5" 0 121.456 -3439 7528 0
rnode "SARlogic_0.dffrs_0.Q.n0" 0 398.098 -3439 7842 0
rnode "SARlogic_0.dffrs_1.nand3_8.A" 0 321.648 -4235 7839 0
rnode "SARlogic_0.dffrs_1.d" 0 929.113 -4723 7841 0
rnode "SARlogic_0.dffrs_0.Q.t7" 0 226.712 -6363 10744 0
rnode "SARlogic_0.dffrs_0.Q.t6" 0 123.635 -6363 9734 0
rnode "SARlogic_0.dffrs_0.Q.n1" 0 375.676 -6363 10280 0
rnode "SARlogic_0.dffrs_0.nand3_7.C" 0 4.56013 -6791 10280 0
rnode "SARlogic_0.dffrs_0.Q.n2" 0 899.021 -6763 10308 0
rnode "SARlogic_0.dffrs_0.Q.n3" 0 1296.54 -5593 12368 0
rnode "SARlogic_0.dffrs_0.Q.t3" 0 75.6145 -6219 12948 0
rnode "SARlogic_0.dffrs_0.Q.t2" 0 75.6145 -6323 12948 0
rnode "SARlogic_0.dffrs_0.Q.n4" 0 270.288 -6271 12948 0
rnode "SARlogic_0.dffrs_0.Q.t1" 0 334.316 -5955 12948 0
rnode "SARlogic_0.dffrs_0.Q.n5" 0 472.732 -5903 12798 0
rnode "SARlogic_0.dffrs_0.Q.t0" 0 120.712 -5955 11938 0
rnode "SARlogic_0.dffrs_0.Q.n6" 0 347.988 -5850 12368 0
rnode "SARlogic_0.dffrs_0.nand3_2.Z" 0 77.7964 -5705 12367 0
resist "SARlogic_0.dffrs_0.Q.n2" "SARlogic_0.dffrs_0.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_0.nand3_2.Z" "SARlogic_0.dffrs_0.Q.n3" 0.166401
resist "SARlogic_0.dffrs_0.Q.n4" "SARlogic_0.dffrs_0.Q.t2" 0.728
resist "SARlogic_0.dffrs_0.Q.n4" "SARlogic_0.dffrs_0.Q.t3" 0.728
resist "SARlogic_0.dffrs_0.Q.n6" "SARlogic_0.dffrs_0.Q.n5" 0.731592
resist "SARlogic_0.dffrs_1.d" "SARlogic_0.dffrs_1.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_0.nand3_2.Z" "SARlogic_0.dffrs_0.Q.n6" 4.72875
resist "SARlogic_0.dffrs_0.Q.n2" "SARlogic_0.dffrs_0.Q.n1" 5.13857
resist "SARlogic_0.dffrs_1.nand3_8.A" "SARlogic_0.dffrs_0.Q.n0" 5.775
resist "SARlogic_0.dffrs_0.Q.n5" "SARlogic_0.dffrs_0.Q.n4" 6.04902
resist "SARlogic_0.dffrs_0.Q.n5" "SARlogic_0.dffrs_0.Q.t1" 6.50992
resist "SARlogic_0.dffrs_0.Q.n6" "SARlogic_0.dffrs_0.Q.t0" 10.0468
resist "SARlogic_0.dffrs_0.Q.n3" "SARlogic_0.dffrs_0.Q.n2" 14.0577
resist "SARlogic_0.dffrs_0.Q.n3" "SARlogic_0.dffrs_1.d" 17.5377
resist "SARlogic_0.dffrs_0.Q.n0" "SARlogic_0.dffrs_0.Q.t5" 26.9433
resist "SARlogic_0.dffrs_0.Q.n1" "SARlogic_0.dffrs_0.Q.t6" 27.3161
resist "SARlogic_0.dffrs_0.Q.n1" "SARlogic_0.dffrs_0.Q.t7" 40.6308
resist "SARlogic_0.dffrs_0.Q.n0" "SARlogic_0.dffrs_0.Q.t4" 41.0036
killnode "SARlogic_0.dffrs_4.Q"
rnode "SARlogic_0.dffrs_4.Q.t4" 0 228.476 12729 8538 0
rnode "SARlogic_0.dffrs_4.Q.t5" 0 121.456 12729 7528 0
rnode "SARlogic_0.dffrs_4.Q.n0" 0 398.098 12729 7842 0
rnode "SARlogic_0.dffrs_5.nand3_8.A" 0 321.648 11933 7839 0
rnode "SARlogic_0.dffrs_5.d" 0 929.113 11445 7841 0
rnode "SARlogic_0.dffrs_4.Q.t6" 0 226.712 9805 10744 0
rnode "SARlogic_0.dffrs_4.Q.t7" 0 123.635 9805 9734 0
rnode "SARlogic_0.dffrs_4.Q.n1" 0 375.676 9805 10280 0
rnode "SARlogic_0.dffrs_4.nand3_7.C" 0 4.56013 9377 10280 0
rnode "SARlogic_0.dffrs_4.Q.n2" 0 899.021 9405 10308 0
rnode "SARlogic_0.dffrs_4.Q.n3" 0 1296.54 10575 12368 0
rnode "SARlogic_0.dffrs_4.Q.t3" 0 75.6145 9949 12948 0
rnode "SARlogic_0.dffrs_4.Q.t2" 0 75.6145 9845 12948 0
rnode "SARlogic_0.dffrs_4.Q.n4" 0 270.288 9897 12948 0
rnode "SARlogic_0.dffrs_4.Q.t1" 0 334.316 10213 12948 0
rnode "SARlogic_0.dffrs_4.Q.n5" 0 472.732 10265 12798 0
rnode "SARlogic_0.dffrs_4.Q.t0" 0 120.712 10213 11938 0
rnode "SARlogic_0.dffrs_4.Q.n6" 0 347.988 10318 12368 0
rnode "SARlogic_0.dffrs_4.nand3_2.Z" 0 77.7964 10463 12367 0
resist "SARlogic_0.dffrs_4.Q.n2" "SARlogic_0.dffrs_4.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_4.nand3_2.Z" "SARlogic_0.dffrs_4.Q.n3" 0.166401
resist "SARlogic_0.dffrs_4.Q.n4" "SARlogic_0.dffrs_4.Q.t2" 0.728
resist "SARlogic_0.dffrs_4.Q.n4" "SARlogic_0.dffrs_4.Q.t3" 0.728
resist "SARlogic_0.dffrs_4.Q.n6" "SARlogic_0.dffrs_4.Q.n5" 0.731592
resist "SARlogic_0.dffrs_5.d" "SARlogic_0.dffrs_5.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_4.nand3_2.Z" "SARlogic_0.dffrs_4.Q.n6" 4.72875
resist "SARlogic_0.dffrs_4.Q.n2" "SARlogic_0.dffrs_4.Q.n1" 5.13857
resist "SARlogic_0.dffrs_5.nand3_8.A" "SARlogic_0.dffrs_4.Q.n0" 5.775
resist "SARlogic_0.dffrs_4.Q.n5" "SARlogic_0.dffrs_4.Q.n4" 6.04902
resist "SARlogic_0.dffrs_4.Q.n5" "SARlogic_0.dffrs_4.Q.t1" 6.50992
resist "SARlogic_0.dffrs_4.Q.n6" "SARlogic_0.dffrs_4.Q.t0" 10.0468
resist "SARlogic_0.dffrs_4.Q.n3" "SARlogic_0.dffrs_4.Q.n2" 14.0577
resist "SARlogic_0.dffrs_4.Q.n3" "SARlogic_0.dffrs_5.d" 17.5377
resist "SARlogic_0.dffrs_4.Q.n0" "SARlogic_0.dffrs_4.Q.t5" 26.9433
resist "SARlogic_0.dffrs_4.Q.n1" "SARlogic_0.dffrs_4.Q.t7" 27.3161
resist "SARlogic_0.dffrs_4.Q.n1" "SARlogic_0.dffrs_4.Q.t6" 40.6308
resist "SARlogic_0.dffrs_4.Q.n0" "SARlogic_0.dffrs_4.Q.t4" 41.0036
rnode "adc_PISO_0.2inmux_0.OUT.t2" 0 274.676 -4223 30419 0
rnode "adc_PISO_0.2inmux_0.OUT.t3" 0 146.015 -4223 29409 0
rnode "adc_PISO_0.2inmux_0.OUT.n0" 0 524.832 -4223 29723 0
rnode "adc_PISO_0.dffrs_0.d" 0 513.157 -5507 29722 0
rnode "adc_PISO_0.2inmux_0.OUT.t1" 0 377.501 -6077 30283 0
rnode "adc_PISO_0.2inmux_0.OUT.t0" 0 115.495 -6077 29363 0
rnode "adc_PISO_0.2inmux_0.OUT.n1" 0 626.442 -5985 29723 0
rnode "adc_PISO_0.2inmux_0.OUT" 0 121.881 -5767 29723 0
resist "adc_PISO_0.2inmux_0.OUT" "adc_PISO_0.2inmux_0.OUT.n1" 0.350357
resist "adc_PISO_0.2inmux_0.OUT.n1" "adc_PISO_0.2inmux_0.OUT.t1" 4.35333
resist "adc_PISO_0.2inmux_0.OUT" "adc_PISO_0.dffrs_0.d" 4.8825
resist "adc_PISO_0.dffrs_0.d" "adc_PISO_0.2inmux_0.OUT.n0" 6.55929
resist "adc_PISO_0.2inmux_0.OUT.n1" "adc_PISO_0.2inmux_0.OUT.t0" 9.693
resist "adc_PISO_0.2inmux_0.OUT.n0" "adc_PISO_0.2inmux_0.OUT.t3" 26.9433
resist "adc_PISO_0.2inmux_0.OUT.n0" "adc_PISO_0.2inmux_0.OUT.t2" 41.0036
killnode "a_n7633_29263"
rnode "a_n7633_29263.t4" 0 170.497 -6127 30283 0
rnode "a_n7633_29263.t5" 0 76.2036 -6127 29363 0
rnode "a_n7633_29263.n0" 0 225.877 -6175 29723 0
rnode "a_n7633_29263.t3" 0 211.005 -6557 30283 0
rnode "a_n7633_29263.t2" 0 219.916 -6861 30283 0
rnode "a_n7633_29263.n1" 0 540.122 -6505 29986 0
rnode "a_n7633_29263.n2" 0 154.808 -6465 29723 0
rnode "a_n7633_29263.t1" 0 48.7951 -6761 29363 0
rnode "a_n7633_29263.n3" 0 291.56 -6709 29363 0
rnode "a_n7633_29263.t0" 0 61.217 -7545 29363 0
resist "a_n7633_29263.n2" "a_n7633_29263.n1" 0.295875
resist "a_n7633_29263.n3" "a_n7633_29263.n2" 0.599211
resist "a_n7633_29263.n1" "a_n7633_29263.t3" 3.95029
resist "a_n7633_29263.n1" "a_n7633_29263.t2" 4.09152
resist "a_n7633_29263.n2" "a_n7633_29263.n0" 4.93329
resist "a_n7633_29263.n3" "a_n7633_29263.t1" 9.288
resist "a_n7633_29263.t0" "a_n7633_29263.n3" 10.3396
resist "a_n7633_29263.n0" "a_n7633_29263.t5" 19.5793
resist "a_n7633_29263.n0" "a_n7633_29263.t4" 34.1792
rnode "SARlogic_0.dffrs_13.nand3_8.C.t7" 0 184.622 -10191 10744 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.t4" 0 99.3441 -10191 9734 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.n0" 0 313.753 -10191 10164 0
rnode "SARlogic_0.dffrs_13.nand3_7.B" 0 194.831 -10803 10164 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.t5" 0 183.973 -11861 8538 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.t6" 0 100.327 -11861 7528 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.n1" 0 304.855 -11861 8074 0
rnode "SARlogic_0.dffrs_13.nand3_8.C" 0 3.70047 -12289 8074 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.n2" 0 749.155 -12261 8102 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.n3" 0 325.008 -11091 10163 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.t1" 0 61.3598 -11717 10743 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.t0" 0 61.3598 -11821 10743 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.n4" 0 219.334 -11769 10743 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.t3" 0 271.292 -11453 10743 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.n5" 0 383.613 -11401 10593 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.t2" 0 97.9555 -11453 9733 0
rnode "SARlogic_0.dffrs_13.nand3_8.C.n6" 0 282.386 -11348 10163 0
rnode "SARlogic_0.dffrs_13.nand3_6.Z" 0 63.1304 -11203 10162 0
resist "SARlogic_0.dffrs_13.nand3_8.C.n2" "SARlogic_0.dffrs_13.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_13.nand3_6.Z" "SARlogic_0.dffrs_13.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_13.nand3_8.C.n3" "SARlogic_0.dffrs_13.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_13.nand3_8.C.n4" "SARlogic_0.dffrs_13.nand3_8.C.t0" 0.728
resist "SARlogic_0.dffrs_13.nand3_8.C.n4" "SARlogic_0.dffrs_13.nand3_8.C.t1" 0.728
resist "SARlogic_0.dffrs_13.nand3_8.C.n6" "SARlogic_0.dffrs_13.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_13.nand3_6.Z" "SARlogic_0.dffrs_13.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_13.nand3_8.C.n2" "SARlogic_0.dffrs_13.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_13.nand3_7.B" "SARlogic_0.dffrs_13.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_13.nand3_8.C.n5" "SARlogic_0.dffrs_13.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_13.nand3_8.C.n5" "SARlogic_0.dffrs_13.nand3_8.C.t3" 6.50992
resist "SARlogic_0.dffrs_13.nand3_8.C.n6" "SARlogic_0.dffrs_13.nand3_8.C.t2" 10.0468
resist "SARlogic_0.dffrs_13.nand3_8.C.n3" "SARlogic_0.dffrs_13.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_13.nand3_8.C.n0" "SARlogic_0.dffrs_13.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_13.nand3_8.C.n1" "SARlogic_0.dffrs_13.nand3_8.C.t6" 27.3161
resist "SARlogic_0.dffrs_13.nand3_8.C.n1" "SARlogic_0.dffrs_13.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_13.nand3_8.C.n0" "SARlogic_0.dffrs_13.nand3_8.C.t7" 40.8172
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t7" 0 92.4461 12729 10743 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t6" 0 49.1435 12729 9733 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.n0" 0 160.323 12729 10047 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t4" 0 92.056 12545 15153 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t5" 0 49.5349 12545 14143 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.n1" 0 156.443 12545 14573 0
rnode "SARlogic_0.dffrs_5.nand3_0.B" 0 425.913 11933 14573 0
rnode "SARlogic_0.dffrs_5.nand3_6.A" 0 349.387 11933 10044 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.n2" 0 425.338 11961 10019 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t0" 0 30.5952 12505 8538 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t1" 0 30.5952 12401 8538 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.n3" 0 109.364 12453 8538 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t2" 0 135.271 12769 8538 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.n4" 0 191.277 12821 8388 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.t3" 0 48.8425 12769 7528 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z.n5" 0 140.803 12874 7958 0
rnode "SARlogic_0.dffrs_5.nand3_8.Z" 0 212.665 13019 7957 0
resist "SARlogic_0.dffrs_5.nand3_8.Z.n2" "SARlogic_0.dffrs_5.nand3_6.A" 0.045
resist "SARlogic_0.dffrs_5.nand3_8.Z.n3" "SARlogic_0.dffrs_5.nand3_8.Z.t1" 0.728
resist "SARlogic_0.dffrs_5.nand3_8.Z.n3" "SARlogic_0.dffrs_5.nand3_8.Z.t0" 0.728
resist "SARlogic_0.dffrs_5.nand3_8.Z.n5" "SARlogic_0.dffrs_5.nand3_8.Z.n4" 0.731592
resist "SARlogic_0.dffrs_5.nand3_8.Z" "SARlogic_0.dffrs_5.nand3_8.Z.n5" 4.72875
resist "SARlogic_0.dffrs_5.nand3_0.B" "SARlogic_0.dffrs_5.nand3_8.Z.n1" 5.47929
resist "SARlogic_0.dffrs_5.nand3_8.Z.n2" "SARlogic_0.dffrs_5.nand3_8.Z.n0" 5.73
resist "SARlogic_0.dffrs_5.nand3_8.Z.n4" "SARlogic_0.dffrs_5.nand3_8.Z.n3" 6.04902
resist "SARlogic_0.dffrs_5.nand3_8.Z.n4" "SARlogic_0.dffrs_5.nand3_8.Z.t2" 6.50992
resist "SARlogic_0.dffrs_5.nand3_8.Z.n5" "SARlogic_0.dffrs_5.nand3_8.Z.t3" 10.0468
resist "SARlogic_0.dffrs_5.nand3_8.Z" "SARlogic_0.dffrs_5.nand3_8.Z.n2" 14.8488
resist "SARlogic_0.dffrs_5.nand3_6.A" "SARlogic_0.dffrs_5.nand3_0.B" 17.0036
resist "SARlogic_0.dffrs_5.nand3_8.Z.n0" "SARlogic_0.dffrs_5.nand3_8.Z.t6" 26.9433
resist "SARlogic_0.dffrs_5.nand3_8.Z.n1" "SARlogic_0.dffrs_5.nand3_8.Z.t5" 27.1297
resist "SARlogic_0.dffrs_5.nand3_8.Z.n1" "SARlogic_0.dffrs_5.nand3_8.Z.t4" 40.8172
resist "SARlogic_0.dffrs_5.nand3_8.Z.n0" "SARlogic_0.dffrs_5.nand3_8.Z.t7" 41.0036
killnode "a_11311_29264"
rnode "a_11311_29264.t5" 0 170.497 12817 30284 0
rnode "a_11311_29264.t4" 0 76.2036 12817 29364 0
rnode "a_11311_29264.n0" 0 225.877 12769 29724 0
rnode "a_11311_29264.t1" 0 211.005 12387 30284 0
rnode "a_11311_29264.t2" 0 219.916 12083 30284 0
rnode "a_11311_29264.n1" 0 540.122 12439 29987 0
rnode "a_11311_29264.n2" 0 154.808 12479 29724 0
rnode "a_11311_29264.t3" 0 48.7951 12183 29364 0
rnode "a_11311_29264.n3" 0 291.56 12235 29364 0
rnode "a_11311_29264.t0" 0 61.217 11399 29364 0
resist "a_11311_29264.n2" "a_11311_29264.n1" 0.295875
resist "a_11311_29264.n3" "a_11311_29264.n2" 0.599211
resist "a_11311_29264.n1" "a_11311_29264.t1" 3.95029
resist "a_11311_29264.n1" "a_11311_29264.t2" 4.09152
resist "a_11311_29264.n2" "a_11311_29264.n0" 4.93329
resist "a_11311_29264.n3" "a_11311_29264.t3" 9.288
resist "a_11311_29264.t0" "a_11311_29264.n3" 10.3396
resist "a_11311_29264.n0" "a_11311_29264.t4" 19.5793
resist "a_11311_29264.n0" "a_11311_29264.t5" 34.1792
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t4" 0 92.4461 -7481 10743 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t6" 0 49.1435 -7481 9733 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.n0" 0 160.323 -7481 10047 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t5" 0 92.056 -7665 15153 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t7" 0 49.5349 -7665 14143 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.n1" 0 156.443 -7665 14573 0
rnode "SARlogic_0.dffrs_0.nand3_0.B" 0 425.913 -8277 14573 0
rnode "SARlogic_0.dffrs_0.nand3_6.A" 0 349.387 -8277 10044 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.n2" 0 425.338 -8249 10019 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t0" 0 30.5952 -7705 8538 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t3" 0 30.5952 -7809 8538 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.n3" 0 109.364 -7757 8538 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t1" 0 135.271 -7441 8538 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.n4" 0 191.277 -7389 8388 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.t2" 0 48.8425 -7441 7528 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z.n5" 0 140.803 -7336 7958 0
rnode "SARlogic_0.dffrs_0.nand3_8.Z" 0 212.665 -7191 7957 0
resist "SARlogic_0.dffrs_0.nand3_8.Z.n2" "SARlogic_0.dffrs_0.nand3_6.A" 0.045
resist "SARlogic_0.dffrs_0.nand3_8.Z.n3" "SARlogic_0.dffrs_0.nand3_8.Z.t3" 0.728
resist "SARlogic_0.dffrs_0.nand3_8.Z.n3" "SARlogic_0.dffrs_0.nand3_8.Z.t0" 0.728
resist "SARlogic_0.dffrs_0.nand3_8.Z.n5" "SARlogic_0.dffrs_0.nand3_8.Z.n4" 0.731592
resist "SARlogic_0.dffrs_0.nand3_8.Z" "SARlogic_0.dffrs_0.nand3_8.Z.n5" 4.72875
resist "SARlogic_0.dffrs_0.nand3_0.B" "SARlogic_0.dffrs_0.nand3_8.Z.n1" 5.47929
resist "SARlogic_0.dffrs_0.nand3_8.Z.n2" "SARlogic_0.dffrs_0.nand3_8.Z.n0" 5.73
resist "SARlogic_0.dffrs_0.nand3_8.Z.n4" "SARlogic_0.dffrs_0.nand3_8.Z.n3" 6.04902
resist "SARlogic_0.dffrs_0.nand3_8.Z.n4" "SARlogic_0.dffrs_0.nand3_8.Z.t1" 6.50992
resist "SARlogic_0.dffrs_0.nand3_8.Z.n5" "SARlogic_0.dffrs_0.nand3_8.Z.t2" 10.0468
resist "SARlogic_0.dffrs_0.nand3_8.Z" "SARlogic_0.dffrs_0.nand3_8.Z.n2" 14.8488
resist "SARlogic_0.dffrs_0.nand3_6.A" "SARlogic_0.dffrs_0.nand3_0.B" 17.0036
resist "SARlogic_0.dffrs_0.nand3_8.Z.n0" "SARlogic_0.dffrs_0.nand3_8.Z.t6" 26.9433
resist "SARlogic_0.dffrs_0.nand3_8.Z.n1" "SARlogic_0.dffrs_0.nand3_8.Z.t7" 27.1297
resist "SARlogic_0.dffrs_0.nand3_8.Z.n1" "SARlogic_0.dffrs_0.nand3_8.Z.t5" 40.8172
resist "SARlogic_0.dffrs_0.nand3_8.Z.n0" "SARlogic_0.dffrs_0.nand3_8.Z.t4" 41.0036
killnode "a_n4551_30169"
rnode "a_n4551_30169.t1" 0 72.3592 -4183 29409 0
rnode "a_n4551_30169.t5" 0 136.957 -4223 32624 0
rnode "a_n4551_30169.t6" 0 72.8052 -4223 31614 0
rnode "a_n4551_30169.n0" 0 237.516 -4223 31928 0
rnode "a_n4551_30169.t7" 0 136.379 -4407 37034 0
rnode "a_n4551_30169.t4" 0 73.385 -4407 36024 0
rnode "a_n4551_30169.n1" 0 710.315 -4407 36454 0
rnode "a_n4551_30169.n2" 0 1376.28 -4991 31900 0
rnode "a_n4551_30169.n3" 0 447.558 -4078 29839 0
rnode "a_n4551_30169.t3" 0 45.3262 -4447 30419 0
rnode "a_n4551_30169.t2" 0 45.3262 -4551 30419 0
rnode "a_n4551_30169.n4" 0 162.021 -4499 30419 0
rnode "a_n4551_30169.n5" 0 283.373 -4131 30269 0
rnode "a_n4551_30169.t0" 0 200.402 -4183 30419 0
resist "a_n4551_30169.n4" "a_n4551_30169.t2" 0.728
resist "a_n4551_30169.n4" "a_n4551_30169.t3" 0.728
resist "a_n4551_30169.n5" "a_n4551_30169.n3" 0.731592
resist "a_n4551_30169.n2" "a_n4551_30169.n0" 5.73
resist "a_n4551_30169.n5" "a_n4551_30169.n4" 6.04902
resist "a_n4551_30169.t0" "a_n4551_30169.n5" 6.50992
resist "a_n4551_30169.n3" "a_n4551_30169.t1" 10.0468
resist "a_n4551_30169.n3" "a_n4551_30169.n2" 19.5776
resist "a_n4551_30169.n2" "a_n4551_30169.n1" 22.5279
resist "a_n4551_30169.n0" "a_n4551_30169.t6" 26.9433
resist "a_n4551_30169.n1" "a_n4551_30169.t4" 27.1297
resist "a_n4551_30169.n1" "a_n4551_30169.t7" 40.8172
resist "a_n4551_30169.n0" "a_n4551_30169.t5" 41.0036
rnode "Piso_out" 0 988.47 4077 38603 0
rnode "Piso_out.t5" 0 32.2192 44255 32626 0
rnode "Piso_out.t4" 0 17.5703 44255 31616 0
rnode "Piso_out.n0" 0 125.102 44255 32162 0
rnode "Piso_out.t3" 0 10.7459 44399 34830 0
rnode "Piso_out.t2" 0 10.7459 44295 34830 0
rnode "Piso_out.n1" 0 38.4119 44347 34830 0
rnode "Piso_out.t0" 0 47.5113 44663 34830 0
rnode "Piso_out.n2" 0 67.1821 44715 34680 0
rnode "Piso_out.t1" 0 17.1549 44663 33820 0
rnode "Piso_out.n3" 0 57.7309 44768 34250 0
rnode "Piso_out.n4" 0 120.877 45025 34250 0
rnode "adc_PISO_0.dffrs_5.Q" 0 92.8422 45321 34250 0
rnode "adc_PISO_0.serial_out" 0 1073.44 45724 37550 0
resist "adc_PISO_0.dffrs_5.Q" "Piso_out.n4" 0.457582
resist "Piso_out.n1" "Piso_out.t2" 0.728
resist "Piso_out.n1" "Piso_out.t3" 0.728
resist "Piso_out.n3" "Piso_out.n2" 0.731592
resist "adc_PISO_0.serial_out" "adc_PISO_0.dffrs_5.Q" 5.90464
resist "Piso_out.n2" "Piso_out.n1" 6.04902
resist "Piso_out.n2" "Piso_out.t0" 6.50992
resist "Piso_out.n4" "Piso_out.n3" 9.39515
resist "Piso_out.n3" "Piso_out.t1" 10.0468
resist "Piso_out.n4" "Piso_out.n0" 14.6962
resist "Piso_out.n0" "Piso_out.t4" 27.3161
resist "Piso_out.n0" "Piso_out.t5" 40.6308
resist "adc_PISO_0.serial_out" "Piso_out" 68.5334
rnode "SARlogic_0.dffrs_10.nand3_8.C.t7" 0 99.4118 9989 20320 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.t4" 0 53.493 9989 19310 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.n0" 0 168.944 9989 19740 0
rnode "SARlogic_0.dffrs_10.nand3_7.B" 0 104.909 9377 19740 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.t5" 0 99.0623 8319 18114 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.t6" 0 54.0225 8319 17104 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.n1" 0 164.153 8319 17650 0
rnode "SARlogic_0.dffrs_10.nand3_8.C" 0 1.99256 7891 17650 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.n2" 0 403.391 7919 17678 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.n3" 0 175.005 9089 19739 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.t0" 0 33.0399 8463 20319 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.t3" 0 33.0399 8359 20319 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.n4" 0 118.103 8411 20319 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.t1" 0 146.08 8727 20319 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.n5" 0 206.561 8779 20169 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.t2" 0 52.7453 8727 19309 0
rnode "SARlogic_0.dffrs_10.nand3_8.C.n6" 0 152.054 8832 19739 0
rnode "SARlogic_0.dffrs_10.nand3_6.Z" 0 33.9933 8977 19738 0
resist "SARlogic_0.dffrs_10.nand3_8.C.n2" "SARlogic_0.dffrs_10.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_10.nand3_6.Z" "SARlogic_0.dffrs_10.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_10.nand3_8.C.n3" "SARlogic_0.dffrs_10.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_10.nand3_8.C.n4" "SARlogic_0.dffrs_10.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_10.nand3_8.C.n4" "SARlogic_0.dffrs_10.nand3_8.C.t0" 0.728
resist "SARlogic_0.dffrs_10.nand3_8.C.n6" "SARlogic_0.dffrs_10.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_10.nand3_6.Z" "SARlogic_0.dffrs_10.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_10.nand3_8.C.n2" "SARlogic_0.dffrs_10.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_10.nand3_7.B" "SARlogic_0.dffrs_10.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_10.nand3_8.C.n5" "SARlogic_0.dffrs_10.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_10.nand3_8.C.n5" "SARlogic_0.dffrs_10.nand3_8.C.t1" 6.50992
resist "SARlogic_0.dffrs_10.nand3_8.C.n6" "SARlogic_0.dffrs_10.nand3_8.C.t2" 10.0468
resist "SARlogic_0.dffrs_10.nand3_8.C.n3" "SARlogic_0.dffrs_10.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_10.nand3_8.C.n0" "SARlogic_0.dffrs_10.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_10.nand3_8.C.n1" "SARlogic_0.dffrs_10.nand3_8.C.t6" 27.3161
resist "SARlogic_0.dffrs_10.nand3_8.C.n1" "SARlogic_0.dffrs_10.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_10.nand3_8.C.n0" "SARlogic_0.dffrs_10.nand3_8.C.t7" 40.8172
killnode "a_42809_30170"
rnode "a_42809_30170.t1" 0 45.3262 42809 30420 0
rnode "a_42809_30170.t3" 0 72.3592 43177 29410 0
rnode "a_42809_30170.t5" 0 136.957 43137 32625 0
rnode "a_42809_30170.t6" 0 72.8052 43137 31615 0
rnode "a_42809_30170.n0" 0 237.516 43137 31929 0
rnode "a_42809_30170.t7" 0 136.379 42953 37035 0
rnode "a_42809_30170.t4" 0 73.385 42953 36025 0
rnode "a_42809_30170.n1" 0 710.315 42953 36455 0
rnode "a_42809_30170.n2" 0 1376.28 42369 31901 0
rnode "a_42809_30170.n3" 0 447.558 43282 29840 0
rnode "a_42809_30170.t2" 0 200.402 43177 30420 0
rnode "a_42809_30170.n4" 0 283.373 43229 30270 0
rnode "a_42809_30170.n5" 0 162.021 42861 30420 0
rnode "a_42809_30170.t0" 0 45.3262 42913 30420 0
resist "a_42809_30170.n5" "a_42809_30170.t1" 0.728
resist "a_42809_30170.t0" "a_42809_30170.n5" 0.728
resist "a_42809_30170.n4" "a_42809_30170.n3" 0.731592
resist "a_42809_30170.n2" "a_42809_30170.n0" 5.73
resist "a_42809_30170.n5" "a_42809_30170.n4" 6.04902
resist "a_42809_30170.n4" "a_42809_30170.t2" 6.50992
resist "a_42809_30170.n3" "a_42809_30170.t3" 10.0468
resist "a_42809_30170.n3" "a_42809_30170.n2" 19.5776
resist "a_42809_30170.n2" "a_42809_30170.n1" 22.5279
resist "a_42809_30170.n0" "a_42809_30170.t6" 26.9433
resist "a_42809_30170.n1" "a_42809_30170.t4" 27.1297
resist "a_42809_30170.n1" "a_42809_30170.t7" 40.8172
resist "a_42809_30170.n0" "a_42809_30170.t5" 41.0036
killnode "a_39727_29264"
rnode "a_39727_29264.t5" 0 170.497 41233 30284 0
rnode "a_39727_29264.t4" 0 76.2036 41233 29364 0
rnode "a_39727_29264.n0" 0 225.877 41185 29724 0
rnode "a_39727_29264.t3" 0 211.005 40803 30284 0
rnode "a_39727_29264.t2" 0 219.916 40499 30284 0
rnode "a_39727_29264.n1" 0 540.122 40855 29987 0
rnode "a_39727_29264.n2" 0 154.808 40895 29724 0
rnode "a_39727_29264.t1" 0 48.7951 40599 29364 0
rnode "a_39727_29264.n3" 0 291.56 40651 29364 0
rnode "a_39727_29264.t0" 0 61.217 39815 29364 0
resist "a_39727_29264.n2" "a_39727_29264.n1" 0.295875
resist "a_39727_29264.n3" "a_39727_29264.n2" 0.599211
resist "a_39727_29264.n1" "a_39727_29264.t3" 3.95029
resist "a_39727_29264.n1" "a_39727_29264.t2" 4.09152
resist "a_39727_29264.n2" "a_39727_29264.n0" 4.93329
resist "a_39727_29264.n3" "a_39727_29264.t1" 9.288
resist "a_39727_29264.t0" "a_39727_29264.n3" 10.3396
resist "a_39727_29264.n0" "a_39727_29264.t4" 19.5793
resist "a_39727_29264.n0" "a_39727_29264.t5" 34.1792
rnode "adc_PISO_0.dffrs_3.Q.t6" 0 148.561 28165 31460 0
rnode "adc_PISO_0.dffrs_3.Q.t8" 0 66.5362 28369 30540 0
rnode "adc_PISO_0.dffrs_3.Q.t4" 0 66.0091 28165 30540 0
rnode "adc_PISO_0.dffrs_3.Q.n0" 0 109.082 28213 30709 0
rnode "adc_PISO_0.dffrs_3.Q.n1" 0 156.204 28165 30978 0
rnode "adc_PISO_0.2inmux_5.Bit" 0 2.43212 26747 30977 0
rnode "adc_PISO_0.dffrs_3.Q.n2" 0 460.067 26779 31006 0
rnode "adc_PISO_0.dffrs_3.Q.t5" 0 105.801 25311 32626 0
rnode "adc_PISO_0.dffrs_3.Q.t7" 0 57.6975 25311 31616 0
rnode "adc_PISO_0.dffrs_3.Q.n3" 0 410.811 25311 32162 0
rnode "adc_PISO_0.dffrs_3.Q.t3" 0 35.2875 25455 34830 0
rnode "adc_PISO_0.dffrs_3.Q.t2" 0 35.2875 25351 34830 0
rnode "adc_PISO_0.dffrs_3.Q.n4" 0 126.137 25403 34830 0
rnode "adc_PISO_0.dffrs_3.Q.t0" 0 156.017 25719 34830 0
rnode "adc_PISO_0.dffrs_3.Q.n5" 0 220.613 25771 34680 0
rnode "adc_PISO_0.dffrs_3.Q.t1" 0 56.3334 25719 33820 0
rnode "adc_PISO_0.dffrs_3.Q.n6" 0 189.577 25824 34250 0
rnode "adc_PISO_0.dffrs_3.Q.n7" 0 396.935 26081 34250 0
rnode "adc_PISO_0.dffrs_3.Q" 0 300.612 26377 34250 0
resist "adc_PISO_0.dffrs_3.Q.n2" "adc_PISO_0.2inmux_5.Bit" 0.0514286
resist "adc_PISO_0.dffrs_3.Q.n1" "adc_PISO_0.dffrs_3.Q.n0" 0.252187
resist "adc_PISO_0.dffrs_3.Q" "adc_PISO_0.dffrs_3.Q.n7" 0.457582
resist "adc_PISO_0.dffrs_3.Q.n4" "adc_PISO_0.dffrs_3.Q.t2" 0.728
resist "adc_PISO_0.dffrs_3.Q.n4" "adc_PISO_0.dffrs_3.Q.t3" 0.728
resist "adc_PISO_0.dffrs_3.Q.n6" "adc_PISO_0.dffrs_3.Q.n5" 0.731592
resist "adc_PISO_0.dffrs_3.Q" "adc_PISO_0.dffrs_3.Q.n2" 5.81464
resist "adc_PISO_0.dffrs_3.Q.n5" "adc_PISO_0.dffrs_3.Q.n4" 6.04902
resist "adc_PISO_0.dffrs_3.Q.n5" "adc_PISO_0.dffrs_3.Q.t0" 6.50992
resist "adc_PISO_0.dffrs_3.Q.n2" "adc_PISO_0.dffrs_3.Q.n1" 6.70436
resist "adc_PISO_0.dffrs_3.Q.n7" "adc_PISO_0.dffrs_3.Q.n6" 9.39515
resist "adc_PISO_0.dffrs_3.Q.n6" "adc_PISO_0.dffrs_3.Q.t1" 10.0468
resist "adc_PISO_0.dffrs_3.Q.n7" "adc_PISO_0.dffrs_3.Q.n3" 14.6962
resist "adc_PISO_0.dffrs_3.Q.n0" "adc_PISO_0.dffrs_3.Q.t4" 19.4002
resist "adc_PISO_0.dffrs_3.Q.n0" "adc_PISO_0.dffrs_3.Q.t8" 19.6725
resist "adc_PISO_0.dffrs_3.Q.n3" "adc_PISO_0.dffrs_3.Q.t7" 27.3161
resist "adc_PISO_0.dffrs_3.Q.n1" "adc_PISO_0.dffrs_3.Q.t6" 34.1061
resist "adc_PISO_0.dffrs_3.Q.n3" "adc_PISO_0.dffrs_3.Q.t5" 40.6308
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t5" 0 92.4461 603 10743 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t7" 0 49.1435 603 9733 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.n0" 0 160.323 603 10047 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t6" 0 92.056 419 15153 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t4" 0 49.5349 419 14143 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.n1" 0 156.443 419 14573 0
rnode "SARlogic_0.dffrs_2.nand3_0.B" 0 425.913 -193 14573 0
rnode "SARlogic_0.dffrs_2.nand3_6.A" 0 349.387 -193 10044 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.n2" 0 425.338 -165 10019 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t0" 0 30.5952 379 8538 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t1" 0 30.5952 275 8538 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.n3" 0 109.364 327 8538 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t2" 0 135.271 643 8538 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.n4" 0 191.277 695 8388 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.t3" 0 48.8425 643 7528 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z.n5" 0 140.803 748 7958 0
rnode "SARlogic_0.dffrs_2.nand3_8.Z" 0 212.665 893 7957 0
resist "SARlogic_0.dffrs_2.nand3_8.Z.n2" "SARlogic_0.dffrs_2.nand3_6.A" 0.045
resist "SARlogic_0.dffrs_2.nand3_8.Z.n3" "SARlogic_0.dffrs_2.nand3_8.Z.t1" 0.728
resist "SARlogic_0.dffrs_2.nand3_8.Z.n3" "SARlogic_0.dffrs_2.nand3_8.Z.t0" 0.728
resist "SARlogic_0.dffrs_2.nand3_8.Z.n5" "SARlogic_0.dffrs_2.nand3_8.Z.n4" 0.731592
resist "SARlogic_0.dffrs_2.nand3_8.Z" "SARlogic_0.dffrs_2.nand3_8.Z.n5" 4.72875
resist "SARlogic_0.dffrs_2.nand3_0.B" "SARlogic_0.dffrs_2.nand3_8.Z.n1" 5.47929
resist "SARlogic_0.dffrs_2.nand3_8.Z.n2" "SARlogic_0.dffrs_2.nand3_8.Z.n0" 5.73
resist "SARlogic_0.dffrs_2.nand3_8.Z.n4" "SARlogic_0.dffrs_2.nand3_8.Z.n3" 6.04902
resist "SARlogic_0.dffrs_2.nand3_8.Z.n4" "SARlogic_0.dffrs_2.nand3_8.Z.t2" 6.50992
resist "SARlogic_0.dffrs_2.nand3_8.Z.n5" "SARlogic_0.dffrs_2.nand3_8.Z.t3" 10.0468
resist "SARlogic_0.dffrs_2.nand3_8.Z" "SARlogic_0.dffrs_2.nand3_8.Z.n2" 14.8488
resist "SARlogic_0.dffrs_2.nand3_6.A" "SARlogic_0.dffrs_2.nand3_0.B" 17.0036
resist "SARlogic_0.dffrs_2.nand3_8.Z.n0" "SARlogic_0.dffrs_2.nand3_8.Z.t7" 26.9433
resist "SARlogic_0.dffrs_2.nand3_8.Z.n1" "SARlogic_0.dffrs_2.nand3_8.Z.t4" 27.1297
resist "SARlogic_0.dffrs_2.nand3_8.Z.n1" "SARlogic_0.dffrs_2.nand3_8.Z.t6" 40.8172
resist "SARlogic_0.dffrs_2.nand3_8.Z.n0" "SARlogic_0.dffrs_2.nand3_8.Z.t5" 41.0036
rnode "SARlogic_0.dffrs_8.nand3_8.C.t6" 0 99.4118 1905 20320 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.t4" 0 53.493 1905 19310 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.n0" 0 168.944 1905 19740 0
rnode "SARlogic_0.dffrs_8.nand3_7.B" 0 104.909 1293 19740 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.t5" 0 99.0623 235 18114 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.t7" 0 54.0225 235 17104 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.n1" 0 164.153 235 17650 0
rnode "SARlogic_0.dffrs_8.nand3_8.C" 0 1.99256 -193 17650 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.n2" 0 403.391 -165 17678 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.n3" 0 175.005 1005 19739 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.t3" 0 33.0399 379 20319 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.t2" 0 33.0399 275 20319 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.n4" 0 118.103 327 20319 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.t1" 0 146.08 643 20319 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.n5" 0 206.561 695 20169 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.t0" 0 52.7453 643 19309 0
rnode "SARlogic_0.dffrs_8.nand3_8.C.n6" 0 152.054 748 19739 0
rnode "SARlogic_0.dffrs_8.nand3_6.Z" 0 33.9933 893 19738 0
resist "SARlogic_0.dffrs_8.nand3_8.C.n2" "SARlogic_0.dffrs_8.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_8.nand3_6.Z" "SARlogic_0.dffrs_8.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_8.nand3_8.C.n3" "SARlogic_0.dffrs_8.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_8.nand3_8.C.n4" "SARlogic_0.dffrs_8.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_8.nand3_8.C.n4" "SARlogic_0.dffrs_8.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_8.nand3_8.C.n6" "SARlogic_0.dffrs_8.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_8.nand3_6.Z" "SARlogic_0.dffrs_8.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_8.nand3_8.C.n2" "SARlogic_0.dffrs_8.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_8.nand3_7.B" "SARlogic_0.dffrs_8.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_8.nand3_8.C.n5" "SARlogic_0.dffrs_8.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_8.nand3_8.C.n5" "SARlogic_0.dffrs_8.nand3_8.C.t1" 6.50992
resist "SARlogic_0.dffrs_8.nand3_8.C.n6" "SARlogic_0.dffrs_8.nand3_8.C.t0" 10.0468
resist "SARlogic_0.dffrs_8.nand3_8.C.n3" "SARlogic_0.dffrs_8.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_8.nand3_8.C.n0" "SARlogic_0.dffrs_8.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_8.nand3_8.C.n1" "SARlogic_0.dffrs_8.nand3_8.C.t7" 27.3161
resist "SARlogic_0.dffrs_8.nand3_8.C.n1" "SARlogic_0.dffrs_8.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_8.nand3_8.C.n0" "SARlogic_0.dffrs_8.nand3_8.C.t6" 40.8172
rnode "SARlogic_0.dffrs_4.Qb.t5" 0 59.5405 10173 12948 0
rnode "SARlogic_0.dffrs_4.Qb.t6" 0 31.6512 10173 11938 0
rnode "SARlogic_0.dffrs_4.Qb.n0" 0 103.257 10173 12252 0
rnode "SARlogic_0.dffrs_4.nand3_2.A" 0 1.18836 9377 12249 0
rnode "SARlogic_0.dffrs_4.Qb.n1" 0 226.302 9405 12224 0
rnode "SARlogic_0.dffrs_4.Qb.t8" 0 59.0808 13847 22524 0
rnode "SARlogic_0.dffrs_4.Qb.t4" 0 32.219 13847 21514 0
rnode "SARlogic_0.dffrs_4.Qb.n2" 0 97.9007 13847 22060 0
rnode "SARlogic_0.dffrs_11.nand3_2.C" 0 1.18836 13419 22060 0
rnode "SARlogic_0.dffrs_4.Qb.n3" 0 281.412 13447 22088 0
rnode "SARlogic_0.dffrs_4.Qb.t7" 0 59.0808 12361 24729 0
rnode "SARlogic_0.dffrs_4.Qb.t9" 0 32.219 12361 23719 0
rnode "SARlogic_0.dffrs_4.Qb.n4" 0 97.956 12361 24265 0
rnode "SARlogic_0.dffrs_4.Qb.n5" 0 283.395 11956 24293 0
rnode "SARlogic_0.dffrs_11.nand3_0.C" 0 21.6876 11933 24265 0
rnode "SARlogic_0.dffrs_11.setb" 0 558.007 11445 24265 0
rnode "SARlogic_0.dffrs_4.Qb" 0 723.042 10871 10163 0
rnode "SARlogic_0.dffrs_4.Qb.n6" 0 144.347 10751 10164 0
rnode "SARlogic_0.dffrs_4.Qb.t2" 0 19.705 9949 10744 0
rnode "SARlogic_0.dffrs_4.Qb.t3" 0 19.705 9845 10744 0
rnode "SARlogic_0.dffrs_4.Qb.n7" 0 70.4366 9897 10744 0
rnode "SARlogic_0.dffrs_4.Qb.t0" 0 87.1222 10213 10744 0
rnode "SARlogic_0.dffrs_4.Qb.n8" 0 123.193 10265 10594 0
rnode "SARlogic_0.dffrs_4.Qb.t1" 0 31.4573 10213 9734 0
rnode "SARlogic_0.dffrs_4.Qb.n9" 0 90.6852 10318 10164 0
rnode "SARlogic_0.dffrs_4.nand3_7.Z" 0 44.2202 10463 10163 0
resist "SARlogic_0.dffrs_11.nand3_0.C" "SARlogic_0.dffrs_4.Qb.n5" 0.0369643
resist "SARlogic_0.dffrs_4.Qb.n3" "SARlogic_0.dffrs_11.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_4.Qb.n1" "SARlogic_0.dffrs_4.nand3_2.A" 0.045
resist "SARlogic_0.dffrs_4.Qb.n6" "SARlogic_0.dffrs_4.Qb" 0.174725
resist "SARlogic_0.dffrs_4.Qb.n7" "SARlogic_0.dffrs_4.Qb.t3" 0.728
resist "SARlogic_0.dffrs_4.Qb.n7" "SARlogic_0.dffrs_4.Qb.t2" 0.728
resist "SARlogic_0.dffrs_4.Qb.n9" "SARlogic_0.dffrs_4.Qb.n8" 0.731592
resist "SARlogic_0.dffrs_11.setb" "SARlogic_0.dffrs_11.nand3_0.C" 0.784286
resist "SARlogic_0.dffrs_4.nand3_7.Z" "SARlogic_0.dffrs_4.Qb.n9" 4.72875
resist "SARlogic_0.dffrs_4.nand3_7.Z" "SARlogic_0.dffrs_4.Qb.n6" 4.94926
resist "SARlogic_0.dffrs_4.Qb.n3" "SARlogic_0.dffrs_4.Qb.n2" 5.13857
resist "SARlogic_0.dffrs_4.Qb.n5" "SARlogic_0.dffrs_4.Qb.n4" 5.14661
resist "SARlogic_0.dffrs_4.Qb.n1" "SARlogic_0.dffrs_4.Qb.n0" 5.73
resist "SARlogic_0.dffrs_4.Qb.n8" "SARlogic_0.dffrs_4.Qb.n7" 6.04902
resist "SARlogic_0.dffrs_4.Qb.n8" "SARlogic_0.dffrs_4.Qb.t0" 6.50992
resist "SARlogic_0.dffrs_4.Qb.n5" "SARlogic_0.dffrs_4.Qb.n3" 9.22179
resist "SARlogic_0.dffrs_4.Qb.n6" "SARlogic_0.dffrs_4.Qb.n1" 9.84205
resist "SARlogic_0.dffrs_4.Qb.n9" "SARlogic_0.dffrs_4.Qb.t1" 10.0468
resist "SARlogic_0.dffrs_4.Qb.n0" "SARlogic_0.dffrs_4.Qb.t6" 26.9433
resist "SARlogic_0.dffrs_4.Qb.n2" "SARlogic_0.dffrs_4.Qb.t4" 27.3161
resist "SARlogic_0.dffrs_4.Qb.n4" "SARlogic_0.dffrs_4.Qb.t9" 27.3161
resist "SARlogic_0.dffrs_4.Qb" "SARlogic_0.dffrs_11.setb" 28.0205
resist "SARlogic_0.dffrs_4.Qb.n2" "SARlogic_0.dffrs_4.Qb.t8" 40.6308
resist "SARlogic_0.dffrs_4.Qb.n4" "SARlogic_0.dffrs_4.Qb.t7" 40.6308
resist "SARlogic_0.dffrs_4.Qb.n0" "SARlogic_0.dffrs_4.Qb.t5" 41.0036
rnode "adc_PISO_0.B5.t10" 0 61.3246 637 29119 0
rnode "adc_PISO_0.B5.t6" 0 27.3842 433 28199 0
rnode "adc_PISO_0.B5.t9" 0 27.1672 637 28199 0
rnode "adc_PISO_0.B5.n0" 0 36.5291 589 28368 0
rnode "adc_PISO_0.B5.n1" 0 94.7437 589 28481 0
rnode "adc_PISO_0.2inmux_2.In" 0 0.87586 -1669 28480 0
rnode "adc_PISO_0.B5.n2" 0 146.908 -1641 28453 0
rnode "adc_PISO_0.B5" 0 106.099 -1640 27289 0
rnode "adc_PISO_0.B5.t11" 0 43.8832 -7481 22527 0
rnode "adc_PISO_0.B5.t4" 0 23.3279 -7481 21517 0
rnode "adc_PISO_0.B5.n3" 0 76.4622 -7481 21831 0
rnode "SARlogic_0.dffrs_14.nand3_1.A" 0 74.2528 -8277 21828 0
rnode "adc_PISO_0.B5.t12" 0 43.698 -7665 20322 0
rnode "adc_PISO_0.B5.t8" 0 23.5137 -7665 19312 0
rnode "adc_PISO_0.B5.n4" 0 74.2619 -7665 19742 0
rnode "SARlogic_0.dffrs_14.nand3_6.B" 0 81.1994 -8277 19742 0
rnode "adc_PISO_0.B5.n5" 0 82.6024 -8385 21073 0
rnode "SARlogic_0.dffrs_14.clk" 0 404.462 -8765 21045 0
rnode "adc_PISO_0.B5.n6" 0 658.626 -999 25694 0
rnode "adc_PISO_0.B5.t7" 0 43.5444 -2321 20320 0
rnode "adc_PISO_0.B5.t5" 0 23.7464 -2321 19310 0
rnode "adc_PISO_0.B5.n7" 0 72.1558 -2321 19856 0
rnode "SARlogic_0.dffrs_7.nand3_7.C" 0 0.87586 -2749 19856 0
rnode "adc_PISO_0.B5.n8" 0 172.674 -2721 19884 0
rnode "adc_PISO_0.B5.n9" 0 158.749 -1551 21944 0
rnode "adc_PISO_0.B5.t0" 0 14.5232 -2177 22524 0
rnode "adc_PISO_0.B5.t1" 0 14.5232 -2281 22524 0
rnode "adc_PISO_0.B5.n10" 0 51.914 -2229 22524 0
rnode "adc_PISO_0.B5.t2" 0 64.2118 -1913 22524 0
rnode "adc_PISO_0.B5.n11" 0 90.7971 -1861 22374 0
rnode "adc_PISO_0.B5.t3" 0 23.185 -1913 21514 0
rnode "adc_PISO_0.B5.n12" 0 66.8378 -1808 21944 0
rnode "SARlogic_0.dffrs_7.nand3_2.Z" 0 14.9423 -1663 21943 0
resist "adc_PISO_0.B5.n2" "adc_PISO_0.2inmux_2.In" 0.045
resist "adc_PISO_0.B5.n8" "SARlogic_0.dffrs_7.nand3_7.C" 0.045
resist "adc_PISO_0.B5.n1" "adc_PISO_0.B5.n0" 0.105938
resist "SARlogic_0.dffrs_7.nand3_2.Z" "adc_PISO_0.B5.n9" 0.166401
resist "SARlogic_0.dffrs_14.clk" "adc_PISO_0.B5.n5" 0.610714
resist "adc_PISO_0.B5.n10" "adc_PISO_0.B5.t1" 0.728
resist "adc_PISO_0.B5.n10" "adc_PISO_0.B5.t0" 0.728
resist "adc_PISO_0.B5.n12" "adc_PISO_0.B5.n11" 0.731592
resist "adc_PISO_0.B5.n5" "SARlogic_0.dffrs_14.nand3_1.A" 1.34679
resist "adc_PISO_0.B5" "adc_PISO_0.B5.n2" 1.87071
resist "adc_PISO_0.B5.n5" "SARlogic_0.dffrs_14.nand3_6.B" 2.17768
resist "adc_PISO_0.B5.n6" "adc_PISO_0.B5" 3.49554
resist "SARlogic_0.dffrs_7.nand3_2.Z" "adc_PISO_0.B5.n12" 4.72875
resist "adc_PISO_0.B5.n8" "adc_PISO_0.B5.n7" 5.13857
resist "SARlogic_0.dffrs_14.nand3_6.B" "adc_PISO_0.B5.n4" 5.47929
resist "SARlogic_0.dffrs_14.nand3_1.A" "adc_PISO_0.B5.n3" 5.775
resist "adc_PISO_0.B5.n11" "adc_PISO_0.B5.n10" 6.04902
resist "adc_PISO_0.B5.n11" "adc_PISO_0.B5.t2" 6.50992
resist "adc_PISO_0.B5.n2" "adc_PISO_0.B5.n1" 8.05114
resist "adc_PISO_0.B5.n12" "adc_PISO_0.B5.t3" 10.0468
resist "adc_PISO_0.B5.n9" "adc_PISO_0.B5.n6" 11.3588
resist "adc_PISO_0.B5.n9" "adc_PISO_0.B5.n8" 14.0577
resist "adc_PISO_0.B5.n0" "adc_PISO_0.B5.t9" 19.4002
resist "adc_PISO_0.B5.n0" "adc_PISO_0.B5.t6" 19.6725
resist "adc_PISO_0.B5.n3" "adc_PISO_0.B5.t4" 26.9433
resist "adc_PISO_0.B5.n4" "adc_PISO_0.B5.t8" 27.1297
resist "adc_PISO_0.B5.n7" "adc_PISO_0.B5.t5" 27.3161
resist "adc_PISO_0.B5.n6" "SARlogic_0.dffrs_14.clk" 33.6745
resist "adc_PISO_0.B5.n1" "adc_PISO_0.B5.t10" 34.2524
resist "adc_PISO_0.B5.n7" "adc_PISO_0.B5.t7" 40.6308
resist "adc_PISO_0.B5.n4" "adc_PISO_0.B5.t12" 40.8172
resist "adc_PISO_0.B5.n3" "adc_PISO_0.B5.t11" 41.0036
killnode "a_4841_29217"
rnode "a_4841_29217.t1" 0 100.467 5289 31614 0
rnode "a_4841_29217.t6" 0 189.356 6551 32625 0
rnode "a_4841_29217.t4" 0 101.891 6551 31615 0
rnode "a_4841_29217.n0" 0 336.581 6551 32045 0
rnode "a_4841_29217.t5" 0 188.69 4881 30419 0
rnode "a_4841_29217.t7" 0 102.9 4881 29409 0
rnode "a_4841_29217.n1" 0 878.788 4881 29955 0
rnode "a_4841_29217.n2" 0 786.977 5651 32044 0
rnode "a_4841_29217.n3" 0 291.828 5394 32044 0
rnode "a_4841_29217.t2" 0 62.9331 5025 32624 0
rnode "a_4841_29217.t3" 0 62.9331 4921 32624 0
rnode "a_4841_29217.n4" 0 224.958 4973 32624 0
rnode "a_4841_29217.n5" 0 393.449 5341 32474 0
rnode "a_4841_29217.t0" 0 278.248 5289 32624 0
resist "a_4841_29217.n4" "a_4841_29217.t3" 0.728
resist "a_4841_29217.n4" "a_4841_29217.t2" 0.728
resist "a_4841_29217.n5" "a_4841_29217.n3" 0.731592
resist "a_4841_29217.n3" "a_4841_29217.n2" 4.89515
resist "a_4841_29217.n2" "a_4841_29217.n0" 5.91702
resist "a_4841_29217.n5" "a_4841_29217.n4" 6.04902
resist "a_4841_29217.t0" "a_4841_29217.n5" 6.50992
resist "a_4841_29217.n3" "a_4841_29217.t1" 10.0468
resist "a_4841_29217.n2" "a_4841_29217.n1" 19.2571
resist "a_4841_29217.n0" "a_4841_29217.t4" 27.1297
resist "a_4841_29217.n1" "a_4841_29217.t7" 27.3161
resist "a_4841_29217.n1" "a_4841_29217.t5" 40.6308
resist "a_4841_29217.n0" "a_4841_29217.t6" 40.8172
killnode "a_14313_29218"
rnode "a_14313_29218.t1" 0 100.467 14761 31615 0
rnode "a_14313_29218.t6" 0 189.356 16023 32626 0
rnode "a_14313_29218.t7" 0 101.891 16023 31616 0
rnode "a_14313_29218.n0" 0 336.581 16023 32046 0
rnode "a_14313_29218.t5" 0 188.69 14353 30420 0
rnode "a_14313_29218.t4" 0 102.9 14353 29410 0
rnode "a_14313_29218.n1" 0 878.788 14353 29956 0
rnode "a_14313_29218.n2" 0 786.977 15123 32045 0
rnode "a_14313_29218.n3" 0 291.828 14866 32045 0
rnode "a_14313_29218.t2" 0 62.9331 14497 32625 0
rnode "a_14313_29218.t3" 0 62.9331 14393 32625 0
rnode "a_14313_29218.n4" 0 224.958 14445 32625 0
rnode "a_14313_29218.n5" 0 393.449 14813 32475 0
rnode "a_14313_29218.t0" 0 278.248 14761 32625 0
resist "a_14313_29218.n4" "a_14313_29218.t3" 0.728
resist "a_14313_29218.n4" "a_14313_29218.t2" 0.728
resist "a_14313_29218.n5" "a_14313_29218.n3" 0.731592
resist "a_14313_29218.n3" "a_14313_29218.n2" 4.89515
resist "a_14313_29218.n2" "a_14313_29218.n0" 5.91702
resist "a_14313_29218.n5" "a_14313_29218.n4" 6.04902
resist "a_14313_29218.t0" "a_14313_29218.n5" 6.50992
resist "a_14313_29218.n3" "a_14313_29218.t1" 10.0468
resist "a_14313_29218.n2" "a_14313_29218.n1" 19.2571
resist "a_14313_29218.n0" "a_14313_29218.t7" 27.1297
resist "a_14313_29218.n1" "a_14313_29218.t4" 27.3161
resist "a_14313_29218.n1" "a_14313_29218.t5" 40.6308
resist "a_14313_29218.n0" "a_14313_29218.t6" 40.8172
rnode "Clk_piso.t10" 0 72.972 43137 34830 0
rnode "Clk_piso.t18" 0 38.7913 43137 33820 0
rnode "Clk_piso.n0" 0 150.496 43137 34134 0
rnode "Clk_piso.t12" 0 72.6641 42953 32625 0
rnode "Clk_piso.t20" 0 39.1002 42953 31615 0
rnode "Clk_piso.n1" 0 161.889 42953 32045 0
rnode "Clk_piso.n2" 0 334.103 42233 33376 0
rnode "adc_PISO_0.dffrs_5.clk" 0 382.214 41853 33348 0
rnode "Clk_piso.t0" 0 72.972 33665 34830 0
rnode "Clk_piso.t4" 0 38.7913 33665 33820 0
rnode "Clk_piso.n3" 0 150.496 33665 34134 0
rnode "Clk_piso.t15" 0 72.6641 33481 32625 0
rnode "Clk_piso.t22" 0 39.1002 33481 31615 0
rnode "Clk_piso.n4" 0 161.889 33481 32045 0
rnode "Clk_piso.n5" 0 334.103 32761 33376 0
rnode "adc_PISO_0.dffrs_4.clk" 0 51.1273 32381 33348 0
rnode "Clk_piso.n6" 0 1302.95 32209 33348 0
rnode "Clk_piso.t2" 0 72.972 24193 34830 0
rnode "Clk_piso.t7" 0 38.7913 24193 33820 0
rnode "Clk_piso.n7" 0 150.496 24193 34134 0
rnode "Clk_piso.t1" 0 72.6641 24009 32625 0
rnode "Clk_piso.t5" 0 39.1002 24009 31615 0
rnode "Clk_piso.n8" 0 161.889 24009 32045 0
rnode "Clk_piso.n9" 0 334.103 23289 33376 0
rnode "adc_PISO_0.dffrs_3.clk" 0 51.1273 22909 33348 0
rnode "Clk_piso.n10" 0 1083.16 22737 33348 0
rnode "Clk_piso.t6" 0 72.972 14721 34830 0
rnode "Clk_piso.t14" 0 38.7913 14721 33820 0
rnode "Clk_piso.n11" 0 150.496 14721 34134 0
rnode "Clk_piso.t3" 0 72.6641 14537 32625 0
rnode "Clk_piso.t8" 0 39.1002 14537 31615 0
rnode "Clk_piso.n12" 0 161.889 14537 32045 0
rnode "Clk_piso.n13" 0 334.103 13817 33376 0
rnode "adc_PISO_0.dffrs_2.clk" 0 51.1273 13437 33348 0
rnode "Clk_piso.n14" 0 1083.18 13265 33348 0
rnode "Clk_piso.t16" 0 72.972 5249 34829 0
rnode "Clk_piso.t23" 0 38.7913 5249 33819 0
rnode "Clk_piso.n15" 0 150.496 5249 34133 0
rnode "Clk_piso.t11" 0 72.6641 5065 32624 0
rnode "Clk_piso.t19" 0 39.1002 5065 31614 0
rnode "Clk_piso.n16" 0 161.889 5065 32044 0
rnode "Clk_piso.n17" 0 334.103 4345 33375 0
rnode "adc_PISO_0.dffrs_1.clk" 0 51.1273 3965 33347 0
rnode "Clk_piso.n18" 0 1082.98 3793 33347 0
rnode "Clk_piso.t9" 0 72.972 -4223 34829 0
rnode "Clk_piso.t17" 0 38.7913 -4223 33819 0
rnode "Clk_piso.n19" 0 150.496 -4223 34133 0
rnode "Clk_piso.t13" 0 72.6641 -4407 32624 0
rnode "Clk_piso.t21" 0 39.1002 -4407 31614 0
rnode "Clk_piso.n20" 0 161.889 -4407 32044 0
rnode "Clk_piso.n21" 0 334.103 -5127 33375 0
rnode "adc_PISO_0.dffrs_0.clk" 0 51.1273 -5507 33347 0
rnode "Clk_piso.n22" 0 681.621 -5679 33347 0
rnode "Clk_piso" 0 377.853 -8063 38726 0
rnode "Clk_piso.n23" 0 326.913 -8065 33344 0
rnode "adc_PISO_0.clk" 0 3.38846 -8093 33344 0
resist "adc_PISO_0.clk" "Clk_piso.n23" 0.0331579
resist "adc_PISO_0.dffrs_5.clk" "Clk_piso.n2" 0.610714
resist "adc_PISO_0.dffrs_4.clk" "Clk_piso.n5" 0.610714
resist "adc_PISO_0.dffrs_3.clk" "Clk_piso.n9" 0.610714
resist "adc_PISO_0.dffrs_2.clk" "Clk_piso.n13" 0.610714
resist "adc_PISO_0.dffrs_1.clk" "Clk_piso.n17" 0.610714
resist "adc_PISO_0.dffrs_0.clk" "Clk_piso.n21" 0.610714
resist "Clk_piso.n23" "Clk_piso.n22" 3.49455
resist "Clk_piso.n2" "Clk_piso.n0" 7.12179
resist "Clk_piso.n5" "Clk_piso.n3" 7.12179
resist "Clk_piso.n9" "Clk_piso.n7" 7.12179
resist "Clk_piso.n13" "Clk_piso.n11" 7.12179
resist "Clk_piso.n17" "Clk_piso.n15" 7.12179
resist "Clk_piso.n21" "Clk_piso.n19" 7.12179
resist "Clk_piso.n2" "Clk_piso.n1" 7.65696
resist "Clk_piso.n5" "Clk_piso.n4" 7.65696
resist "Clk_piso.n9" "Clk_piso.n8" 7.65696
resist "Clk_piso.n13" "Clk_piso.n12" 7.65696
resist "Clk_piso.n17" "Clk_piso.n16" 7.65696
resist "Clk_piso.n21" "Clk_piso.n20" 7.65696
resist "Clk_piso.n6" "adc_PISO_0.dffrs_4.clk" 9.25714
resist "Clk_piso.n10" "adc_PISO_0.dffrs_3.clk" 9.25714
resist "Clk_piso.n14" "adc_PISO_0.dffrs_2.clk" 9.25714
resist "Clk_piso.n18" "adc_PISO_0.dffrs_1.clk" 9.25714
resist "Clk_piso.n22" "adc_PISO_0.dffrs_0.clk" 9.25714
resist "Clk_piso.n23" "Clk_piso" 13.1336
resist "Clk_piso.n14" "Clk_piso.n10" 13.9452
resist "Clk_piso.n10" "Clk_piso.n6" 13.9452
resist "Clk_piso.n18" "Clk_piso.n14" 13.9458
resist "Clk_piso.n22" "Clk_piso.n18" 13.9463
resist "Clk_piso.n6" "adc_PISO_0.dffrs_5.clk" 23.2029
resist "Clk_piso.n0" "Clk_piso.t18" 26.9433
resist "Clk_piso.n3" "Clk_piso.t4" 26.9433
resist "Clk_piso.n7" "Clk_piso.t7" 26.9433
resist "Clk_piso.n11" "Clk_piso.t14" 26.9433
resist "Clk_piso.n15" "Clk_piso.t23" 26.9433
resist "Clk_piso.n19" "Clk_piso.t17" 26.9433
resist "Clk_piso.n1" "Clk_piso.t20" 27.1297
resist "Clk_piso.n4" "Clk_piso.t22" 27.1297
resist "Clk_piso.n8" "Clk_piso.t5" 27.1297
resist "Clk_piso.n12" "Clk_piso.t8" 27.1297
resist "Clk_piso.n16" "Clk_piso.t19" 27.1297
resist "Clk_piso.n20" "Clk_piso.t21" 27.1297
resist "Clk_piso.n1" "Clk_piso.t12" 40.8172
resist "Clk_piso.n4" "Clk_piso.t15" 40.8172
resist "Clk_piso.n8" "Clk_piso.t1" 40.8172
resist "Clk_piso.n12" "Clk_piso.t3" 40.8172
resist "Clk_piso.n16" "Clk_piso.t11" 40.8172
resist "Clk_piso.n20" "Clk_piso.t13" 40.8172
resist "Clk_piso.n0" "Clk_piso.t10" 41.0036
resist "Clk_piso.n3" "Clk_piso.t0" 41.0036
resist "Clk_piso.n7" "Clk_piso.t2" 41.0036
resist "Clk_piso.n11" "Clk_piso.t6" 41.0036
resist "Clk_piso.n15" "Clk_piso.t16" 41.0036
resist "Clk_piso.n19" "Clk_piso.t9" 41.0036
killnode "a_14393_30170"
rnode "a_14393_30170.t1" 0 72.3592 14761 29410 0
rnode "a_14393_30170.t4" 0 136.957 14721 32625 0
rnode "a_14393_30170.t5" 0 72.8052 14721 31615 0
rnode "a_14393_30170.n0" 0 237.516 14721 31929 0
rnode "a_14393_30170.t6" 0 136.379 14537 37035 0
rnode "a_14393_30170.t7" 0 73.385 14537 36025 0
rnode "a_14393_30170.n1" 0 710.315 14537 36455 0
rnode "a_14393_30170.n2" 0 1376.28 13953 31901 0
rnode "a_14393_30170.n3" 0 447.558 14866 29840 0
rnode "a_14393_30170.t2" 0 45.3262 14497 30420 0
rnode "a_14393_30170.t3" 0 45.3262 14393 30420 0
rnode "a_14393_30170.n4" 0 162.021 14445 30420 0
rnode "a_14393_30170.n5" 0 283.373 14813 30270 0
rnode "a_14393_30170.t0" 0 200.402 14761 30420 0
resist "a_14393_30170.n4" "a_14393_30170.t3" 0.728
resist "a_14393_30170.n4" "a_14393_30170.t2" 0.728
resist "a_14393_30170.n5" "a_14393_30170.n3" 0.731592
resist "a_14393_30170.n2" "a_14393_30170.n0" 5.73
resist "a_14393_30170.n5" "a_14393_30170.n4" 6.04902
resist "a_14393_30170.t0" "a_14393_30170.n5" 6.50992
resist "a_14393_30170.n3" "a_14393_30170.t1" 10.0468
resist "a_14393_30170.n3" "a_14393_30170.n2" 19.5776
resist "a_14393_30170.n2" "a_14393_30170.n1" 22.5279
resist "a_14393_30170.n0" "a_14393_30170.t5" 26.9433
resist "a_14393_30170.n1" "a_14393_30170.t7" 27.1297
resist "a_14393_30170.n1" "a_14393_30170.t6" 40.8172
resist "a_14393_30170.n0" "a_14393_30170.t4" 41.0036
rnode "adc_PISO_0.2inmux_3.OUT.t2" 0 274.676 14721 30420 0
rnode "adc_PISO_0.2inmux_3.OUT.t3" 0 146.015 14721 29410 0
rnode "adc_PISO_0.2inmux_3.OUT.n0" 0 524.832 14721 29724 0
rnode "adc_PISO_0.dffrs_2.d" 0 513.157 13437 29723 0
rnode "adc_PISO_0.2inmux_3.OUT.t1" 0 377.501 12867 30284 0
rnode "adc_PISO_0.2inmux_3.OUT.t0" 0 115.495 12867 29364 0
rnode "adc_PISO_0.2inmux_3.OUT.n1" 0 626.442 12959 29724 0
rnode "adc_PISO_0.2inmux_3.OUT" 0 121.881 13177 29724 0
resist "adc_PISO_0.2inmux_3.OUT" "adc_PISO_0.2inmux_3.OUT.n1" 0.350357
resist "adc_PISO_0.2inmux_3.OUT.n1" "adc_PISO_0.2inmux_3.OUT.t1" 4.35333
resist "adc_PISO_0.2inmux_3.OUT" "adc_PISO_0.dffrs_2.d" 4.8825
resist "adc_PISO_0.dffrs_2.d" "adc_PISO_0.2inmux_3.OUT.n0" 6.55929
resist "adc_PISO_0.2inmux_3.OUT.n1" "adc_PISO_0.2inmux_3.OUT.t0" 9.693
resist "adc_PISO_0.2inmux_3.OUT.n0" "adc_PISO_0.2inmux_3.OUT.t3" 26.9433
resist "adc_PISO_0.2inmux_3.OUT.n0" "adc_PISO_0.2inmux_3.OUT.t2" 41.0036
rnode "SARlogic_0.dffrs_7.nand3_6.C.t5" 0 81.4227 -2137 22524 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t7" 0 43.8131 -2137 21514 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n0" 0 138.373 -2137 21944 0
rnode "SARlogic_0.dffrs_7.nand3_2.B" 0 75.5988 -2749 21944 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t6" 0 81.7677 -3439 24729 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t8" 0 43.467 -3439 23719 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n1" 0 141.805 -3439 24033 0
rnode "SARlogic_0.dffrs_7.nand3_0.A" 0 1.63199 -4235 24030 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n2" 0 311.925 -4207 24005 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t4" 0 81.1365 -3807 20319 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t9" 0 44.2468 -3807 19309 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n3" 0 134.448 -3807 19855 0
rnode "SARlogic_0.dffrs_7.nand3_6.C" 0 1.63199 -4235 19855 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n4" 0 290.497 -4207 19883 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n5" 0 356.155 -2861 21944 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n6" 0 26.7119 -2861 21944 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t0" 0 27.0611 -3663 22524 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t3" 0 27.0611 -3767 22524 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n7" 0 96.7316 -3715 22524 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t2" 0 119.646 -3399 22524 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n8" 0 169.183 -3347 22374 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.t1" 0 43.2007 -3399 21514 0
rnode "SARlogic_0.dffrs_7.nand3_6.C.n9" 0 124.539 -3294 21944 0
rnode "SARlogic_0.dffrs_7.nand3_1.Z" 0 37.9457 -3149 21943 0
resist "SARlogic_0.dffrs_7.nand3_6.C.n4" "SARlogic_0.dffrs_7.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_7.nand3_6.C.n2" "SARlogic_0.dffrs_7.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_7.nand3_6.C.n6" "SARlogic_0.dffrs_7.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_7.nand3_1.Z" "SARlogic_0.dffrs_7.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_7.nand3_6.C.n7" "SARlogic_0.dffrs_7.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_7.nand3_6.C.n7" "SARlogic_0.dffrs_7.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_7.nand3_6.C.n9" "SARlogic_0.dffrs_7.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_7.nand3_6.C.n6" "SARlogic_0.dffrs_7.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_7.nand3_1.Z" "SARlogic_0.dffrs_7.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_7.nand3_6.C.n4" "SARlogic_0.dffrs_7.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_7.nand3_2.B" "SARlogic_0.dffrs_7.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_7.nand3_6.C.n2" "SARlogic_0.dffrs_7.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_7.nand3_6.C.n8" "SARlogic_0.dffrs_7.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_7.nand3_6.C.n8" "SARlogic_0.dffrs_7.nand3_6.C.t2" 6.50992
resist "SARlogic_0.dffrs_7.nand3_6.C.n5" "SARlogic_0.dffrs_7.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_7.nand3_6.C.n5" "SARlogic_0.dffrs_7.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_7.nand3_6.C.n9" "SARlogic_0.dffrs_7.nand3_6.C.t1" 10.0468
resist "SARlogic_0.dffrs_7.nand3_6.C.n1" "SARlogic_0.dffrs_7.nand3_6.C.t8" 26.9433
resist "SARlogic_0.dffrs_7.nand3_6.C.n0" "SARlogic_0.dffrs_7.nand3_6.C.t7" 27.1297
resist "SARlogic_0.dffrs_7.nand3_6.C.n3" "SARlogic_0.dffrs_7.nand3_6.C.t9" 27.3161
resist "SARlogic_0.dffrs_7.nand3_6.C.n3" "SARlogic_0.dffrs_7.nand3_6.C.t4" 40.6308
resist "SARlogic_0.dffrs_7.nand3_6.C.n0" "SARlogic_0.dffrs_7.nand3_6.C.t5" 40.8172
resist "SARlogic_0.dffrs_7.nand3_6.C.n1" "SARlogic_0.dffrs_7.nand3_6.C.t6" 41.0036
killnode "a_n4631_29217"
rnode "a_n4631_29217.t1" 0 62.9331 -4447 32624 0
rnode "a_n4631_29217.t3" 0 100.467 -4183 31614 0
rnode "a_n4631_29217.t6" 0 189.356 -2921 32625 0
rnode "a_n4631_29217.t4" 0 101.891 -2921 31615 0
rnode "a_n4631_29217.n0" 0 336.581 -2921 32045 0
rnode "a_n4631_29217.t5" 0 188.69 -4591 30419 0
rnode "a_n4631_29217.t7" 0 102.9 -4591 29409 0
rnode "a_n4631_29217.n1" 0 878.788 -4591 29955 0
rnode "a_n4631_29217.n2" 0 786.977 -3821 32044 0
rnode "a_n4631_29217.n3" 0 291.828 -4078 32044 0
rnode "a_n4631_29217.t2" 0 278.248 -4183 32624 0
rnode "a_n4631_29217.n4" 0 393.449 -4131 32474 0
rnode "a_n4631_29217.n5" 0 224.958 -4499 32624 0
rnode "a_n4631_29217.t0" 0 62.9331 -4551 32624 0
resist "a_n4631_29217.t0" "a_n4631_29217.n5" 0.728
resist "a_n4631_29217.n5" "a_n4631_29217.t1" 0.728
resist "a_n4631_29217.n4" "a_n4631_29217.n3" 0.731592
resist "a_n4631_29217.n3" "a_n4631_29217.n2" 4.89515
resist "a_n4631_29217.n2" "a_n4631_29217.n0" 5.91702
resist "a_n4631_29217.n5" "a_n4631_29217.n4" 6.04902
resist "a_n4631_29217.n4" "a_n4631_29217.t2" 6.50992
resist "a_n4631_29217.n3" "a_n4631_29217.t3" 10.0468
resist "a_n4631_29217.n2" "a_n4631_29217.n1" 19.2571
resist "a_n4631_29217.n0" "a_n4631_29217.t4" 27.1297
resist "a_n4631_29217.n1" "a_n4631_29217.t7" 27.3161
resist "a_n4631_29217.n1" "a_n4631_29217.t5" 40.6308
resist "a_n4631_29217.n0" "a_n4631_29217.t6" 40.8172
killnode "a_4921_30169"
rnode "a_4921_30169.t3" 0 45.3262 4921 30419 0
rnode "a_4921_30169.t2" 0 72.3592 5289 29409 0
rnode "a_4921_30169.t5" 0 136.957 5249 32624 0
rnode "a_4921_30169.t7" 0 72.8052 5249 31614 0
rnode "a_4921_30169.n0" 0 237.516 5249 31928 0
rnode "a_4921_30169.t6" 0 136.379 5065 37034 0
rnode "a_4921_30169.t4" 0 73.385 5065 36024 0
rnode "a_4921_30169.n1" 0 710.315 5065 36454 0
rnode "a_4921_30169.n2" 0 1376.28 4481 31900 0
rnode "a_4921_30169.n3" 0 447.558 5394 29839 0
rnode "a_4921_30169.t1" 0 200.402 5289 30419 0
rnode "a_4921_30169.n4" 0 283.373 5341 30269 0
rnode "a_4921_30169.n5" 0 162.021 4973 30419 0
rnode "a_4921_30169.t0" 0 45.3262 5025 30419 0
resist "a_4921_30169.n5" "a_4921_30169.t3" 0.728
resist "a_4921_30169.t0" "a_4921_30169.n5" 0.728
resist "a_4921_30169.n4" "a_4921_30169.n3" 0.731592
resist "a_4921_30169.n2" "a_4921_30169.n0" 5.73
resist "a_4921_30169.n5" "a_4921_30169.n4" 6.04902
resist "a_4921_30169.n4" "a_4921_30169.t1" 6.50992
resist "a_4921_30169.n3" "a_4921_30169.t2" 10.0468
resist "a_4921_30169.n3" "a_4921_30169.n2" 19.5776
resist "a_4921_30169.n2" "a_4921_30169.n1" 22.5279
resist "a_4921_30169.n0" "a_4921_30169.t7" 26.9433
resist "a_4921_30169.n1" "a_4921_30169.t4" 27.1297
resist "a_4921_30169.n1" "a_4921_30169.t6" 40.8172
resist "a_4921_30169.n0" "a_4921_30169.t5" 41.0036
rnode "adc_PISO_0.2inmux_2.OUT.t3" 0 274.676 5249 30419 0
rnode "adc_PISO_0.2inmux_2.OUT.t2" 0 146.015 5249 29409 0
rnode "adc_PISO_0.2inmux_2.OUT.n0" 0 524.832 5249 29723 0
rnode "adc_PISO_0.dffrs_1.d" 0 513.157 3965 29722 0
rnode "adc_PISO_0.2inmux_2.OUT.t1" 0 377.501 3395 30283 0
rnode "adc_PISO_0.2inmux_2.OUT.t0" 0 115.495 3395 29363 0
rnode "adc_PISO_0.2inmux_2.OUT.n1" 0 626.442 3487 29723 0
rnode "adc_PISO_0.2inmux_2.OUT" 0 121.881 3705 29723 0
resist "adc_PISO_0.2inmux_2.OUT" "adc_PISO_0.2inmux_2.OUT.n1" 0.350357
resist "adc_PISO_0.2inmux_2.OUT.n1" "adc_PISO_0.2inmux_2.OUT.t1" 4.35333
resist "adc_PISO_0.2inmux_2.OUT" "adc_PISO_0.dffrs_1.d" 4.8825
resist "adc_PISO_0.dffrs_1.d" "adc_PISO_0.2inmux_2.OUT.n0" 6.55929
resist "adc_PISO_0.2inmux_2.OUT.n1" "adc_PISO_0.2inmux_2.OUT.t0" 9.693
resist "adc_PISO_0.2inmux_2.OUT.n0" "adc_PISO_0.2inmux_2.OUT.t2" 26.9433
resist "adc_PISO_0.2inmux_2.OUT.n0" "adc_PISO_0.2inmux_2.OUT.t3" 41.0036
killnode "SARlogic_0.dffrs_12.Q"
rnode "SARlogic_0.dffrs_12.Q.t7" 0 55.081 12729 22524 0
rnode "SARlogic_0.dffrs_12.Q.t9" 0 29.2805 12729 21514 0
rnode "SARlogic_0.dffrs_12.Q.n0" 0 95.9733 12729 21828 0
rnode "SARlogic_0.dffrs_11.nand3_1.A" 0 93.2 11933 21825 0
rnode "SARlogic_0.dffrs_12.Q.t6" 0 54.8485 12545 20319 0
rnode "SARlogic_0.dffrs_12.Q.t4" 0 29.5137 12545 19309 0
rnode "SARlogic_0.dffrs_12.Q.n1" 0 93.2116 12545 19739 0
rnode "SARlogic_0.dffrs_11.nand3_6.B" 0 101.919 11933 19739 0
rnode "SARlogic_0.dffrs_12.Q.n2" 0 103.665 11825 21070 0
rnode "SARlogic_0.dffrs_11.clk" 0 679.814 11445 21042 0
rnode "SARlogic_0.dffrs_12.Q.t8" 0 54.6557 17889 20320 0
rnode "SARlogic_0.dffrs_12.Q.t5" 0 29.8059 17889 19310 0
rnode "SARlogic_0.dffrs_12.Q.n3" 0 90.568 17889 19856 0
rnode "SARlogic_0.dffrs_12.nand3_7.C" 0 1.09936 17461 19856 0
rnode "SARlogic_0.dffrs_12.Q.n4" 0 216.736 17489 19884 0
rnode "SARlogic_0.dffrs_12.Q.n5" 0 742.698 18659 21944 0
rnode "SARlogic_0.dffrs_12.Q.t0" 0 18.2291 18033 22524 0
rnode "SARlogic_0.dffrs_12.Q.t3" 0 18.2291 17929 22524 0
rnode "SARlogic_0.dffrs_12.Q.n6" 0 65.161 17981 22524 0
rnode "SARlogic_0.dffrs_12.Q.t1" 0 80.5968 18297 22524 0
rnode "SARlogic_0.dffrs_12.Q.n7" 0 113.966 18349 22374 0
rnode "SARlogic_0.dffrs_12.Q.t2" 0 29.1012 18297 21514 0
rnode "SARlogic_0.dffrs_12.Q.n8" 0 83.893 18402 21944 0
rnode "SARlogic_0.dffrs_12.nand3_2.Z" 0 18.7551 18547 21943 0
resist "SARlogic_0.dffrs_12.Q.n4" "SARlogic_0.dffrs_12.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_12.nand3_2.Z" "SARlogic_0.dffrs_12.Q.n5" 0.166401
resist "SARlogic_0.dffrs_11.clk" "SARlogic_0.dffrs_12.Q.n2" 0.610071
resist "SARlogic_0.dffrs_12.Q.n6" "SARlogic_0.dffrs_12.Q.t3" 0.728
resist "SARlogic_0.dffrs_12.Q.n6" "SARlogic_0.dffrs_12.Q.t0" 0.728
resist "SARlogic_0.dffrs_12.Q.n8" "SARlogic_0.dffrs_12.Q.n7" 0.731592
resist "SARlogic_0.dffrs_12.Q.n2" "SARlogic_0.dffrs_11.nand3_1.A" 1.34679
resist "SARlogic_0.dffrs_12.Q.n2" "SARlogic_0.dffrs_11.nand3_6.B" 2.17768
resist "SARlogic_0.dffrs_12.nand3_2.Z" "SARlogic_0.dffrs_12.Q.n8" 4.72875
resist "SARlogic_0.dffrs_12.Q.n4" "SARlogic_0.dffrs_12.Q.n3" 5.13857
resist "SARlogic_0.dffrs_11.nand3_6.B" "SARlogic_0.dffrs_12.Q.n1" 5.47929
resist "SARlogic_0.dffrs_11.nand3_1.A" "SARlogic_0.dffrs_12.Q.n0" 5.775
resist "SARlogic_0.dffrs_12.Q.n7" "SARlogic_0.dffrs_12.Q.n6" 6.04902
resist "SARlogic_0.dffrs_12.Q.n7" "SARlogic_0.dffrs_12.Q.t1" 6.50992
resist "SARlogic_0.dffrs_12.Q.n8" "SARlogic_0.dffrs_12.Q.t2" 10.0468
resist "SARlogic_0.dffrs_12.Q.n5" "SARlogic_0.dffrs_12.Q.n4" 14.0577
resist "SARlogic_0.dffrs_12.Q.n0" "SARlogic_0.dffrs_12.Q.t9" 26.9433
resist "SARlogic_0.dffrs_12.Q.n1" "SARlogic_0.dffrs_12.Q.t4" 27.1297
resist "SARlogic_0.dffrs_12.Q.n3" "SARlogic_0.dffrs_12.Q.t5" 27.3161
resist "SARlogic_0.dffrs_12.Q.n3" "SARlogic_0.dffrs_12.Q.t8" 40.6308
resist "SARlogic_0.dffrs_12.Q.n1" "SARlogic_0.dffrs_12.Q.t6" 40.8172
resist "SARlogic_0.dffrs_12.Q.n0" "SARlogic_0.dffrs_12.Q.t7" 41.0036
resist "SARlogic_0.dffrs_12.Q.n5" "SARlogic_0.dffrs_11.clk" 44.4666
rnode "adc_PISO_0.2inmux_2.Bit.t6" 0 148.561 -251 31459 0
rnode "adc_PISO_0.2inmux_2.Bit.t7" 0 66.5362 -47 30539 0
rnode "adc_PISO_0.2inmux_2.Bit.t5" 0 66.0091 -251 30539 0
rnode "adc_PISO_0.2inmux_2.Bit.n0" 0 109.082 -203 30708 0
rnode "adc_PISO_0.2inmux_2.Bit.n1" 0 156.204 -251 30977 0
rnode "adc_PISO_0.2inmux_2.Bit" 0 2.43212 -1669 30976 0
rnode "adc_PISO_0.2inmux_2.Bit.n2" 0 460.067 -1637 31005 0
rnode "adc_PISO_0.2inmux_2.Bit.t8" 0 105.801 -3105 32625 0
rnode "adc_PISO_0.2inmux_2.Bit.t4" 0 57.6975 -3105 31615 0
rnode "adc_PISO_0.2inmux_2.Bit.n3" 0 410.811 -3105 32161 0
rnode "adc_PISO_0.2inmux_2.Bit.t0" 0 35.2875 -2961 34829 0
rnode "adc_PISO_0.2inmux_2.Bit.t1" 0 35.2875 -3065 34829 0
rnode "adc_PISO_0.2inmux_2.Bit.n4" 0 126.137 -3013 34829 0
rnode "adc_PISO_0.2inmux_2.Bit.t2" 0 156.017 -2697 34829 0
rnode "adc_PISO_0.2inmux_2.Bit.n5" 0 220.613 -2645 34679 0
rnode "adc_PISO_0.2inmux_2.Bit.t3" 0 56.3334 -2697 33819 0
rnode "adc_PISO_0.2inmux_2.Bit.n6" 0 189.577 -2592 34249 0
rnode "adc_PISO_0.2inmux_2.Bit.n7" 0 396.935 -2335 34249 0
rnode "adc_PISO_0.dffrs_0.Q" 0 300.612 -2039 34249 0
resist "adc_PISO_0.2inmux_2.Bit.n2" "adc_PISO_0.2inmux_2.Bit" 0.0514286
resist "adc_PISO_0.2inmux_2.Bit.n1" "adc_PISO_0.2inmux_2.Bit.n0" 0.252187
resist "adc_PISO_0.dffrs_0.Q" "adc_PISO_0.2inmux_2.Bit.n7" 0.457582
resist "adc_PISO_0.2inmux_2.Bit.n4" "adc_PISO_0.2inmux_2.Bit.t1" 0.728
resist "adc_PISO_0.2inmux_2.Bit.n4" "adc_PISO_0.2inmux_2.Bit.t0" 0.728
resist "adc_PISO_0.2inmux_2.Bit.n6" "adc_PISO_0.2inmux_2.Bit.n5" 0.731592
resist "adc_PISO_0.dffrs_0.Q" "adc_PISO_0.2inmux_2.Bit.n2" 5.81464
resist "adc_PISO_0.2inmux_2.Bit.n5" "adc_PISO_0.2inmux_2.Bit.n4" 6.04902
resist "adc_PISO_0.2inmux_2.Bit.n5" "adc_PISO_0.2inmux_2.Bit.t2" 6.50992
resist "adc_PISO_0.2inmux_2.Bit.n2" "adc_PISO_0.2inmux_2.Bit.n1" 6.70436
resist "adc_PISO_0.2inmux_2.Bit.n7" "adc_PISO_0.2inmux_2.Bit.n6" 9.39515
resist "adc_PISO_0.2inmux_2.Bit.n6" "adc_PISO_0.2inmux_2.Bit.t3" 10.0468
resist "adc_PISO_0.2inmux_2.Bit.n7" "adc_PISO_0.2inmux_2.Bit.n3" 14.6962
resist "adc_PISO_0.2inmux_2.Bit.n0" "adc_PISO_0.2inmux_2.Bit.t5" 19.4002
resist "adc_PISO_0.2inmux_2.Bit.n0" "adc_PISO_0.2inmux_2.Bit.t7" 19.6725
resist "adc_PISO_0.2inmux_2.Bit.n3" "adc_PISO_0.2inmux_2.Bit.t4" 27.3161
resist "adc_PISO_0.2inmux_2.Bit.n1" "adc_PISO_0.2inmux_2.Bit.t6" 34.1061
resist "adc_PISO_0.2inmux_2.Bit.n3" "adc_PISO_0.2inmux_2.Bit.t8" 40.6308
killnode "a_20783_29264"
rnode "a_20783_29264.t5" 0 170.497 22289 30284 0
rnode "a_20783_29264.t4" 0 76.2036 22289 29364 0
rnode "a_20783_29264.n0" 0 225.877 22241 29724 0
rnode "a_20783_29264.t1" 0 211.005 21859 30284 0
rnode "a_20783_29264.t2" 0 219.916 21555 30284 0
rnode "a_20783_29264.n1" 0 540.122 21911 29987 0
rnode "a_20783_29264.n2" 0 154.808 21951 29724 0
rnode "a_20783_29264.t3" 0 48.7951 21655 29364 0
rnode "a_20783_29264.n3" 0 291.56 21707 29364 0
rnode "a_20783_29264.t0" 0 61.217 20871 29364 0
resist "a_20783_29264.n2" "a_20783_29264.n1" 0.295875
resist "a_20783_29264.n3" "a_20783_29264.n2" 0.599211
resist "a_20783_29264.n1" "a_20783_29264.t1" 3.95029
resist "a_20783_29264.n1" "a_20783_29264.t2" 4.09152
resist "a_20783_29264.n2" "a_20783_29264.n0" 4.93329
resist "a_20783_29264.n3" "a_20783_29264.t3" 9.288
resist "a_20783_29264.t0" "a_20783_29264.n3" 10.3396
resist "a_20783_29264.n0" "a_20783_29264.t4" 19.5793
resist "a_20783_29264.n0" "a_20783_29264.t5" 34.1792
rnode "SARlogic_0.dffrs_0.nand3_1.C.t4" 0 119.526 -7849 12948 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.t5" 0 65.1819 -7849 11938 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.n0" 0 198.062 -7849 12484 0
rnode "SARlogic_0.dffrs_0.nand3_1.C" 0 2.40416 -8277 12484 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.n1" 0 488.96 -8249 12512 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.t1" 0 39.8649 -7705 15153 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.t0" 0 39.8649 -7809 15153 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.n2" 0 142.499 -7757 15153 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.t2" 0 176.256 -7441 15153 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.n3" 0 249.23 -7389 15003 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.t3" 0 63.6409 -7441 14143 0
rnode "SARlogic_0.dffrs_0.nand3_1.C.n4" 0 183.464 -7336 14573 0
rnode "SARlogic_0.dffrs_0.nand3_0.Z" 0 231.046 -7191 14572 0
resist "SARlogic_0.dffrs_0.nand3_1.C.n1" "SARlogic_0.dffrs_0.nand3_1.C" 0.045
resist "SARlogic_0.dffrs_0.nand3_1.C.n2" "SARlogic_0.dffrs_0.nand3_1.C.t0" 0.728
resist "SARlogic_0.dffrs_0.nand3_1.C.n2" "SARlogic_0.dffrs_0.nand3_1.C.t1" 0.728
resist "SARlogic_0.dffrs_0.nand3_1.C.n4" "SARlogic_0.dffrs_0.nand3_1.C.n3" 0.731592
resist "SARlogic_0.dffrs_0.nand3_0.Z" "SARlogic_0.dffrs_0.nand3_1.C.n4" 4.72875
resist "SARlogic_0.dffrs_0.nand3_1.C.n1" "SARlogic_0.dffrs_0.nand3_1.C.n0" 5.13857
resist "SARlogic_0.dffrs_0.nand3_1.C.n3" "SARlogic_0.dffrs_0.nand3_1.C.n2" 6.04902
resist "SARlogic_0.dffrs_0.nand3_1.C.n3" "SARlogic_0.dffrs_0.nand3_1.C.t2" 6.50992
resist "SARlogic_0.dffrs_0.nand3_1.C.n4" "SARlogic_0.dffrs_0.nand3_1.C.t3" 10.0468
resist "SARlogic_0.dffrs_0.nand3_0.Z" "SARlogic_0.dffrs_0.nand3_1.C.n1" 14.2849
resist "SARlogic_0.dffrs_0.nand3_1.C.n0" "SARlogic_0.dffrs_0.nand3_1.C.t5" 27.3161
resist "SARlogic_0.dffrs_0.nand3_1.C.n0" "SARlogic_0.dffrs_0.nand3_1.C.t4" 40.6308
killnode "a_1839_29263"
rnode "a_1839_29263.t5" 0 170.497 3345 30283 0
rnode "a_1839_29263.t4" 0 76.2036 3345 29363 0
rnode "a_1839_29263.n0" 0 225.877 3297 29723 0
rnode "a_1839_29263.t3" 0 211.005 2915 30283 0
rnode "a_1839_29263.t2" 0 219.916 2611 30283 0
rnode "a_1839_29263.n1" 0 540.122 2967 29986 0
rnode "a_1839_29263.n2" 0 154.808 3007 29723 0
rnode "a_1839_29263.t1" 0 48.7951 2711 29363 0
rnode "a_1839_29263.n3" 0 291.56 2763 29363 0
rnode "a_1839_29263.t0" 0 61.217 1927 29363 0
resist "a_1839_29263.n2" "a_1839_29263.n1" 0.295875
resist "a_1839_29263.n3" "a_1839_29263.n2" 0.599211
resist "a_1839_29263.n1" "a_1839_29263.t3" 3.95029
resist "a_1839_29263.n1" "a_1839_29263.t2" 4.09152
resist "a_1839_29263.n2" "a_1839_29263.n0" 4.93329
resist "a_1839_29263.n3" "a_1839_29263.t1" 9.288
resist "a_1839_29263.t0" "a_1839_29263.n3" 10.3396
resist "a_1839_29263.n0" "a_1839_29263.t4" 19.5793
resist "a_1839_29263.n0" "a_1839_29263.t5" 34.1792
killnode "a_n389_28819"
rnode "a_n389_28819.t5" 0 158.426 1117 29119 0
rnode "a_n389_28819.t4" 0 70.8083 1117 28199 0
rnode "a_n389_28819.n0" 0 209.885 1069 28559 0
rnode "a_n389_28819.t2" 0 143.997 687 29119 0
rnode "a_n389_28819.t3" 0 185.478 -301 29119 0
rnode "a_n389_28819.n1" 0 923.758 739 28872 0
rnode "a_n389_28819.n2" 0 127.45 779 28559 0
rnode "a_n389_28819.t1" 0 45.3404 687 28199 0
rnode "a_n389_28819.n3" 0 149.94 739 28199 0
rnode "a_n389_28819.t0" 0 84.917 383 28199 0
resist "a_n389_28819.n2" "a_n389_28819.n1" 0.352125
resist "a_n389_28819.n3" "a_n389_28819.n2" 0.405
resist "a_n389_28819.n1" "a_n389_28819.t2" 3.85496
resist "a_n389_28819.n1" "a_n389_28819.t3" 4.23296
resist "a_n389_28819.n2" "a_n389_28819.n0" 4.93329
resist "a_n389_28819.n3" "a_n389_28819.t1" 9.288
resist "a_n389_28819.t0" "a_n389_28819.n3" 18.7712
resist "a_n389_28819.n0" "a_n389_28819.t4" 19.5793
resist "a_n389_28819.n0" "a_n389_28819.t5" 34.1792
rnode "SARlogic_0.dffrs_8.nand3_6.C.t5" 0 81.4227 1905 22524 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t7" 0 43.8131 1905 21514 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n0" 0 138.373 1905 21944 0
rnode "SARlogic_0.dffrs_8.nand3_2.B" 0 75.5988 1293 21944 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t4" 0 81.7677 603 24729 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t6" 0 43.467 603 23719 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n1" 0 141.805 603 24033 0
rnode "SARlogic_0.dffrs_8.nand3_0.A" 0 1.63199 -193 24030 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n2" 0 311.925 -165 24005 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t9" 0 81.1365 235 20319 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t8" 0 44.2468 235 19309 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n3" 0 134.448 235 19855 0
rnode "SARlogic_0.dffrs_8.nand3_6.C" 0 1.63199 -193 19855 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n4" 0 290.497 -165 19883 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n5" 0 356.155 1181 21944 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n6" 0 26.7119 1181 21944 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t1" 0 27.0611 379 22524 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t0" 0 27.0611 275 22524 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n7" 0 96.7316 327 22524 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t2" 0 119.646 643 22524 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n8" 0 169.183 695 22374 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.t3" 0 43.2007 643 21514 0
rnode "SARlogic_0.dffrs_8.nand3_6.C.n9" 0 124.539 748 21944 0
rnode "SARlogic_0.dffrs_8.nand3_1.Z" 0 37.9457 893 21943 0
resist "SARlogic_0.dffrs_8.nand3_6.C.n4" "SARlogic_0.dffrs_8.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_8.nand3_6.C.n2" "SARlogic_0.dffrs_8.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_8.nand3_6.C.n6" "SARlogic_0.dffrs_8.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_8.nand3_1.Z" "SARlogic_0.dffrs_8.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_8.nand3_6.C.n7" "SARlogic_0.dffrs_8.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_8.nand3_6.C.n7" "SARlogic_0.dffrs_8.nand3_6.C.t1" 0.728
resist "SARlogic_0.dffrs_8.nand3_6.C.n9" "SARlogic_0.dffrs_8.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_8.nand3_6.C.n6" "SARlogic_0.dffrs_8.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_8.nand3_1.Z" "SARlogic_0.dffrs_8.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_8.nand3_6.C.n4" "SARlogic_0.dffrs_8.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_8.nand3_2.B" "SARlogic_0.dffrs_8.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_8.nand3_6.C.n2" "SARlogic_0.dffrs_8.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_8.nand3_6.C.n8" "SARlogic_0.dffrs_8.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_8.nand3_6.C.n8" "SARlogic_0.dffrs_8.nand3_6.C.t2" 6.50992
resist "SARlogic_0.dffrs_8.nand3_6.C.n5" "SARlogic_0.dffrs_8.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_8.nand3_6.C.n5" "SARlogic_0.dffrs_8.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_8.nand3_6.C.n9" "SARlogic_0.dffrs_8.nand3_6.C.t3" 10.0468
resist "SARlogic_0.dffrs_8.nand3_6.C.n1" "SARlogic_0.dffrs_8.nand3_6.C.t6" 26.9433
resist "SARlogic_0.dffrs_8.nand3_6.C.n0" "SARlogic_0.dffrs_8.nand3_6.C.t7" 27.1297
resist "SARlogic_0.dffrs_8.nand3_6.C.n3" "SARlogic_0.dffrs_8.nand3_6.C.t8" 27.3161
resist "SARlogic_0.dffrs_8.nand3_6.C.n3" "SARlogic_0.dffrs_8.nand3_6.C.t9" 40.6308
resist "SARlogic_0.dffrs_8.nand3_6.C.n0" "SARlogic_0.dffrs_8.nand3_6.C.t5" 40.8172
resist "SARlogic_0.dffrs_8.nand3_6.C.n1" "SARlogic_0.dffrs_8.nand3_6.C.t4" 41.0036
rnode "Vin2.t6" 0 273.063 -6793 -1894 0
rnode "Vin2.t3" 0 190.064 -7097 -2857 0
rnode "Vin2.n0" 0 499.663 -7097 -2651 0
rnode "Vin2.t9" 0 190.064 -7401 -2857 0
rnode "Vin2.n1" 0 163.731 -7401 -2651 0
rnode "Vin2.t2" 0 205.195 -7705 -1894 0
rnode "Vin2.t5" 0 206.938 -8009 -1894 0
rnode "Vin2.n2" 0 244.205 -7706 -2098 0
rnode "Vin2.n3" 0 170.702 -7706 -2502 0
rnode "Vin2.t0" 0 190.064 -8313 -2857 0
rnode "Vin2.n4" 0 196.542 -8313 -2651 0
rnode "Vin2.t7" 0 190.064 -8617 -2857 0
rnode "Vin2.n5" 0 152.95 -8617 -2651 0
rnode "Vin2.t4" 0 205.192 -8921 -1894 0
rnode "Vin2.t1" 0 213.329 -9225 -1894 0
rnode "Vin2.n6" 0 259.826 -8921 -2098 0
rnode "Vin2.n7" 0 171.751 -8921 -2502 0
rnode "Vin2.t8" 0 190.064 -9529 -2857 0
rnode "Vin2.n8" 0 476.578 -9529 -2651 0
rnode "Vin2" 0 86.4335 -13878 -2540 0
rnode "comparator_no_offsetcal_0.Vin2" 0 523.581 -12515 -2540 0
resist "Vin2.n5" "Vin2.n4" 0.234105
resist "Vin2.n4" "Vin2.n3" 0.646632
resist "Vin2.n8" "Vin2.n7" 0.647158
resist "Vin2.n3" "Vin2.n1" 1.40616
resist "Vin2.n1" "Vin2.n0" 2.48358
resist "Vin2.n7" "Vin2.n5" 2.53116
resist "comparator_no_offsetcal_0.Vin2" "Vin2.n8" 3.51785
resist "comparator_no_offsetcal_0.Vin2" "Vin2" 6.1086
resist "Vin2.n0" "Vin2.t3" 11.519
resist "Vin2.n1" "Vin2.t9" 11.519
resist "Vin2.n4" "Vin2.t0" 11.519
resist "Vin2.n5" "Vin2.t7" 11.519
resist "Vin2.n8" "Vin2.t8" 11.519
resist "Vin2.n6" "Vin2.t4" 16.019
resist "Vin2.n2" "Vin2.t2" 16.0205
resist "Vin2.n6" "Vin2.t1" 16.3636
resist "Vin2.n2" "Vin2.t5" 16.3651
resist "Vin2.n0" "Vin2.t6" 22.8497
resist "Vin2.n3" "Vin2.n2" 23.1027
resist "Vin2.n7" "Vin2.n6" 23.1027
rnode "SARlogic_0.dffrs_11.nand3_6.C.t6" 0 81.4227 14031 22524 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t8" 0 43.8131 14031 21514 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n0" 0 138.373 14031 21944 0
rnode "SARlogic_0.dffrs_11.nand3_2.B" 0 75.5988 13419 21944 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t7" 0 81.7677 12729 24729 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t9" 0 43.467 12729 23719 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n1" 0 141.805 12729 24033 0
rnode "SARlogic_0.dffrs_11.nand3_0.A" 0 1.63199 11933 24030 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n2" 0 311.925 11961 24005 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t5" 0 81.1365 12361 20319 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t4" 0 44.2468 12361 19309 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n3" 0 134.448 12361 19855 0
rnode "SARlogic_0.dffrs_11.nand3_6.C" 0 1.63199 11933 19855 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n4" 0 290.497 11961 19883 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n5" 0 356.155 13307 21944 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n6" 0 26.7119 13307 21944 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t0" 0 27.0611 12505 22524 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t3" 0 27.0611 12401 22524 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n7" 0 96.7316 12453 22524 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t1" 0 119.646 12769 22524 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n8" 0 169.183 12821 22374 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.t2" 0 43.2007 12769 21514 0
rnode "SARlogic_0.dffrs_11.nand3_6.C.n9" 0 124.539 12874 21944 0
rnode "SARlogic_0.dffrs_11.nand3_1.Z" 0 37.9457 13019 21943 0
resist "SARlogic_0.dffrs_11.nand3_6.C.n4" "SARlogic_0.dffrs_11.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_11.nand3_6.C.n2" "SARlogic_0.dffrs_11.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_11.nand3_6.C.n6" "SARlogic_0.dffrs_11.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_11.nand3_1.Z" "SARlogic_0.dffrs_11.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_11.nand3_6.C.n7" "SARlogic_0.dffrs_11.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_11.nand3_6.C.n7" "SARlogic_0.dffrs_11.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_11.nand3_6.C.n9" "SARlogic_0.dffrs_11.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_11.nand3_6.C.n6" "SARlogic_0.dffrs_11.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_11.nand3_1.Z" "SARlogic_0.dffrs_11.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_11.nand3_6.C.n4" "SARlogic_0.dffrs_11.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_11.nand3_2.B" "SARlogic_0.dffrs_11.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_11.nand3_6.C.n2" "SARlogic_0.dffrs_11.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_11.nand3_6.C.n8" "SARlogic_0.dffrs_11.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_11.nand3_6.C.n8" "SARlogic_0.dffrs_11.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_11.nand3_6.C.n5" "SARlogic_0.dffrs_11.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_11.nand3_6.C.n5" "SARlogic_0.dffrs_11.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_11.nand3_6.C.n9" "SARlogic_0.dffrs_11.nand3_6.C.t2" 10.0468
resist "SARlogic_0.dffrs_11.nand3_6.C.n1" "SARlogic_0.dffrs_11.nand3_6.C.t9" 26.9433
resist "SARlogic_0.dffrs_11.nand3_6.C.n0" "SARlogic_0.dffrs_11.nand3_6.C.t8" 27.1297
resist "SARlogic_0.dffrs_11.nand3_6.C.n3" "SARlogic_0.dffrs_11.nand3_6.C.t4" 27.3161
resist "SARlogic_0.dffrs_11.nand3_6.C.n3" "SARlogic_0.dffrs_11.nand3_6.C.t5" 40.6308
resist "SARlogic_0.dffrs_11.nand3_6.C.n0" "SARlogic_0.dffrs_11.nand3_6.C.t6" 40.8172
resist "SARlogic_0.dffrs_11.nand3_6.C.n1" "SARlogic_0.dffrs_11.nand3_6.C.t7" 41.0036
rnode "SARlogic_0.dffrs_0.nand3_8.C.t6" 0 99.4118 -6179 10744 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.t4" 0 53.493 -6179 9734 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.n0" 0 168.944 -6179 10164 0
rnode "SARlogic_0.dffrs_0.nand3_7.B" 0 104.909 -6791 10164 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.t5" 0 99.0623 -7849 8538 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.t7" 0 54.0225 -7849 7528 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.n1" 0 164.153 -7849 8074 0
rnode "SARlogic_0.dffrs_0.nand3_8.C" 0 1.99256 -8277 8074 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.n2" 0 403.391 -8249 8102 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.n3" 0 175.005 -7079 10163 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.t2" 0 33.0399 -7705 10743 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.t3" 0 33.0399 -7809 10743 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.n4" 0 118.103 -7757 10743 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.t0" 0 146.08 -7441 10743 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.n5" 0 206.561 -7389 10593 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.t1" 0 52.7453 -7441 9733 0
rnode "SARlogic_0.dffrs_0.nand3_8.C.n6" 0 152.054 -7336 10163 0
rnode "SARlogic_0.dffrs_0.nand3_6.Z" 0 33.9933 -7191 10162 0
resist "SARlogic_0.dffrs_0.nand3_8.C.n2" "SARlogic_0.dffrs_0.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_0.nand3_6.Z" "SARlogic_0.dffrs_0.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_0.nand3_8.C.n3" "SARlogic_0.dffrs_0.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_0.nand3_8.C.n4" "SARlogic_0.dffrs_0.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_0.nand3_8.C.n4" "SARlogic_0.dffrs_0.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_0.nand3_8.C.n6" "SARlogic_0.dffrs_0.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_0.nand3_6.Z" "SARlogic_0.dffrs_0.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_0.nand3_8.C.n2" "SARlogic_0.dffrs_0.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_0.nand3_7.B" "SARlogic_0.dffrs_0.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_0.nand3_8.C.n5" "SARlogic_0.dffrs_0.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_0.nand3_8.C.n5" "SARlogic_0.dffrs_0.nand3_8.C.t0" 6.50992
resist "SARlogic_0.dffrs_0.nand3_8.C.n6" "SARlogic_0.dffrs_0.nand3_8.C.t1" 10.0468
resist "SARlogic_0.dffrs_0.nand3_8.C.n3" "SARlogic_0.dffrs_0.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_0.nand3_8.C.n0" "SARlogic_0.dffrs_0.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_0.nand3_8.C.n1" "SARlogic_0.dffrs_0.nand3_8.C.t7" 27.3161
resist "SARlogic_0.dffrs_0.nand3_8.C.n1" "SARlogic_0.dffrs_0.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_0.nand3_8.C.n0" "SARlogic_0.dffrs_0.nand3_8.C.t6" 40.8172
rnode "SARlogic_0.dffrs_0.nand3_6.C.t7" 0 117.249 -6179 12948 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t8" 0 63.0909 -6179 11938 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n0" 0 199.257 -6179 12368 0
rnode "SARlogic_0.dffrs_0.nand3_2.B" 0 108.862 -6791 12368 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t6" 0 117.746 -7481 15153 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t9" 0 62.5924 -7481 14143 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n1" 0 204.199 -7481 14457 0
rnode "SARlogic_0.dffrs_0.nand3_0.A" 0 2.35007 -8277 14454 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n2" 0 449.172 -8249 14429 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t4" 0 116.836 -7849 10743 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t5" 0 63.7154 -7849 9733 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n3" 0 193.606 -7849 10279 0
rnode "SARlogic_0.dffrs_0.nand3_6.C" 0 2.35007 -8277 10279 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n4" 0 418.316 -8249 10307 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n5" 0 512.863 -6903 12368 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n6" 0 38.4651 -6903 12368 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t1" 0 38.968 -7705 12948 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t0" 0 38.968 -7809 12948 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n7" 0 139.293 -7757 12948 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t3" 0 172.29 -7441 12948 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n8" 0 243.623 -7389 12798 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.t2" 0 62.209 -7441 11938 0
rnode "SARlogic_0.dffrs_0.nand3_6.C.n9" 0 179.336 -7336 12368 0
rnode "SARlogic_0.dffrs_0.nand3_1.Z" 0 54.6418 -7191 12367 0
resist "SARlogic_0.dffrs_0.nand3_6.C.n4" "SARlogic_0.dffrs_0.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_0.nand3_6.C.n2" "SARlogic_0.dffrs_0.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_0.nand3_6.C.n6" "SARlogic_0.dffrs_0.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_0.nand3_1.Z" "SARlogic_0.dffrs_0.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_0.nand3_6.C.n7" "SARlogic_0.dffrs_0.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_0.nand3_6.C.n7" "SARlogic_0.dffrs_0.nand3_6.C.t1" 0.728
resist "SARlogic_0.dffrs_0.nand3_6.C.n9" "SARlogic_0.dffrs_0.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_0.nand3_6.C.n6" "SARlogic_0.dffrs_0.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_0.nand3_1.Z" "SARlogic_0.dffrs_0.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_0.nand3_6.C.n4" "SARlogic_0.dffrs_0.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_0.nand3_2.B" "SARlogic_0.dffrs_0.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_0.nand3_6.C.n2" "SARlogic_0.dffrs_0.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_0.nand3_6.C.n8" "SARlogic_0.dffrs_0.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_0.nand3_6.C.n8" "SARlogic_0.dffrs_0.nand3_6.C.t3" 6.50992
resist "SARlogic_0.dffrs_0.nand3_6.C.n5" "SARlogic_0.dffrs_0.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_0.nand3_6.C.n5" "SARlogic_0.dffrs_0.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_0.nand3_6.C.n9" "SARlogic_0.dffrs_0.nand3_6.C.t2" 10.0468
resist "SARlogic_0.dffrs_0.nand3_6.C.n1" "SARlogic_0.dffrs_0.nand3_6.C.t9" 26.9433
resist "SARlogic_0.dffrs_0.nand3_6.C.n0" "SARlogic_0.dffrs_0.nand3_6.C.t8" 27.1297
resist "SARlogic_0.dffrs_0.nand3_6.C.n3" "SARlogic_0.dffrs_0.nand3_6.C.t5" 27.3161
resist "SARlogic_0.dffrs_0.nand3_6.C.n3" "SARlogic_0.dffrs_0.nand3_6.C.t4" 40.6308
resist "SARlogic_0.dffrs_0.nand3_6.C.n0" "SARlogic_0.dffrs_0.nand3_6.C.t7" 40.8172
resist "SARlogic_0.dffrs_0.nand3_6.C.n1" "SARlogic_0.dffrs_0.nand3_6.C.t6" 41.0036
rnode "SARlogic_0.dffrs_9.nand3_8.C.t5" 0 99.4118 5947 20320 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.t6" 0 53.493 5947 19310 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.n0" 0 168.944 5947 19740 0
rnode "SARlogic_0.dffrs_9.nand3_7.B" 0 104.909 5335 19740 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.t7" 0 99.0623 4277 18114 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.t4" 0 54.0225 4277 17104 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.n1" 0 164.153 4277 17650 0
rnode "SARlogic_0.dffrs_9.nand3_8.C" 0 1.99256 3849 17650 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.n2" 0 403.391 3877 17678 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.n3" 0 175.005 5047 19739 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.t1" 0 33.0399 4421 20319 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.t0" 0 33.0399 4317 20319 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.n4" 0 118.103 4369 20319 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.t3" 0 146.08 4685 20319 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.n5" 0 206.561 4737 20169 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.t2" 0 52.7453 4685 19309 0
rnode "SARlogic_0.dffrs_9.nand3_8.C.n6" 0 152.054 4790 19739 0
rnode "SARlogic_0.dffrs_9.nand3_6.Z" 0 33.9933 4935 19738 0
resist "SARlogic_0.dffrs_9.nand3_8.C.n2" "SARlogic_0.dffrs_9.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_9.nand3_6.Z" "SARlogic_0.dffrs_9.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_9.nand3_8.C.n3" "SARlogic_0.dffrs_9.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_9.nand3_8.C.n4" "SARlogic_0.dffrs_9.nand3_8.C.t0" 0.728
resist "SARlogic_0.dffrs_9.nand3_8.C.n4" "SARlogic_0.dffrs_9.nand3_8.C.t1" 0.728
resist "SARlogic_0.dffrs_9.nand3_8.C.n6" "SARlogic_0.dffrs_9.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_9.nand3_6.Z" "SARlogic_0.dffrs_9.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_9.nand3_8.C.n2" "SARlogic_0.dffrs_9.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_9.nand3_7.B" "SARlogic_0.dffrs_9.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_9.nand3_8.C.n5" "SARlogic_0.dffrs_9.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_9.nand3_8.C.n5" "SARlogic_0.dffrs_9.nand3_8.C.t3" 6.50992
resist "SARlogic_0.dffrs_9.nand3_8.C.n6" "SARlogic_0.dffrs_9.nand3_8.C.t2" 10.0468
resist "SARlogic_0.dffrs_9.nand3_8.C.n3" "SARlogic_0.dffrs_9.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_9.nand3_8.C.n0" "SARlogic_0.dffrs_9.nand3_8.C.t6" 27.1297
resist "SARlogic_0.dffrs_9.nand3_8.C.n1" "SARlogic_0.dffrs_9.nand3_8.C.t4" 27.3161
resist "SARlogic_0.dffrs_9.nand3_8.C.n1" "SARlogic_0.dffrs_9.nand3_8.C.t7" 40.6308
resist "SARlogic_0.dffrs_9.nand3_8.C.n0" "SARlogic_0.dffrs_9.nand3_8.C.t5" 40.8172
killnode "a_n389_31159"
rnode "a_n389_31159.t4" 0 165.97 1117 31459 0
rnode "a_n389_31159.t5" 0 74.1802 1117 30539 0
rnode "a_n389_31159.n0" 0 219.88 1069 30899 0
rnode "a_n389_31159.t3" 0 88.9606 383 30539 0
rnode "a_n389_31159.t2" 0 47.4995 687 30539 0
rnode "a_n389_31159.n1" 0 157.08 739 30539 0
rnode "a_n389_31159.n2" 0 133.519 779 30899 0
rnode "a_n389_31159.t1" 0 150.854 687 31459 0
rnode "a_n389_31159.n3" 0 967.746 739 31342 0
rnode "a_n389_31159.t0" 0 194.311 -301 31459 0
resist "a_n389_31159.n3" "a_n389_31159.n2" 0.352125
resist "a_n389_31159.n2" "a_n389_31159.n1" 0.405
resist "a_n389_31159.n3" "a_n389_31159.t1" 3.85496
resist "a_n389_31159.t0" "a_n389_31159.n3" 4.23296
resist "a_n389_31159.n2" "a_n389_31159.n0" 4.93329
resist "a_n389_31159.n1" "a_n389_31159.t2" 9.288
resist "a_n389_31159.n1" "a_n389_31159.t3" 18.7712
resist "a_n389_31159.n0" "a_n389_31159.t5" 19.5793
resist "a_n389_31159.n0" "a_n389_31159.t4" 34.1792
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t6" 0 99.294 -11493 10743 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t5" 0 52.7838 -11493 9733 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.n0" 0 172.199 -11493 10047 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t7" 0 98.8749 -11677 15153 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t4" 0 53.2041 -11677 14143 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.n1" 0 168.032 -11677 14573 0
rnode "SARlogic_0.dffrs_13.nand3_0.B" 0 457.462 -12289 14573 0
rnode "SARlogic_0.dffrs_13.nand3_6.A" 0 375.268 -12289 10044 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.n2" 0 456.845 -12261 10019 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t3" 0 32.8615 -11717 8538 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t0" 0 32.8615 -11821 8538 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.n3" 0 117.465 -11769 8538 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t2" 0 145.291 -11453 8538 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.n4" 0 205.446 -11401 8388 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.t1" 0 52.4604 -11453 7528 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z.n5" 0 151.233 -11348 7958 0
rnode "SARlogic_0.dffrs_13.nand3_8.Z" 0 228.418 -11203 7957 0
resist "SARlogic_0.dffrs_13.nand3_8.Z.n2" "SARlogic_0.dffrs_13.nand3_6.A" 0.045
resist "SARlogic_0.dffrs_13.nand3_8.Z.n3" "SARlogic_0.dffrs_13.nand3_8.Z.t0" 0.728
resist "SARlogic_0.dffrs_13.nand3_8.Z.n3" "SARlogic_0.dffrs_13.nand3_8.Z.t3" 0.728
resist "SARlogic_0.dffrs_13.nand3_8.Z.n5" "SARlogic_0.dffrs_13.nand3_8.Z.n4" 0.731592
resist "SARlogic_0.dffrs_13.nand3_8.Z" "SARlogic_0.dffrs_13.nand3_8.Z.n5" 4.72875
resist "SARlogic_0.dffrs_13.nand3_0.B" "SARlogic_0.dffrs_13.nand3_8.Z.n1" 5.47929
resist "SARlogic_0.dffrs_13.nand3_8.Z.n2" "SARlogic_0.dffrs_13.nand3_8.Z.n0" 5.73
resist "SARlogic_0.dffrs_13.nand3_8.Z.n4" "SARlogic_0.dffrs_13.nand3_8.Z.n3" 6.04902
resist "SARlogic_0.dffrs_13.nand3_8.Z.n4" "SARlogic_0.dffrs_13.nand3_8.Z.t2" 6.50992
resist "SARlogic_0.dffrs_13.nand3_8.Z.n5" "SARlogic_0.dffrs_13.nand3_8.Z.t1" 10.0468
resist "SARlogic_0.dffrs_13.nand3_8.Z" "SARlogic_0.dffrs_13.nand3_8.Z.n2" 14.8488
resist "SARlogic_0.dffrs_13.nand3_6.A" "SARlogic_0.dffrs_13.nand3_0.B" 17.0036
resist "SARlogic_0.dffrs_13.nand3_8.Z.n0" "SARlogic_0.dffrs_13.nand3_8.Z.t5" 26.9433
resist "SARlogic_0.dffrs_13.nand3_8.Z.n1" "SARlogic_0.dffrs_13.nand3_8.Z.t4" 27.1297
resist "SARlogic_0.dffrs_13.nand3_8.Z.n1" "SARlogic_0.dffrs_13.nand3_8.Z.t7" 40.8172
resist "SARlogic_0.dffrs_13.nand3_8.Z.n0" "SARlogic_0.dffrs_13.nand3_8.Z.t6" 41.0036
rnode "SARlogic_0.dffrs_14.nand3_8.C.t6" 0 99.4118 -6179 20323 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.t4" 0 53.493 -6179 19313 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.n0" 0 168.944 -6179 19743 0
rnode "SARlogic_0.dffrs_14.nand3_7.B" 0 104.909 -6791 19743 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.t7" 0 99.0623 -7849 18117 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.t5" 0 54.0225 -7849 17107 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.n1" 0 164.153 -7849 17653 0
rnode "SARlogic_0.dffrs_14.nand3_8.C" 0 1.99256 -8277 17653 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.n2" 0 403.391 -8249 17681 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.n3" 0 175.005 -7079 19742 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.t0" 0 33.0399 -7705 20322 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.t3" 0 33.0399 -7809 20322 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.n4" 0 118.103 -7757 20322 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.t1" 0 146.08 -7441 20322 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.n5" 0 206.561 -7389 20172 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.t2" 0 52.7453 -7441 19312 0
rnode "SARlogic_0.dffrs_14.nand3_8.C.n6" 0 152.054 -7336 19742 0
rnode "SARlogic_0.dffrs_14.nand3_6.Z" 0 33.9933 -7191 19741 0
resist "SARlogic_0.dffrs_14.nand3_8.C.n2" "SARlogic_0.dffrs_14.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_14.nand3_6.Z" "SARlogic_0.dffrs_14.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_14.nand3_8.C.n3" "SARlogic_0.dffrs_14.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_14.nand3_8.C.n4" "SARlogic_0.dffrs_14.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_14.nand3_8.C.n4" "SARlogic_0.dffrs_14.nand3_8.C.t0" 0.728
resist "SARlogic_0.dffrs_14.nand3_8.C.n6" "SARlogic_0.dffrs_14.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_14.nand3_6.Z" "SARlogic_0.dffrs_14.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_14.nand3_8.C.n2" "SARlogic_0.dffrs_14.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_14.nand3_7.B" "SARlogic_0.dffrs_14.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_14.nand3_8.C.n5" "SARlogic_0.dffrs_14.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_14.nand3_8.C.n5" "SARlogic_0.dffrs_14.nand3_8.C.t1" 6.50992
resist "SARlogic_0.dffrs_14.nand3_8.C.n6" "SARlogic_0.dffrs_14.nand3_8.C.t2" 10.0468
resist "SARlogic_0.dffrs_14.nand3_8.C.n3" "SARlogic_0.dffrs_14.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_14.nand3_8.C.n0" "SARlogic_0.dffrs_14.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_14.nand3_8.C.n1" "SARlogic_0.dffrs_14.nand3_8.C.t5" 27.3161
resist "SARlogic_0.dffrs_14.nand3_8.C.n1" "SARlogic_0.dffrs_14.nand3_8.C.t7" 40.6308
resist "SARlogic_0.dffrs_14.nand3_8.C.n0" "SARlogic_0.dffrs_14.nand3_8.C.t6" 40.8172
killnode "a_n9861_31159"
rnode "a_n9861_31159.t4" 0 158.426 -8355 31459 0
rnode "a_n9861_31159.t5" 0 70.8083 -8355 30539 0
rnode "a_n9861_31159.n0" 0 209.885 -8403 30899 0
rnode "a_n9861_31159.t1" 0 84.917 -9089 30539 0
rnode "a_n9861_31159.t2" 0 45.3404 -8785 30539 0
rnode "a_n9861_31159.n1" 0 149.94 -8733 30539 0
rnode "a_n9861_31159.n2" 0 127.45 -8693 30899 0
rnode "a_n9861_31159.t3" 0 143.997 -8785 31459 0
rnode "a_n9861_31159.n3" 0 923.758 -8733 31342 0
rnode "a_n9861_31159.t0" 0 185.478 -9773 31459 0
resist "a_n9861_31159.n3" "a_n9861_31159.n2" 0.352125
resist "a_n9861_31159.n2" "a_n9861_31159.n1" 0.405
resist "a_n9861_31159.n3" "a_n9861_31159.t3" 3.85496
resist "a_n9861_31159.t0" "a_n9861_31159.n3" 4.23296
resist "a_n9861_31159.n2" "a_n9861_31159.n0" 4.93329
resist "a_n9861_31159.n1" "a_n9861_31159.t2" 9.288
resist "a_n9861_31159.n1" "a_n9861_31159.t1" 18.7712
resist "a_n9861_31159.n0" "a_n9861_31159.t5" 19.5793
resist "a_n9861_31159.n0" "a_n9861_31159.t4" 34.1792
rnode "SAR_in.t7" 0 115.976 12729 18114 0
rnode "SAR_in.t10" 0 61.6515 12729 17104 0
rnode "SAR_in.n0" 0 202.076 12729 17418 0
rnode "SARlogic_0.dffrs_11.nand3_8.A" 0 163.27 11933 17415 0
rnode "SARlogic_0.dffrs_11.d" 0 416.928 11445 17417 0
rnode "SAR_in.t1" 0 115.976 8687 18114 0
rnode "SAR_in.t4" 0 61.6515 8687 17104 0
rnode "SAR_in.n1" 0 202.076 8687 17418 0
rnode "SARlogic_0.dffrs_10.nand3_8.A" 0 163.27 7891 17415 0
rnode "SARlogic_0.dffrs_10.d" 0 247.714 7403 17417 0
rnode "SAR_in.n2" 0 1844.65 6665 16449 0
rnode "SAR_in.t8" 0 115.976 4645 18114 0
rnode "SAR_in.t0" 0 61.6515 4645 17104 0
rnode "SAR_in.n3" 0 202.076 4645 17418 0
rnode "SARlogic_0.dffrs_9.nand3_8.A" 0 163.27 3849 17415 0
rnode "SARlogic_0.dffrs_9.d" 0 247.714 3361 17417 0
rnode "SAR_in.n4" 0 1299.67 2623 16449 0
rnode "SAR_in.t2" 0 115.976 603 18114 0
rnode "SAR_in.t5" 0 61.6515 603 17104 0
rnode "SAR_in.n5" 0 202.076 603 17418 0
rnode "SARlogic_0.dffrs_8.nand3_8.A" 0 163.27 -193 17415 0
rnode "SARlogic_0.dffrs_8.d" 0 247.714 -681 17417 0
rnode "SAR_in.n6" 0 1299.67 -1419 16449 0
rnode "SAR_in.t6" 0 115.976 -3439 18114 0
rnode "SAR_in.t9" 0 61.6515 -3439 17104 0
rnode "SAR_in.n7" 0 202.076 -3439 17418 0
rnode "SARlogic_0.dffrs_7.nand3_8.A" 0 163.27 -4235 17415 0
rnode "SARlogic_0.dffrs_7.d" 0 247.714 -4723 17417 0
rnode "SAR_in.n8" 0 1295.24 -5461 16449 0
rnode "SAR_in.t11" 0 115.976 -7481 18117 0
rnode "SAR_in.t3" 0 61.6515 -7481 17107 0
rnode "SAR_in.n9" 0 202.076 -7481 17421 0
rnode "SARlogic_0.dffrs_14.nand3_8.A" 0 163.27 -8277 17418 0
rnode "SARlogic_0.dffrs_14.d" 0 243.831 -8765 17420 0
rnode "SAR_in.n10" 0 1496.13 -9473 16449 0
rnode "SAR_in" 0 41.8071 -13224 16448 0
rnode "SARlogic_0.comp_in" 0 313.38 -12988 16447 0
resist "SARlogic_0.comp_in" "SAR_in" 0.177
resist "SARlogic_0.dffrs_11.d" "SARlogic_0.dffrs_11.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_10.d" "SARlogic_0.dffrs_10.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_9.d" "SARlogic_0.dffrs_9.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_8.d" "SARlogic_0.dffrs_8.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_7.d" "SARlogic_0.dffrs_7.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_14.d" "SARlogic_0.dffrs_14.nand3_8.A" 0.784286
resist "SAR_in.n10" "SAR_in.n8" 3.6108
resist "SAR_in.n8" "SAR_in.n6" 3.6378
resist "SAR_in.n6" "SAR_in.n4" 3.6378
resist "SAR_in.n4" "SAR_in.n2" 3.6378
resist "SARlogic_0.dffrs_11.nand3_8.A" "SAR_in.n0" 5.775
resist "SARlogic_0.dffrs_10.nand3_8.A" "SAR_in.n1" 5.775
resist "SARlogic_0.dffrs_9.nand3_8.A" "SAR_in.n3" 5.775
resist "SARlogic_0.dffrs_8.nand3_8.A" "SAR_in.n5" 5.775
resist "SARlogic_0.dffrs_7.nand3_8.A" "SAR_in.n7" 5.775
resist "SARlogic_0.dffrs_14.nand3_8.A" "SAR_in.n9" 5.775
resist "SARlogic_0.comp_in" "SAR_in.n10" 7.63605
resist "SAR_in.n10" "SARlogic_0.dffrs_14.d" 11.6727
resist "SAR_in.n2" "SARlogic_0.dffrs_10.d" 11.7161
resist "SAR_in.n4" "SARlogic_0.dffrs_9.d" 11.7161
resist "SAR_in.n6" "SARlogic_0.dffrs_8.d" 11.7161
resist "SAR_in.n8" "SARlogic_0.dffrs_7.d" 11.7161
resist "SAR_in.n2" "SARlogic_0.dffrs_11.d" 15.3539
resist "SAR_in.n0" "SAR_in.t10" 26.9433
resist "SAR_in.n1" "SAR_in.t4" 26.9433
resist "SAR_in.n3" "SAR_in.t0" 26.9433
resist "SAR_in.n5" "SAR_in.t5" 26.9433
resist "SAR_in.n7" "SAR_in.t9" 26.9433
resist "SAR_in.n9" "SAR_in.t3" 26.9433
resist "SAR_in.n0" "SAR_in.t7" 41.0036
resist "SAR_in.n1" "SAR_in.t1" 41.0036
resist "SAR_in.n3" "SAR_in.t8" 41.0036
resist "SAR_in.n5" "SAR_in.t2" 41.0036
resist "SAR_in.n7" "SAR_in.t6" 41.0036
resist "SAR_in.n9" "SAR_in.t11" 41.0036
rnode "SARlogic_0.dffrs_11.nand3_8.C.t6" 0 99.4118 14031 20320 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.t5" 0 53.493 14031 19310 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.n0" 0 168.944 14031 19740 0
rnode "SARlogic_0.dffrs_11.nand3_7.B" 0 104.909 13419 19740 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.t7" 0 99.0623 12361 18114 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.t4" 0 54.0225 12361 17104 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.n1" 0 164.153 12361 17650 0
rnode "SARlogic_0.dffrs_11.nand3_8.C" 0 1.99256 11933 17650 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.n2" 0 403.391 11961 17678 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.n3" 0 175.005 13131 19739 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.t3" 0 33.0399 12505 20319 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.t2" 0 33.0399 12401 20319 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.n4" 0 118.103 12453 20319 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.t0" 0 146.08 12769 20319 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.n5" 0 206.561 12821 20169 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.t1" 0 52.7453 12769 19309 0
rnode "SARlogic_0.dffrs_11.nand3_8.C.n6" 0 152.054 12874 19739 0
rnode "SARlogic_0.dffrs_11.nand3_6.Z" 0 33.9933 13019 19738 0
resist "SARlogic_0.dffrs_11.nand3_8.C.n2" "SARlogic_0.dffrs_11.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_11.nand3_6.Z" "SARlogic_0.dffrs_11.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_11.nand3_8.C.n3" "SARlogic_0.dffrs_11.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_11.nand3_8.C.n4" "SARlogic_0.dffrs_11.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_11.nand3_8.C.n4" "SARlogic_0.dffrs_11.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_11.nand3_8.C.n6" "SARlogic_0.dffrs_11.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_11.nand3_6.Z" "SARlogic_0.dffrs_11.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_11.nand3_8.C.n2" "SARlogic_0.dffrs_11.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_11.nand3_7.B" "SARlogic_0.dffrs_11.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_11.nand3_8.C.n5" "SARlogic_0.dffrs_11.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_11.nand3_8.C.n5" "SARlogic_0.dffrs_11.nand3_8.C.t0" 6.50992
resist "SARlogic_0.dffrs_11.nand3_8.C.n6" "SARlogic_0.dffrs_11.nand3_8.C.t1" 10.0468
resist "SARlogic_0.dffrs_11.nand3_8.C.n3" "SARlogic_0.dffrs_11.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_11.nand3_8.C.n0" "SARlogic_0.dffrs_11.nand3_8.C.t5" 27.1297
resist "SARlogic_0.dffrs_11.nand3_8.C.n1" "SARlogic_0.dffrs_11.nand3_8.C.t4" 27.3161
resist "SARlogic_0.dffrs_11.nand3_8.C.n1" "SARlogic_0.dffrs_11.nand3_8.C.t7" 40.6308
resist "SARlogic_0.dffrs_11.nand3_8.C.n0" "SARlogic_0.dffrs_11.nand3_8.C.t6" 40.8172
killnode "a_n4631_33627"
rnode "a_n4631_33627.t3" 0 55.8109 -4447 37034 0
rnode "a_n4631_33627.t2" 0 55.8109 -4551 37034 0
rnode "a_n4631_33627.n0" 0 199.499 -4499 37034 0
rnode "a_n4631_33627.t1" 0 246.758 -4183 37034 0
rnode "a_n4631_33627.n1" 0 348.922 -4131 36884 0
rnode "a_n4631_33627.t4" 0 167.336 -4591 34829 0
rnode "a_n4631_33627.t5" 0 91.2547 -4591 33819 0
rnode "a_n4631_33627.n2" 0 882.169 -4591 34365 0
rnode "a_n4631_33627.n3" 0 663.342 -4078 36454 0
rnode "a_n4631_33627.t0" 0 89.0972 -4183 36024 0
resist "a_n4631_33627.n0" "a_n4631_33627.t2" 0.728
resist "a_n4631_33627.n0" "a_n4631_33627.t3" 0.728
resist "a_n4631_33627.n3" "a_n4631_33627.n1" 0.731592
resist "a_n4631_33627.n1" "a_n4631_33627.n0" 6.04902
resist "a_n4631_33627.n1" "a_n4631_33627.t1" 6.50992
resist "a_n4631_33627.t0" "a_n4631_33627.n3" 10.0468
resist "a_n4631_33627.n3" "a_n4631_33627.n2" 24.1522
resist "a_n4631_33627.n2" "a_n4631_33627.t5" 27.3161
resist "a_n4631_33627.n2" "a_n4631_33627.t4" 40.6308
killnode "a_n4631_31422"
rnode "a_n4631_31422.t1" 0 40.0505 -4551 34829 0
rnode "a_n4631_31422.t3" 0 63.9371 -4183 33819 0
rnode "a_n4631_31422.t6" 0 120.506 -2921 34829 0
rnode "a_n4631_31422.t8" 0 64.8434 -2921 33819 0
rnode "a_n4631_31422.n0" 0 208.089 -2921 34249 0
rnode "a_n4631_31422.t9" 0 121.016 -4223 37034 0
rnode "a_n4631_31422.t4" 0 64.3311 -4223 36024 0
rnode "a_n4631_31422.n1" 0 503.815 -4223 36338 0
rnode "a_n4631_31422.t5" 0 120.082 -4591 32624 0
rnode "a_n4631_31422.t7" 0 65.4853 -4591 31614 0
rnode "a_n4631_31422.n2" 0 483.672 -4591 32160 0
rnode "a_n4631_31422.n3" 0 844.893 -3645 34249 0
rnode "a_n4631_31422.n4" 0 199.409 -3645 34249 0
rnode "a_n4631_31422.n5" 0 189.191 -4078 34249 0
rnode "a_n4631_31422.t2" 0 177.076 -4183 34829 0
rnode "a_n4631_31422.n6" 0 250.39 -4131 34679 0
rnode "a_n4631_31422.n7" 0 143.163 -4499 34829 0
rnode "a_n4631_31422.t0" 0 40.0505 -4447 34829 0
resist "a_n4631_31422.n7" "a_n4631_31422.t1" 0.728
resist "a_n4631_31422.t0" "a_n4631_31422.n7" 0.728
resist "a_n4631_31422.n6" "a_n4631_31422.n5" 0.731592
resist "a_n4631_31422.n4" "a_n4631_31422.n3" 4.5
resist "a_n4631_31422.n5" "a_n4631_31422.n4" 5.17801
resist "a_n4631_31422.n4" "a_n4631_31422.n0" 5.64569
resist "a_n4631_31422.n7" "a_n4631_31422.n6" 6.04902
resist "a_n4631_31422.n6" "a_n4631_31422.t2" 6.50992
resist "a_n4631_31422.n5" "a_n4631_31422.t3" 10.0468
resist "a_n4631_31422.n3" "a_n4631_31422.n2" 15.0455
resist "a_n4631_31422.n3" "a_n4631_31422.n1" 15.6307
resist "a_n4631_31422.n1" "a_n4631_31422.t4" 26.9433
resist "a_n4631_31422.n0" "a_n4631_31422.t8" 27.1297
resist "a_n4631_31422.n2" "a_n4631_31422.t7" 27.3161
resist "a_n4631_31422.n2" "a_n4631_31422.t5" 40.6308
resist "a_n4631_31422.n0" "a_n4631_31422.t6" 40.8172
resist "a_n4631_31422.n1" "a_n4631_31422.t9" 41.0036
killnode "a_23785_31423"
rnode "a_23785_31423.t3" 0 40.0505 23865 34830 0
rnode "a_23785_31423.t2" 0 63.9371 24233 33820 0
rnode "a_23785_31423.t7" 0 120.506 25495 34830 0
rnode "a_23785_31423.t9" 0 64.8434 25495 33820 0
rnode "a_23785_31423.n0" 0 208.089 25495 34250 0
rnode "a_23785_31423.t5" 0 121.016 24193 37035 0
rnode "a_23785_31423.t8" 0 64.3311 24193 36025 0
rnode "a_23785_31423.n1" 0 503.815 24193 36339 0
rnode "a_23785_31423.t4" 0 120.082 23825 32625 0
rnode "a_23785_31423.t6" 0 65.4853 23825 31615 0
rnode "a_23785_31423.n2" 0 483.672 23825 32161 0
rnode "a_23785_31423.n3" 0 844.893 24771 34250 0
rnode "a_23785_31423.n4" 0 199.409 24771 34250 0
rnode "a_23785_31423.n5" 0 189.191 24338 34250 0
rnode "a_23785_31423.t1" 0 177.076 24233 34830 0
rnode "a_23785_31423.n6" 0 250.39 24285 34680 0
rnode "a_23785_31423.n7" 0 143.163 23917 34830 0
rnode "a_23785_31423.t0" 0 40.0505 23969 34830 0
resist "a_23785_31423.n7" "a_23785_31423.t3" 0.728
resist "a_23785_31423.t0" "a_23785_31423.n7" 0.728
resist "a_23785_31423.n6" "a_23785_31423.n5" 0.731592
resist "a_23785_31423.n4" "a_23785_31423.n3" 4.5
resist "a_23785_31423.n5" "a_23785_31423.n4" 5.17801
resist "a_23785_31423.n4" "a_23785_31423.n0" 5.64569
resist "a_23785_31423.n7" "a_23785_31423.n6" 6.04902
resist "a_23785_31423.n6" "a_23785_31423.t1" 6.50992
resist "a_23785_31423.n5" "a_23785_31423.t2" 10.0468
resist "a_23785_31423.n3" "a_23785_31423.n2" 15.0455
resist "a_23785_31423.n3" "a_23785_31423.n1" 15.6307
resist "a_23785_31423.n1" "a_23785_31423.t8" 26.9433
resist "a_23785_31423.n0" "a_23785_31423.t9" 27.1297
resist "a_23785_31423.n2" "a_23785_31423.t6" 27.3161
resist "a_23785_31423.n2" "a_23785_31423.t4" 40.6308
resist "a_23785_31423.n0" "a_23785_31423.t7" 40.8172
resist "a_23785_31423.n1" "a_23785_31423.t5" 41.0036
rnode "Comp_out.t7" 0 0 -10661 4050 0
rnode "Comp_out.t6" 0 0 -10771 4050 0
rnode "Comp_out.n0" 0 0 -10716 4075 0
rnode "Comp_out.t0" 0 0 -10661 3455 0
rnode "Comp_out.t3" 0 0 -10771 3455 0
rnode "Comp_out.n1" 0 0 -10716 3455 0
rnode "Comp_out.n2" 0 0 -10716 3650 0
rnode "Comp_out.t4" 0 0 -10321 4050 0
rnode "Comp_out.t5" 0 0 -10431 4050 0
rnode "Comp_out.n3" 0 0 -10376 4075 0
rnode "Comp_out.t1" 0 0 -10321 3455 0
rnode "Comp_out.t2" 0 0 -10431 3455 0
rnode "Comp_out.n4" 0 0 -10376 3455 0
rnode "Comp_out.n5" 0 0 -10376 3650 0
rnode "Comp_out.n6" 0 0 -10376 3830 0
rnode "Comp_out.n7" 0 0 -10716 3830 0
rnode "Comp_out.n8" 0 0 -10721 3910 0
rnode "comparator_no_offsetcal_0.x4.Y" 0 0 -10721 3910 0
rnode "Comp_out" 0 0 -13894 3909 0
rnode "Comp_out.n9" 0 0 -12336 3910 0
rnode "comparator_no_offsetcal_0.Vout" 0 0 -12366 3912 0
resist "comparator_no_offsetcal_0.Vout" "Comp_out.n9" 0.0306818
resist "Comp_out.n8" "Comp_out.n7" 0.117
resist "Comp_out.n6" "Comp_out.n5" 0.216
resist "Comp_out.n7" "Comp_out.n2" 0.216
resist "Comp_out.n7" "Comp_out.n6" 0.51
resist "Comp_out.n5" "Comp_out.n2" 0.51
resist "Comp_out.n3" "Comp_out.t5" 1.13235
resist "Comp_out.n3" "Comp_out.t4" 1.13235
resist "Comp_out.n0" "Comp_out.t6" 1.13235
resist "Comp_out.n0" "Comp_out.t7" 1.13235
resist "Comp_out.n8" "Comp_out.n0" 2.00333
resist "Comp_out.n1" "Comp_out.t3" 2.03824
resist "Comp_out.n1" "Comp_out.t0" 2.03824
resist "Comp_out.n4" "Comp_out.t2" 2.03824
resist "Comp_out.n4" "Comp_out.t1" 2.03824
resist "Comp_out.n6" "Comp_out.n3" 2.17433
resist "Comp_out.n9" "comparator_no_offsetcal_0.x4.Y" 2.3837
resist "comparator_no_offsetcal_0.x4.Y" "Comp_out.n8" 4.5
resist "Comp_out.n2" "Comp_out.n1" 6.543
resist "Comp_out.n5" "Comp_out.n4" 6.543
resist "Comp_out.n9" "Comp_out" 11.2802
killnode "a_28027_31160"
rnode "a_28027_31160.t4" 0 165.97 29533 31460 0
rnode "a_28027_31160.t5" 0 74.1802 29533 30540 0
rnode "a_28027_31160.n0" 0 219.88 29485 30900 0
rnode "a_28027_31160.t2" 0 150.854 29103 31460 0
rnode "a_28027_31160.t3" 0 194.311 28115 31460 0
rnode "a_28027_31160.n1" 0 967.746 29155 31213 0
rnode "a_28027_31160.n2" 0 133.519 29195 30900 0
rnode "a_28027_31160.t0" 0 88.9606 28799 30540 0
rnode "a_28027_31160.n3" 0 157.08 29155 30540 0
rnode "a_28027_31160.t1" 0 47.4995 29103 30540 0
resist "a_28027_31160.n2" "a_28027_31160.n1" 0.352125
resist "a_28027_31160.n3" "a_28027_31160.n2" 0.405
resist "a_28027_31160.n1" "a_28027_31160.t2" 3.85496
resist "a_28027_31160.n1" "a_28027_31160.t3" 4.23296
resist "a_28027_31160.n2" "a_28027_31160.n0" 4.93329
resist "a_28027_31160.t1" "a_28027_31160.n3" 9.288
resist "a_28027_31160.n3" "a_28027_31160.t0" 18.7712
resist "a_28027_31160.n0" "a_28027_31160.t5" 19.5793
resist "a_28027_31160.n0" "a_28027_31160.t4" 34.1792
killnode "a_42729_31423"
rnode "a_42729_31423.t3" 0 40.0505 42809 34830 0
rnode "a_42729_31423.t2" 0 63.9371 43177 33820 0
rnode "a_42729_31423.t5" 0 120.506 44439 34830 0
rnode "a_42729_31423.t8" 0 64.8434 44439 33820 0
rnode "a_42729_31423.n0" 0 208.089 44439 34250 0
rnode "a_42729_31423.t4" 0 121.016 43137 37035 0
rnode "a_42729_31423.t7" 0 64.3311 43137 36025 0
rnode "a_42729_31423.n1" 0 503.815 43137 36339 0
rnode "a_42729_31423.t6" 0 120.082 42769 32625 0
rnode "a_42729_31423.t9" 0 65.4853 42769 31615 0
rnode "a_42729_31423.n2" 0 483.672 42769 32161 0
rnode "a_42729_31423.n3" 0 844.893 43715 34250 0
rnode "a_42729_31423.n4" 0 199.409 43715 34250 0
rnode "a_42729_31423.n5" 0 189.191 43282 34250 0
rnode "a_42729_31423.t1" 0 177.076 43177 34830 0
rnode "a_42729_31423.n6" 0 250.39 43229 34680 0
rnode "a_42729_31423.n7" 0 143.163 42861 34830 0
rnode "a_42729_31423.t0" 0 40.0505 42913 34830 0
resist "a_42729_31423.n7" "a_42729_31423.t3" 0.728
resist "a_42729_31423.t0" "a_42729_31423.n7" 0.728
resist "a_42729_31423.n6" "a_42729_31423.n5" 0.731592
resist "a_42729_31423.n4" "a_42729_31423.n3" 4.5
resist "a_42729_31423.n5" "a_42729_31423.n4" 5.17801
resist "a_42729_31423.n4" "a_42729_31423.n0" 5.64569
resist "a_42729_31423.n7" "a_42729_31423.n6" 6.04902
resist "a_42729_31423.n6" "a_42729_31423.t1" 6.50992
resist "a_42729_31423.n5" "a_42729_31423.t2" 10.0468
resist "a_42729_31423.n3" "a_42729_31423.n2" 15.0455
resist "a_42729_31423.n3" "a_42729_31423.n1" 15.6307
resist "a_42729_31423.n1" "a_42729_31423.t7" 26.9433
resist "a_42729_31423.n0" "a_42729_31423.t8" 27.1297
resist "a_42729_31423.n2" "a_42729_31423.t9" 27.3161
resist "a_42729_31423.n2" "a_42729_31423.t6" 40.6308
resist "a_42729_31423.n0" "a_42729_31423.t5" 40.8172
resist "a_42729_31423.n1" "a_42729_31423.t4" 41.0036
killnode "a_42729_33628"
rnode "a_42729_33628.t1" 0 55.8109 42809 37035 0
rnode "a_42729_33628.t3" 0 89.0972 43177 36025 0
rnode "a_42729_33628.t4" 0 167.336 42769 34830 0
rnode "a_42729_33628.t5" 0 91.2547 42769 33820 0
rnode "a_42729_33628.n0" 0 882.169 42769 34366 0
rnode "a_42729_33628.n1" 0 663.341 43282 36455 0
rnode "a_42729_33628.t2" 0 246.758 43177 37035 0
rnode "a_42729_33628.n2" 0 348.922 43229 36885 0
rnode "a_42729_33628.n3" 0 199.499 42861 37035 0
rnode "a_42729_33628.t0" 0 55.8109 42913 37035 0
resist "a_42729_33628.n3" "a_42729_33628.t1" 0.728
resist "a_42729_33628.t0" "a_42729_33628.n3" 0.728
resist "a_42729_33628.n2" "a_42729_33628.n1" 0.731592
resist "a_42729_33628.n3" "a_42729_33628.n2" 6.04902
resist "a_42729_33628.n2" "a_42729_33628.t2" 6.50992
resist "a_42729_33628.n1" "a_42729_33628.t3" 10.0468
resist "a_42729_33628.n1" "a_42729_33628.n0" 24.1522
resist "a_42729_33628.n0" "a_42729_33628.t5" 27.3161
resist "a_42729_33628.n0" "a_42729_33628.t4" 40.6308
rnode "SARlogic_0.dffrs_3.nand3_1.C.t4" 0 119.526 4277 12948 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.t5" 0 65.1819 4277 11938 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.n0" 0 198.062 4277 12484 0
rnode "SARlogic_0.dffrs_3.nand3_1.C" 0 2.40416 3849 12484 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.n1" 0 488.96 3877 12512 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.t0" 0 39.8649 4421 15153 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.t1" 0 39.8649 4317 15153 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.n2" 0 142.499 4369 15153 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.t2" 0 176.256 4685 15153 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.n3" 0 249.23 4737 15003 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.t3" 0 63.6409 4685 14143 0
rnode "SARlogic_0.dffrs_3.nand3_1.C.n4" 0 183.464 4790 14573 0
rnode "SARlogic_0.dffrs_3.nand3_0.Z" 0 231.046 4935 14572 0
resist "SARlogic_0.dffrs_3.nand3_1.C.n1" "SARlogic_0.dffrs_3.nand3_1.C" 0.045
resist "SARlogic_0.dffrs_3.nand3_1.C.n2" "SARlogic_0.dffrs_3.nand3_1.C.t1" 0.728
resist "SARlogic_0.dffrs_3.nand3_1.C.n2" "SARlogic_0.dffrs_3.nand3_1.C.t0" 0.728
resist "SARlogic_0.dffrs_3.nand3_1.C.n4" "SARlogic_0.dffrs_3.nand3_1.C.n3" 0.731592
resist "SARlogic_0.dffrs_3.nand3_0.Z" "SARlogic_0.dffrs_3.nand3_1.C.n4" 4.72875
resist "SARlogic_0.dffrs_3.nand3_1.C.n1" "SARlogic_0.dffrs_3.nand3_1.C.n0" 5.13857
resist "SARlogic_0.dffrs_3.nand3_1.C.n3" "SARlogic_0.dffrs_3.nand3_1.C.n2" 6.04902
resist "SARlogic_0.dffrs_3.nand3_1.C.n3" "SARlogic_0.dffrs_3.nand3_1.C.t2" 6.50992
resist "SARlogic_0.dffrs_3.nand3_1.C.n4" "SARlogic_0.dffrs_3.nand3_1.C.t3" 10.0468
resist "SARlogic_0.dffrs_3.nand3_0.Z" "SARlogic_0.dffrs_3.nand3_1.C.n1" 14.2849
resist "SARlogic_0.dffrs_3.nand3_1.C.n0" "SARlogic_0.dffrs_3.nand3_1.C.t5" 27.3161
resist "SARlogic_0.dffrs_3.nand3_1.C.n0" "SARlogic_0.dffrs_3.nand3_1.C.t4" 40.6308
killnode "a_23865_30170"
rnode "a_23865_30170.t1" 0 45.3262 23969 30420 0
rnode "a_23865_30170.t2" 0 72.3592 24233 29410 0
rnode "a_23865_30170.t7" 0 136.957 24193 32625 0
rnode "a_23865_30170.t4" 0 72.8052 24193 31615 0
rnode "a_23865_30170.n0" 0 237.516 24193 31929 0
rnode "a_23865_30170.t5" 0 136.379 24009 37035 0
rnode "a_23865_30170.t6" 0 73.385 24009 36025 0
rnode "a_23865_30170.n1" 0 710.315 24009 36455 0
rnode "a_23865_30170.n2" 0 1376.28 23425 31901 0
rnode "a_23865_30170.n3" 0 447.558 24338 29840 0
rnode "a_23865_30170.t3" 0 200.402 24233 30420 0
rnode "a_23865_30170.n4" 0 283.373 24285 30270 0
rnode "a_23865_30170.n5" 0 162.021 23917 30420 0
rnode "a_23865_30170.t0" 0 45.3262 23865 30420 0
resist "a_23865_30170.t0" "a_23865_30170.n5" 0.728
resist "a_23865_30170.n5" "a_23865_30170.t1" 0.728
resist "a_23865_30170.n4" "a_23865_30170.n3" 0.731592
resist "a_23865_30170.n2" "a_23865_30170.n0" 5.73
resist "a_23865_30170.n5" "a_23865_30170.n4" 6.04902
resist "a_23865_30170.n4" "a_23865_30170.t3" 6.50992
resist "a_23865_30170.n3" "a_23865_30170.t2" 10.0468
resist "a_23865_30170.n3" "a_23865_30170.n2" 19.5776
resist "a_23865_30170.n2" "a_23865_30170.n1" 22.5279
resist "a_23865_30170.n0" "a_23865_30170.t4" 26.9433
resist "a_23865_30170.n1" "a_23865_30170.t6" 27.1297
resist "a_23865_30170.n1" "a_23865_30170.t5" 40.8172
resist "a_23865_30170.n0" "a_23865_30170.t7" 41.0036
killnode "a_23785_29218"
rnode "a_23785_29218.t3" 0 62.9331 23969 32625 0
rnode "a_23785_29218.t1" 0 100.467 24233 31615 0
rnode "a_23785_29218.t5" 0 189.356 25495 32626 0
rnode "a_23785_29218.t6" 0 101.891 25495 31616 0
rnode "a_23785_29218.n0" 0 336.581 25495 32046 0
rnode "a_23785_29218.t4" 0 188.69 23825 30420 0
rnode "a_23785_29218.t7" 0 102.9 23825 29410 0
rnode "a_23785_29218.n1" 0 878.788 23825 29956 0
rnode "a_23785_29218.n2" 0 786.977 24595 32045 0
rnode "a_23785_29218.n3" 0 291.828 24338 32045 0
rnode "a_23785_29218.t2" 0 278.248 24233 32625 0
rnode "a_23785_29218.n4" 0 393.449 24285 32475 0
rnode "a_23785_29218.n5" 0 224.958 23917 32625 0
rnode "a_23785_29218.t0" 0 62.9331 23865 32625 0
resist "a_23785_29218.t0" "a_23785_29218.n5" 0.728
resist "a_23785_29218.n5" "a_23785_29218.t3" 0.728
resist "a_23785_29218.n4" "a_23785_29218.n3" 0.731592
resist "a_23785_29218.n3" "a_23785_29218.n2" 4.89515
resist "a_23785_29218.n2" "a_23785_29218.n0" 5.91702
resist "a_23785_29218.n5" "a_23785_29218.n4" 6.04902
resist "a_23785_29218.n4" "a_23785_29218.t2" 6.50992
resist "a_23785_29218.n3" "a_23785_29218.t1" 10.0468
resist "a_23785_29218.n2" "a_23785_29218.n1" 19.2571
resist "a_23785_29218.n0" "a_23785_29218.t6" 27.1297
resist "a_23785_29218.n1" "a_23785_29218.t7" 27.3161
resist "a_23785_29218.n1" "a_23785_29218.t4" 40.6308
resist "a_23785_29218.n0" "a_23785_29218.t5" 40.8172
killnode "a_9083_31160"
rnode "a_9083_31160.t5" 0 165.97 10589 31460 0
rnode "a_9083_31160.t4" 0 74.1802 10589 30540 0
rnode "a_9083_31160.n0" 0 219.88 10541 30900 0
rnode "a_9083_31160.t1" 0 88.9606 9855 30540 0
rnode "a_9083_31160.t2" 0 47.4995 10159 30540 0
rnode "a_9083_31160.n1" 0 157.08 10211 30540 0
rnode "a_9083_31160.n2" 0 133.519 10251 30900 0
rnode "a_9083_31160.t3" 0 150.854 10159 31460 0
rnode "a_9083_31160.n3" 0 967.746 10211 31343 0
rnode "a_9083_31160.t0" 0 194.311 9171 31460 0
resist "a_9083_31160.n3" "a_9083_31160.n2" 0.352125
resist "a_9083_31160.n2" "a_9083_31160.n1" 0.405
resist "a_9083_31160.n3" "a_9083_31160.t3" 3.85496
resist "a_9083_31160.t0" "a_9083_31160.n3" 4.23296
resist "a_9083_31160.n2" "a_9083_31160.n0" 4.93329
resist "a_9083_31160.n1" "a_9083_31160.t2" 9.288
resist "a_9083_31160.n1" "a_9083_31160.t1" 18.7712
resist "a_9083_31160.n0" "a_9083_31160.t4" 19.5793
resist "a_9083_31160.n0" "a_9083_31160.t5" 34.1792
rnode "SARlogic_0.dffrs_0.Qb.t5" 0 59.5405 -5995 12948 0
rnode "SARlogic_0.dffrs_0.Qb.t8" 0 31.6512 -5995 11938 0
rnode "SARlogic_0.dffrs_0.Qb.n0" 0 103.257 -5995 12252 0
rnode "SARlogic_0.dffrs_0.nand3_2.A" 0 1.18836 -6791 12249 0
rnode "SARlogic_0.dffrs_0.Qb.n1" 0 226.302 -6763 12224 0
rnode "SARlogic_0.dffrs_0.Qb.t4" 0 59.0808 -2321 22524 0
rnode "SARlogic_0.dffrs_0.Qb.t7" 0 32.219 -2321 21514 0
rnode "SARlogic_0.dffrs_0.Qb.n2" 0 97.9007 -2321 22060 0
rnode "SARlogic_0.dffrs_7.nand3_2.C" 0 1.18836 -2749 22060 0
rnode "SARlogic_0.dffrs_0.Qb.n3" 0 281.412 -2721 22088 0
rnode "SARlogic_0.dffrs_0.Qb.t6" 0 59.0808 -3807 24729 0
rnode "SARlogic_0.dffrs_0.Qb.t9" 0 32.219 -3807 23719 0
rnode "SARlogic_0.dffrs_0.Qb.n4" 0 97.956 -3807 24265 0
rnode "SARlogic_0.dffrs_0.Qb.n5" 0 283.395 -4212 24293 0
rnode "SARlogic_0.dffrs_7.nand3_0.C" 0 21.6876 -4235 24265 0
rnode "SARlogic_0.dffrs_7.setb" 0 558.007 -4723 24265 0
rnode "SARlogic_0.dffrs_0.Qb" 0 723.042 -5297 10163 0
rnode "SARlogic_0.dffrs_0.Qb.n6" 0 144.347 -5417 10164 0
rnode "SARlogic_0.dffrs_0.Qb.t2" 0 19.705 -6219 10744 0
rnode "SARlogic_0.dffrs_0.Qb.t3" 0 19.705 -6323 10744 0
rnode "SARlogic_0.dffrs_0.Qb.n7" 0 70.4366 -6271 10744 0
rnode "SARlogic_0.dffrs_0.Qb.t1" 0 87.1222 -5955 10744 0
rnode "SARlogic_0.dffrs_0.Qb.n8" 0 123.193 -5903 10594 0
rnode "SARlogic_0.dffrs_0.Qb.t0" 0 31.4573 -5955 9734 0
rnode "SARlogic_0.dffrs_0.Qb.n9" 0 90.6852 -5850 10164 0
rnode "SARlogic_0.dffrs_0.nand3_7.Z" 0 44.2202 -5705 10163 0
resist "SARlogic_0.dffrs_7.nand3_0.C" "SARlogic_0.dffrs_0.Qb.n5" 0.0369643
resist "SARlogic_0.dffrs_0.Qb.n3" "SARlogic_0.dffrs_7.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_0.Qb.n1" "SARlogic_0.dffrs_0.nand3_2.A" 0.045
resist "SARlogic_0.dffrs_0.Qb.n6" "SARlogic_0.dffrs_0.Qb" 0.174725
resist "SARlogic_0.dffrs_0.Qb.n7" "SARlogic_0.dffrs_0.Qb.t3" 0.728
resist "SARlogic_0.dffrs_0.Qb.n7" "SARlogic_0.dffrs_0.Qb.t2" 0.728
resist "SARlogic_0.dffrs_0.Qb.n9" "SARlogic_0.dffrs_0.Qb.n8" 0.731592
resist "SARlogic_0.dffrs_7.setb" "SARlogic_0.dffrs_7.nand3_0.C" 0.784286
resist "SARlogic_0.dffrs_0.nand3_7.Z" "SARlogic_0.dffrs_0.Qb.n9" 4.72875
resist "SARlogic_0.dffrs_0.nand3_7.Z" "SARlogic_0.dffrs_0.Qb.n6" 4.94926
resist "SARlogic_0.dffrs_0.Qb.n3" "SARlogic_0.dffrs_0.Qb.n2" 5.13857
resist "SARlogic_0.dffrs_0.Qb.n5" "SARlogic_0.dffrs_0.Qb.n4" 5.14661
resist "SARlogic_0.dffrs_0.Qb.n1" "SARlogic_0.dffrs_0.Qb.n0" 5.73
resist "SARlogic_0.dffrs_0.Qb.n8" "SARlogic_0.dffrs_0.Qb.n7" 6.04902
resist "SARlogic_0.dffrs_0.Qb.n8" "SARlogic_0.dffrs_0.Qb.t1" 6.50992
resist "SARlogic_0.dffrs_0.Qb.n5" "SARlogic_0.dffrs_0.Qb.n3" 9.22179
resist "SARlogic_0.dffrs_0.Qb.n6" "SARlogic_0.dffrs_0.Qb.n1" 9.84205
resist "SARlogic_0.dffrs_0.Qb.n9" "SARlogic_0.dffrs_0.Qb.t0" 10.0468
resist "SARlogic_0.dffrs_0.Qb.n0" "SARlogic_0.dffrs_0.Qb.t8" 26.9433
resist "SARlogic_0.dffrs_0.Qb.n2" "SARlogic_0.dffrs_0.Qb.t7" 27.3161
resist "SARlogic_0.dffrs_0.Qb.n4" "SARlogic_0.dffrs_0.Qb.t9" 27.3161
resist "SARlogic_0.dffrs_0.Qb" "SARlogic_0.dffrs_7.setb" 28.0205
resist "SARlogic_0.dffrs_0.Qb.n2" "SARlogic_0.dffrs_0.Qb.t4" 40.6308
resist "SARlogic_0.dffrs_0.Qb.n4" "SARlogic_0.dffrs_0.Qb.t6" 40.6308
resist "SARlogic_0.dffrs_0.Qb.n0" "SARlogic_0.dffrs_0.Qb.t5" 41.0036
killnode "a_33257_29218"
rnode "a_33257_29218.t1" 0 62.9331 33441 32625 0
rnode "a_33257_29218.t3" 0 100.467 33705 31615 0
rnode "a_33257_29218.t4" 0 189.356 34967 32626 0
rnode "a_33257_29218.t5" 0 101.891 34967 31616 0
rnode "a_33257_29218.n0" 0 336.581 34967 32046 0
rnode "a_33257_29218.t7" 0 188.69 33297 30420 0
rnode "a_33257_29218.t6" 0 102.9 33297 29410 0
rnode "a_33257_29218.n1" 0 878.788 33297 29956 0
rnode "a_33257_29218.n2" 0 786.977 34067 32045 0
rnode "a_33257_29218.n3" 0 291.828 33810 32045 0
rnode "a_33257_29218.t2" 0 278.248 33705 32625 0
rnode "a_33257_29218.n4" 0 393.449 33757 32475 0
rnode "a_33257_29218.n5" 0 224.958 33389 32625 0
rnode "a_33257_29218.t0" 0 62.9331 33337 32625 0
resist "a_33257_29218.t0" "a_33257_29218.n5" 0.728
resist "a_33257_29218.n5" "a_33257_29218.t1" 0.728
resist "a_33257_29218.n4" "a_33257_29218.n3" 0.731592
resist "a_33257_29218.n3" "a_33257_29218.n2" 4.89515
resist "a_33257_29218.n2" "a_33257_29218.n0" 5.91702
resist "a_33257_29218.n5" "a_33257_29218.n4" 6.04902
resist "a_33257_29218.n4" "a_33257_29218.t2" 6.50992
resist "a_33257_29218.n3" "a_33257_29218.t3" 10.0468
resist "a_33257_29218.n2" "a_33257_29218.n1" 19.2571
resist "a_33257_29218.n0" "a_33257_29218.t5" 27.1297
resist "a_33257_29218.n1" "a_33257_29218.t6" 27.3161
resist "a_33257_29218.n1" "a_33257_29218.t7" 40.6308
resist "a_33257_29218.n0" "a_33257_29218.t4" 40.8172
rnode "adc_PISO_0.B6.t6" 0 80.8573 -8835 29119 0
rnode "adc_PISO_0.B6.t7" 0 36.1064 -9039 28199 0
rnode "adc_PISO_0.B6.t5" 0 35.8203 -8835 28199 0
rnode "adc_PISO_0.B6.n0" 0 48.1641 -8883 28368 0
rnode "adc_PISO_0.B6.n1" 0 124.921 -8883 28481 0
rnode "adc_PISO_0.2inmux_0.In" 0 1.15483 -11141 28480 0
rnode "adc_PISO_0.B6.n2" 0 193.7 -11113 28453 0
rnode "adc_PISO_0.B6" 0 626.598 -11112 27289 0
rnode "adc_PISO_0.B6.t4" 0 57.4138 -6363 20323 0
rnode "adc_PISO_0.B6.t8" 0 31.31 -6363 19313 0
rnode "adc_PISO_0.B6.n3" 0 95.1383 -6363 19859 0
rnode "SARlogic_0.dffrs_14.nand3_7.C" 0 1.15483 -6791 19859 0
rnode "adc_PISO_0.B6.n4" 0 227.673 -6763 19887 0
rnode "adc_PISO_0.B6.n5" 0 490.464 -5593 21947 0
rnode "adc_PISO_0.B6.t3" 0 19.149 -6219 22527 0
rnode "adc_PISO_0.B6.t2" 0 19.149 -6323 22527 0
rnode "adc_PISO_0.B6.n6" 0 68.4492 -6271 22527 0
rnode "adc_PISO_0.B6.t0" 0 84.664 -5955 22527 0
rnode "adc_PISO_0.B6.n7" 0 119.717 -5903 22377 0
rnode "adc_PISO_0.B6.t1" 0 30.5697 -5955 21517 0
rnode "adc_PISO_0.B6.n8" 0 88.1264 -5850 21947 0
rnode "SARlogic_0.dffrs_14.nand3_2.Z" 0 19.7016 -5705 21946 0
resist "adc_PISO_0.B6.n2" "adc_PISO_0.2inmux_0.In" 0.045
resist "adc_PISO_0.B6.n4" "SARlogic_0.dffrs_14.nand3_7.C" 0.045
resist "adc_PISO_0.B6.n1" "adc_PISO_0.B6.n0" 0.105938
resist "SARlogic_0.dffrs_14.nand3_2.Z" "adc_PISO_0.B6.n5" 0.166401
resist "adc_PISO_0.B6.n6" "adc_PISO_0.B6.t2" 0.728
resist "adc_PISO_0.B6.n6" "adc_PISO_0.B6.t3" 0.728
resist "adc_PISO_0.B6.n8" "adc_PISO_0.B6.n7" 0.731592
resist "adc_PISO_0.B6" "adc_PISO_0.B6.n2" 1.87071
resist "SARlogic_0.dffrs_14.nand3_2.Z" "adc_PISO_0.B6.n8" 4.72875
resist "adc_PISO_0.B6.n4" "adc_PISO_0.B6.n3" 5.13857
resist "adc_PISO_0.B6.n7" "adc_PISO_0.B6.n6" 6.04902
resist "adc_PISO_0.B6.n7" "adc_PISO_0.B6.t0" 6.50992
resist "adc_PISO_0.B6.n2" "adc_PISO_0.B6.n1" 8.05114
resist "adc_PISO_0.B6.n8" "adc_PISO_0.B6.t1" 10.0468
resist "adc_PISO_0.B6.n5" "adc_PISO_0.B6.n4" 14.0577
resist "adc_PISO_0.B6.n0" "adc_PISO_0.B6.t5" 19.4002
resist "adc_PISO_0.B6.n0" "adc_PISO_0.B6.t7" 19.6725
resist "adc_PISO_0.B6.n5" "adc_PISO_0.B6" 23.5651
resist "adc_PISO_0.B6.n3" "adc_PISO_0.B6.t8" 27.3161
resist "adc_PISO_0.B6.n1" "adc_PISO_0.B6.t6" 34.2524
resist "adc_PISO_0.B6.n3" "adc_PISO_0.B6.t4" 40.6308
rnode "adc_PISO_0.dffrs_1.Q.t8" 0 148.576 9221 31460 0
rnode "adc_PISO_0.dffrs_1.Q.t6" 0 66.5427 9425 30540 0
rnode "adc_PISO_0.dffrs_1.Q.t7" 0 66.0156 9221 30540 0
rnode "adc_PISO_0.dffrs_1.Q.n0" 0 109.092 9269 30709 0
rnode "adc_PISO_0.dffrs_1.Q.n1" 0 156.22 9221 30978 0
rnode "adc_PISO_0.2inmux_3.Bit" 0 2.43236 7803 30977 0
rnode "adc_PISO_0.dffrs_1.Q.n2" 0 459.884 7835 31006 0
rnode "adc_PISO_0.dffrs_1.Q.t4" 0 105.812 6367 32625 0
rnode "adc_PISO_0.dffrs_1.Q.t5" 0 57.7031 6367 31615 0
rnode "adc_PISO_0.dffrs_1.Q.n3" 0 410.851 6367 32161 0
rnode "adc_PISO_0.dffrs_1.Q.t1" 0 35.2909 6511 34829 0
rnode "adc_PISO_0.dffrs_1.Q.t0" 0 35.2909 6407 34829 0
rnode "adc_PISO_0.dffrs_1.Q.n4" 0 126.149 6459 34829 0
rnode "adc_PISO_0.dffrs_1.Q.t2" 0 156.033 6775 34829 0
rnode "adc_PISO_0.dffrs_1.Q.n5" 0 220.634 6827 34679 0
rnode "adc_PISO_0.dffrs_1.Q.t3" 0 56.3389 6775 33819 0
rnode "adc_PISO_0.dffrs_1.Q.n6" 0 189.595 6880 34249 0
rnode "adc_PISO_0.dffrs_1.Q.n7" 0 396.974 7137 34249 0
rnode "adc_PISO_0.dffrs_1.Q" 0 300.565 7433 34249 0
resist "adc_PISO_0.dffrs_1.Q.n2" "adc_PISO_0.2inmux_3.Bit" 0.0514286
resist "adc_PISO_0.dffrs_1.Q.n1" "adc_PISO_0.dffrs_1.Q.n0" 0.252187
resist "adc_PISO_0.dffrs_1.Q" "adc_PISO_0.dffrs_1.Q.n7" 0.457582
resist "adc_PISO_0.dffrs_1.Q.n4" "adc_PISO_0.dffrs_1.Q.t0" 0.728
resist "adc_PISO_0.dffrs_1.Q.n4" "adc_PISO_0.dffrs_1.Q.t1" 0.728
resist "adc_PISO_0.dffrs_1.Q.n6" "adc_PISO_0.dffrs_1.Q.n5" 0.731592
resist "adc_PISO_0.dffrs_1.Q" "adc_PISO_0.dffrs_1.Q.n2" 5.81304
resist "adc_PISO_0.dffrs_1.Q.n5" "adc_PISO_0.dffrs_1.Q.n4" 6.04902
resist "adc_PISO_0.dffrs_1.Q.n5" "adc_PISO_0.dffrs_1.Q.t2" 6.50992
resist "adc_PISO_0.dffrs_1.Q.n2" "adc_PISO_0.dffrs_1.Q.n1" 6.70436
resist "adc_PISO_0.dffrs_1.Q.n7" "adc_PISO_0.dffrs_1.Q.n6" 9.39515
resist "adc_PISO_0.dffrs_1.Q.n6" "adc_PISO_0.dffrs_1.Q.t3" 10.0468
resist "adc_PISO_0.dffrs_1.Q.n7" "adc_PISO_0.dffrs_1.Q.n3" 14.6962
resist "adc_PISO_0.dffrs_1.Q.n0" "adc_PISO_0.dffrs_1.Q.t7" 19.4002
resist "adc_PISO_0.dffrs_1.Q.n0" "adc_PISO_0.dffrs_1.Q.t6" 19.6725
resist "adc_PISO_0.dffrs_1.Q.n3" "adc_PISO_0.dffrs_1.Q.t5" 27.3161
resist "adc_PISO_0.dffrs_1.Q.n1" "adc_PISO_0.dffrs_1.Q.t8" 34.1061
resist "adc_PISO_0.dffrs_1.Q.n3" "adc_PISO_0.dffrs_1.Q.t4" 40.6308
rnode "SARlogic_0.dffrs_5.Qb.t8" 0 59.5175 14215 12948 0
rnode "SARlogic_0.dffrs_5.Qb.t9" 0 31.639 14215 11938 0
rnode "SARlogic_0.dffrs_5.Qb.n0" 0 103.217 14215 12252 0
rnode "SARlogic_0.dffrs_5.nand3_2.A" 0 1.18791 13419 12249 0
rnode "SARlogic_0.dffrs_5.Qb.n1" 0 226.215 13447 12224 0
rnode "SARlogic_0.dffrs_5.Qb.t5" 0 59.058 17889 22524 0
rnode "SARlogic_0.dffrs_5.Qb.t7" 0 32.2066 17889 21514 0
rnode "SARlogic_0.dffrs_5.Qb.n2" 0 97.8629 17889 22060 0
rnode "SARlogic_0.dffrs_12.nand3_2.C" 0 1.18791 17461 22060 0
rnode "SARlogic_0.dffrs_5.Qb.n3" 0 281.303 17489 22088 0
rnode "SARlogic_0.dffrs_5.Qb.t4" 0 59.058 16403 24729 0
rnode "SARlogic_0.dffrs_5.Qb.t6" 0 32.2066 16403 23719 0
rnode "SARlogic_0.dffrs_5.Qb.n4" 0 97.9182 16403 24265 0
rnode "SARlogic_0.dffrs_5.Qb.n5" 0 283.286 15998 24293 0
rnode "SARlogic_0.dffrs_12.nand3_0.C" 0 21.6793 15975 24265 0
rnode "SARlogic_0.dffrs_12.setb" 0 559.003 15487 24265 0
rnode "SARlogic_0.dffrs_5.Qb" 0 722.826 14913 10163 0
rnode "SARlogic_0.dffrs_5.Qb.n6" 0 144.292 14793 10164 0
rnode "SARlogic_0.dffrs_5.Qb.t2" 0 19.6974 13991 10744 0
rnode "SARlogic_0.dffrs_5.Qb.t3" 0 19.6974 13887 10744 0
rnode "SARlogic_0.dffrs_5.Qb.n7" 0 70.4095 13939 10744 0
rnode "SARlogic_0.dffrs_5.Qb.t0" 0 87.0886 14255 10744 0
rnode "SARlogic_0.dffrs_5.Qb.n8" 0 123.146 14307 10594 0
rnode "SARlogic_0.dffrs_5.Qb.t1" 0 31.4452 14255 9734 0
rnode "SARlogic_0.dffrs_5.Qb.n9" 0 90.6502 14360 10164 0
rnode "SARlogic_0.dffrs_5.nand3_7.Z" 0 44.2032 14505 10163 0
resist "SARlogic_0.dffrs_12.nand3_0.C" "SARlogic_0.dffrs_5.Qb.n5" 0.0369643
resist "SARlogic_0.dffrs_5.Qb.n3" "SARlogic_0.dffrs_12.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_5.Qb.n1" "SARlogic_0.dffrs_5.nand3_2.A" 0.045
resist "SARlogic_0.dffrs_5.Qb.n6" "SARlogic_0.dffrs_5.Qb" 0.174725
resist "SARlogic_0.dffrs_5.Qb.n7" "SARlogic_0.dffrs_5.Qb.t3" 0.728
resist "SARlogic_0.dffrs_5.Qb.n7" "SARlogic_0.dffrs_5.Qb.t2" 0.728
resist "SARlogic_0.dffrs_5.Qb.n9" "SARlogic_0.dffrs_5.Qb.n8" 0.731592
resist "SARlogic_0.dffrs_12.setb" "SARlogic_0.dffrs_12.nand3_0.C" 0.784286
resist "SARlogic_0.dffrs_5.nand3_7.Z" "SARlogic_0.dffrs_5.Qb.n9" 4.72875
resist "SARlogic_0.dffrs_5.nand3_7.Z" "SARlogic_0.dffrs_5.Qb.n6" 4.94926
resist "SARlogic_0.dffrs_5.Qb.n3" "SARlogic_0.dffrs_5.Qb.n2" 5.13857
resist "SARlogic_0.dffrs_5.Qb.n5" "SARlogic_0.dffrs_5.Qb.n4" 5.14661
resist "SARlogic_0.dffrs_5.Qb.n1" "SARlogic_0.dffrs_5.Qb.n0" 5.73
resist "SARlogic_0.dffrs_5.Qb.n8" "SARlogic_0.dffrs_5.Qb.n7" 6.04902
resist "SARlogic_0.dffrs_5.Qb.n8" "SARlogic_0.dffrs_5.Qb.t0" 6.50992
resist "SARlogic_0.dffrs_5.Qb.n5" "SARlogic_0.dffrs_5.Qb.n3" 9.22179
resist "SARlogic_0.dffrs_5.Qb.n6" "SARlogic_0.dffrs_5.Qb.n1" 9.84205
resist "SARlogic_0.dffrs_5.Qb.n9" "SARlogic_0.dffrs_5.Qb.t1" 10.0468
resist "SARlogic_0.dffrs_5.Qb.n0" "SARlogic_0.dffrs_5.Qb.t9" 26.9433
resist "SARlogic_0.dffrs_5.Qb.n2" "SARlogic_0.dffrs_5.Qb.t7" 27.3161
resist "SARlogic_0.dffrs_5.Qb.n4" "SARlogic_0.dffrs_5.Qb.t6" 27.3161
resist "SARlogic_0.dffrs_5.Qb" "SARlogic_0.dffrs_12.setb" 28.0125
resist "SARlogic_0.dffrs_5.Qb.n2" "SARlogic_0.dffrs_5.Qb.t5" 40.6308
resist "SARlogic_0.dffrs_5.Qb.n4" "SARlogic_0.dffrs_5.Qb.t4" 40.6308
resist "SARlogic_0.dffrs_5.Qb.n0" "SARlogic_0.dffrs_5.Qb.t8" 41.0036
killnode "a_14313_33628"
rnode "a_14313_33628.t1" 0 55.8109 14393 37035 0
rnode "a_14313_33628.t3" 0 89.0972 14761 36025 0
rnode "a_14313_33628.t5" 0 167.336 14353 34830 0
rnode "a_14313_33628.t4" 0 91.2547 14353 33820 0
rnode "a_14313_33628.n0" 0 882.169 14353 34366 0
rnode "a_14313_33628.n1" 0 663.341 14866 36455 0
rnode "a_14313_33628.t2" 0 246.758 14761 37035 0
rnode "a_14313_33628.n2" 0 348.922 14813 36885 0
rnode "a_14313_33628.n3" 0 199.499 14445 37035 0
rnode "a_14313_33628.t0" 0 55.8109 14497 37035 0
resist "a_14313_33628.n3" "a_14313_33628.t1" 0.728
resist "a_14313_33628.t0" "a_14313_33628.n3" 0.728
resist "a_14313_33628.n2" "a_14313_33628.n1" 0.731592
resist "a_14313_33628.n3" "a_14313_33628.n2" 6.04902
resist "a_14313_33628.n2" "a_14313_33628.t2" 6.50992
resist "a_14313_33628.n1" "a_14313_33628.t3" 10.0468
resist "a_14313_33628.n1" "a_14313_33628.n0" 24.1522
resist "a_14313_33628.n0" "a_14313_33628.t4" 27.3161
resist "a_14313_33628.n0" "a_14313_33628.t5" 40.6308
rnode "SARlogic_0.dffrs_3.Qb.t8" 0 59.5405 6131 12948 0
rnode "SARlogic_0.dffrs_3.Qb.t9" 0 31.6512 6131 11938 0
rnode "SARlogic_0.dffrs_3.Qb.n0" 0 103.257 6131 12252 0
rnode "SARlogic_0.dffrs_3.nand3_2.A" 0 1.18836 5335 12249 0
rnode "SARlogic_0.dffrs_3.Qb.n1" 0 226.302 5363 12224 0
rnode "SARlogic_0.dffrs_3.Qb.t4" 0 59.0808 9805 22524 0
rnode "SARlogic_0.dffrs_3.Qb.t6" 0 32.219 9805 21514 0
rnode "SARlogic_0.dffrs_3.Qb.n2" 0 97.9007 9805 22060 0
rnode "SARlogic_0.dffrs_10.nand3_2.C" 0 1.18836 9377 22060 0
rnode "SARlogic_0.dffrs_3.Qb.n3" 0 281.412 9405 22088 0
rnode "SARlogic_0.dffrs_3.Qb.t5" 0 59.0808 8319 24729 0
rnode "SARlogic_0.dffrs_3.Qb.t7" 0 32.219 8319 23719 0
rnode "SARlogic_0.dffrs_3.Qb.n4" 0 97.956 8319 24265 0
rnode "SARlogic_0.dffrs_3.Qb.n5" 0 283.395 7914 24293 0
rnode "SARlogic_0.dffrs_10.nand3_0.C" 0 21.6876 7891 24265 0
rnode "SARlogic_0.dffrs_10.setb" 0 558.007 7403 24265 0
rnode "SARlogic_0.dffrs_3.Qb" 0 723.042 6829 10163 0
rnode "SARlogic_0.dffrs_3.Qb.n6" 0 144.347 6709 10164 0
rnode "SARlogic_0.dffrs_3.Qb.t2" 0 19.705 5907 10744 0
rnode "SARlogic_0.dffrs_3.Qb.t3" 0 19.705 5803 10744 0
rnode "SARlogic_0.dffrs_3.Qb.n7" 0 70.4366 5855 10744 0
rnode "SARlogic_0.dffrs_3.Qb.t1" 0 87.1222 6171 10744 0
rnode "SARlogic_0.dffrs_3.Qb.n8" 0 123.193 6223 10594 0
rnode "SARlogic_0.dffrs_3.Qb.t0" 0 31.4573 6171 9734 0
rnode "SARlogic_0.dffrs_3.Qb.n9" 0 90.6852 6276 10164 0
rnode "SARlogic_0.dffrs_3.nand3_7.Z" 0 44.2202 6421 10163 0
resist "SARlogic_0.dffrs_10.nand3_0.C" "SARlogic_0.dffrs_3.Qb.n5" 0.0369643
resist "SARlogic_0.dffrs_3.Qb.n3" "SARlogic_0.dffrs_10.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_3.Qb.n1" "SARlogic_0.dffrs_3.nand3_2.A" 0.045
resist "SARlogic_0.dffrs_3.Qb.n6" "SARlogic_0.dffrs_3.Qb" 0.174725
resist "SARlogic_0.dffrs_3.Qb.n7" "SARlogic_0.dffrs_3.Qb.t3" 0.728
resist "SARlogic_0.dffrs_3.Qb.n7" "SARlogic_0.dffrs_3.Qb.t2" 0.728
resist "SARlogic_0.dffrs_3.Qb.n9" "SARlogic_0.dffrs_3.Qb.n8" 0.731592
resist "SARlogic_0.dffrs_10.setb" "SARlogic_0.dffrs_10.nand3_0.C" 0.784286
resist "SARlogic_0.dffrs_3.nand3_7.Z" "SARlogic_0.dffrs_3.Qb.n9" 4.72875
resist "SARlogic_0.dffrs_3.nand3_7.Z" "SARlogic_0.dffrs_3.Qb.n6" 4.94926
resist "SARlogic_0.dffrs_3.Qb.n3" "SARlogic_0.dffrs_3.Qb.n2" 5.13857
resist "SARlogic_0.dffrs_3.Qb.n5" "SARlogic_0.dffrs_3.Qb.n4" 5.14661
resist "SARlogic_0.dffrs_3.Qb.n1" "SARlogic_0.dffrs_3.Qb.n0" 5.73
resist "SARlogic_0.dffrs_3.Qb.n8" "SARlogic_0.dffrs_3.Qb.n7" 6.04902
resist "SARlogic_0.dffrs_3.Qb.n8" "SARlogic_0.dffrs_3.Qb.t1" 6.50992
resist "SARlogic_0.dffrs_3.Qb.n5" "SARlogic_0.dffrs_3.Qb.n3" 9.22179
resist "SARlogic_0.dffrs_3.Qb.n6" "SARlogic_0.dffrs_3.Qb.n1" 9.84205
resist "SARlogic_0.dffrs_3.Qb.n9" "SARlogic_0.dffrs_3.Qb.t0" 10.0468
resist "SARlogic_0.dffrs_3.Qb.n0" "SARlogic_0.dffrs_3.Qb.t9" 26.9433
resist "SARlogic_0.dffrs_3.Qb.n2" "SARlogic_0.dffrs_3.Qb.t6" 27.3161
resist "SARlogic_0.dffrs_3.Qb.n4" "SARlogic_0.dffrs_3.Qb.t7" 27.3161
resist "SARlogic_0.dffrs_3.Qb" "SARlogic_0.dffrs_10.setb" 28.0205
resist "SARlogic_0.dffrs_3.Qb.n2" "SARlogic_0.dffrs_3.Qb.t4" 40.6308
resist "SARlogic_0.dffrs_3.Qb.n4" "SARlogic_0.dffrs_3.Qb.t5" 40.6308
resist "SARlogic_0.dffrs_3.Qb.n0" "SARlogic_0.dffrs_3.Qb.t8" 41.0036
rnode "SARlogic_0.dffrs_10.nand3_6.C.t5" 0 81.4227 9989 22524 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t7" 0 43.8131 9989 21514 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n0" 0 138.373 9989 21944 0
rnode "SARlogic_0.dffrs_10.nand3_2.B" 0 75.5988 9377 21944 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t4" 0 81.7677 8687 24729 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t6" 0 43.467 8687 23719 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n1" 0 141.805 8687 24033 0
rnode "SARlogic_0.dffrs_10.nand3_0.A" 0 1.63199 7891 24030 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n2" 0 311.925 7919 24005 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t9" 0 81.1365 8319 20319 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t8" 0 44.2468 8319 19309 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n3" 0 134.448 8319 19855 0
rnode "SARlogic_0.dffrs_10.nand3_6.C" 0 1.63199 7891 19855 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n4" 0 290.497 7919 19883 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n5" 0 356.155 9265 21944 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n6" 0 26.7119 9265 21944 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t0" 0 27.0611 8463 22524 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t3" 0 27.0611 8359 22524 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n7" 0 96.7316 8411 22524 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t1" 0 119.646 8727 22524 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n8" 0 169.183 8779 22374 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.t2" 0 43.2007 8727 21514 0
rnode "SARlogic_0.dffrs_10.nand3_6.C.n9" 0 124.539 8832 21944 0
rnode "SARlogic_0.dffrs_10.nand3_1.Z" 0 37.9457 8977 21943 0
resist "SARlogic_0.dffrs_10.nand3_6.C.n4" "SARlogic_0.dffrs_10.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_10.nand3_6.C.n2" "SARlogic_0.dffrs_10.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_10.nand3_6.C.n6" "SARlogic_0.dffrs_10.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_10.nand3_1.Z" "SARlogic_0.dffrs_10.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_10.nand3_6.C.n7" "SARlogic_0.dffrs_10.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_10.nand3_6.C.n7" "SARlogic_0.dffrs_10.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_10.nand3_6.C.n9" "SARlogic_0.dffrs_10.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_10.nand3_6.C.n6" "SARlogic_0.dffrs_10.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_10.nand3_1.Z" "SARlogic_0.dffrs_10.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_10.nand3_6.C.n4" "SARlogic_0.dffrs_10.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_10.nand3_2.B" "SARlogic_0.dffrs_10.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_10.nand3_6.C.n2" "SARlogic_0.dffrs_10.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_10.nand3_6.C.n8" "SARlogic_0.dffrs_10.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_10.nand3_6.C.n8" "SARlogic_0.dffrs_10.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_10.nand3_6.C.n5" "SARlogic_0.dffrs_10.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_10.nand3_6.C.n5" "SARlogic_0.dffrs_10.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_10.nand3_6.C.n9" "SARlogic_0.dffrs_10.nand3_6.C.t2" 10.0468
resist "SARlogic_0.dffrs_10.nand3_6.C.n1" "SARlogic_0.dffrs_10.nand3_6.C.t6" 26.9433
resist "SARlogic_0.dffrs_10.nand3_6.C.n0" "SARlogic_0.dffrs_10.nand3_6.C.t7" 27.1297
resist "SARlogic_0.dffrs_10.nand3_6.C.n3" "SARlogic_0.dffrs_10.nand3_6.C.t8" 27.3161
resist "SARlogic_0.dffrs_10.nand3_6.C.n3" "SARlogic_0.dffrs_10.nand3_6.C.t9" 40.6308
resist "SARlogic_0.dffrs_10.nand3_6.C.n0" "SARlogic_0.dffrs_10.nand3_6.C.t5" 40.8172
resist "SARlogic_0.dffrs_10.nand3_6.C.n1" "SARlogic_0.dffrs_10.nand3_6.C.t4" 41.0036
rnode "adc_PISO_0.B1.t9" 0 92.5835 38525 29120 0
rnode "adc_PISO_0.B1.t11" 0 41.3426 38321 28200 0
rnode "adc_PISO_0.B1.t8" 0 41.0151 38525 28200 0
rnode "adc_PISO_0.B1.n0" 0 55.1491 38477 28369 0
rnode "adc_PISO_0.B1.n1" 0 143.037 38477 28482 0
rnode "adc_PISO_0.2inmux_1.In" 0 1.32231 36219 28481 0
rnode "adc_PISO_0.B1.n2" 0 221.791 36247 28454 0
rnode "adc_PISO_0.B1" 0 1122.79 36247 27290 0
rnode "adc_PISO_0.B1.t4" 0 66.2516 8687 22524 0
rnode "adc_PISO_0.B1.t6" 0 35.2188 8687 21514 0
rnode "adc_PISO_0.B1.n3" 0 115.437 8687 21828 0
rnode "SARlogic_0.dffrs_10.nand3_1.A" 0 112.101 7891 21825 0
rnode "adc_PISO_0.B1.t10" 0 65.972 8503 20319 0
rnode "adc_PISO_0.B1.t7" 0 35.4992 8503 19309 0
rnode "adc_PISO_0.B1.n4" 0 112.115 8503 19739 0
rnode "SARlogic_0.dffrs_10.nand3_6.B" 0 122.589 7891 19739 0
rnode "adc_PISO_0.B1.n5" 0 124.688 7783 21070 0
rnode "SARlogic_0.dffrs_10.clk" 0 607.222 7403 21042 0
rnode "adc_PISO_0.B1.n6" 0 1953.02 15223 25694 0
rnode "adc_PISO_0.B1.t5" 0 65.7401 13847 20320 0
rnode "adc_PISO_0.B1.t12" 0 35.8506 13847 19310 0
rnode "adc_PISO_0.B1.n7" 0 108.936 13847 19856 0
rnode "SARlogic_0.dffrs_11.nand3_7.C" 0 1.32231 13419 19856 0
rnode "adc_PISO_0.B1.n8" 0 260.691 13447 19884 0
rnode "adc_PISO_0.B1.n9" 0 243.597 14617 21944 0
rnode "adc_PISO_0.B1.t0" 0 21.9261 13991 22524 0
rnode "adc_PISO_0.B1.t1" 0 21.9261 13887 22524 0
rnode "adc_PISO_0.B1.n10" 0 78.376 13939 22524 0
rnode "adc_PISO_0.B1.t2" 0 96.9423 14255 22524 0
rnode "adc_PISO_0.B1.n11" 0 137.079 14307 22374 0
rnode "adc_PISO_0.B1.t3" 0 35.003 14255 21514 0
rnode "adc_PISO_0.B1.n12" 0 100.907 14360 21944 0
rnode "SARlogic_0.dffrs_11.nand3_2.Z" 0 22.5588 14505 21943 0
resist "adc_PISO_0.B1.n2" "adc_PISO_0.2inmux_1.In" 0.045
resist "adc_PISO_0.B1.n8" "SARlogic_0.dffrs_11.nand3_7.C" 0.045
resist "adc_PISO_0.B1.n1" "adc_PISO_0.B1.n0" 0.105938
resist "SARlogic_0.dffrs_11.nand3_2.Z" "adc_PISO_0.B1.n9" 0.166401
resist "SARlogic_0.dffrs_10.clk" "adc_PISO_0.B1.n5" 0.610071
resist "adc_PISO_0.B1.n10" "adc_PISO_0.B1.t1" 0.728
resist "adc_PISO_0.B1.n10" "adc_PISO_0.B1.t0" 0.728
resist "adc_PISO_0.B1.n12" "adc_PISO_0.B1.n11" 0.731592
resist "adc_PISO_0.B1.n5" "SARlogic_0.dffrs_10.nand3_1.A" 1.34679
resist "adc_PISO_0.B1" "adc_PISO_0.B1.n2" 1.87071
resist "adc_PISO_0.B1.n5" "SARlogic_0.dffrs_10.nand3_6.B" 2.17768
resist "SARlogic_0.dffrs_11.nand3_2.Z" "adc_PISO_0.B1.n12" 4.72875
resist "adc_PISO_0.B1.n8" "adc_PISO_0.B1.n7" 5.13857
resist "SARlogic_0.dffrs_10.nand3_6.B" "adc_PISO_0.B1.n4" 5.47929
resist "SARlogic_0.dffrs_10.nand3_1.A" "adc_PISO_0.B1.n3" 5.775
resist "adc_PISO_0.B1.n11" "adc_PISO_0.B1.n10" 6.04902
resist "adc_PISO_0.B1.n11" "adc_PISO_0.B1.t2" 6.50992
resist "adc_PISO_0.B1.n2" "adc_PISO_0.B1.n1" 8.05114
resist "adc_PISO_0.B1.n12" "adc_PISO_0.B1.t3" 10.0468
resist "adc_PISO_0.B1.n9" "adc_PISO_0.B1.n6" 11.4456
resist "adc_PISO_0.B1.n9" "adc_PISO_0.B1.n8" 14.0577
resist "adc_PISO_0.B1.n0" "adc_PISO_0.B1.t8" 19.4002
resist "adc_PISO_0.B1.n0" "adc_PISO_0.B1.t11" 19.6725
resist "adc_PISO_0.B1.n3" "adc_PISO_0.B1.t6" 26.9433
resist "adc_PISO_0.B1.n4" "adc_PISO_0.B1.t7" 27.1297
resist "adc_PISO_0.B1.n7" "adc_PISO_0.B1.t12" 27.3161
resist "adc_PISO_0.B1.n6" "SARlogic_0.dffrs_10.clk" 33.5931
resist "adc_PISO_0.B1.n1" "adc_PISO_0.B1.t9" 34.2524
resist "adc_PISO_0.B1.n6" "adc_PISO_0.B1" 36.2539
resist "adc_PISO_0.B1.n7" "adc_PISO_0.B1.t5" 40.6308
resist "adc_PISO_0.B1.n4" "adc_PISO_0.B1.t10" 40.8172
resist "adc_PISO_0.B1.n3" "adc_PISO_0.B1.t4" 41.0036
rnode "adc_PISO_0.2inmux_5.OUT.t3" 0 274.676 33665 30420 0
rnode "adc_PISO_0.2inmux_5.OUT.t2" 0 146.015 33665 29410 0
rnode "adc_PISO_0.2inmux_5.OUT.n0" 0 524.832 33665 29724 0
rnode "adc_PISO_0.dffrs_4.d" 0 513.157 32381 29723 0
rnode "adc_PISO_0.2inmux_5.OUT.t1" 0 377.501 31811 30284 0
rnode "adc_PISO_0.2inmux_5.OUT.t0" 0 115.495 31811 29364 0
rnode "adc_PISO_0.2inmux_5.OUT.n1" 0 626.442 31903 29724 0
rnode "adc_PISO_0.2inmux_5.OUT" 0 121.881 32121 29724 0
resist "adc_PISO_0.2inmux_5.OUT" "adc_PISO_0.2inmux_5.OUT.n1" 0.350357
resist "adc_PISO_0.2inmux_5.OUT.n1" "adc_PISO_0.2inmux_5.OUT.t1" 4.35333
resist "adc_PISO_0.2inmux_5.OUT" "adc_PISO_0.dffrs_4.d" 4.8825
resist "adc_PISO_0.dffrs_4.d" "adc_PISO_0.2inmux_5.OUT.n0" 6.55929
resist "adc_PISO_0.2inmux_5.OUT.n1" "adc_PISO_0.2inmux_5.OUT.t0" 9.693
resist "adc_PISO_0.2inmux_5.OUT.n0" "adc_PISO_0.2inmux_5.OUT.t2" 26.9433
resist "adc_PISO_0.2inmux_5.OUT.n0" "adc_PISO_0.2inmux_5.OUT.t3" 41.0036
killnode "a_30255_29264"
rnode "a_30255_29264.t5" 0 170.497 31761 30284 0
rnode "a_30255_29264.t4" 0 76.2036 31761 29364 0
rnode "a_30255_29264.n0" 0 225.877 31713 29724 0
rnode "a_30255_29264.t3" 0 211.005 31331 30284 0
rnode "a_30255_29264.t2" 0 219.916 31027 30284 0
rnode "a_30255_29264.n1" 0 540.122 31383 29987 0
rnode "a_30255_29264.n2" 0 154.808 31423 29724 0
rnode "a_30255_29264.t1" 0 48.7951 31127 29364 0
rnode "a_30255_29264.n3" 0 291.56 31179 29364 0
rnode "a_30255_29264.t0" 0 61.217 30343 29364 0
resist "a_30255_29264.n2" "a_30255_29264.n1" 0.295875
resist "a_30255_29264.n3" "a_30255_29264.n2" 0.599211
resist "a_30255_29264.n1" "a_30255_29264.t3" 3.95029
resist "a_30255_29264.n1" "a_30255_29264.t2" 4.09152
resist "a_30255_29264.n2" "a_30255_29264.n0" 4.93329
resist "a_30255_29264.n3" "a_30255_29264.t1" 9.288
resist "a_30255_29264.t0" "a_30255_29264.n3" 10.3396
resist "a_30255_29264.n0" "a_30255_29264.t4" 19.5793
resist "a_30255_29264.n0" "a_30255_29264.t5" 34.1792
killnode "a_n9429_n3007"
rnode "a_n9429_n3007.t8" 0 15.1225 -8109 -2857 0
rnode "a_n9429_n3007.t12" 0 15.1225 -8717 -1894 0
rnode "a_n9429_n3007.t4" 0 15.1225 -8821 -1894 0
rnode "a_n9429_n3007.n0" 0 45.0745 -8769 -1894 0
rnode "a_n9429_n3007.t19" 0 15.1225 -8717 -2857 0
rnode "a_n9429_n3007.t9" 0 15.1225 -8821 -2857 0
rnode "a_n9429_n3007.n1" 0 44.9786 -8769 -2857 0
rnode "a_n9429_n3007.n2" 0 226.565 -8729 -2380 0
rnode "a_n9429_n3007.t10" 0 15.1225 -7501 -1894 0
rnode "a_n9429_n3007.t2" 0 15.1225 -7605 -1894 0
rnode "a_n9429_n3007.n3" 0 45.0745 -7553 -1894 0
rnode "a_n9429_n3007.t21" 0 15.1225 -7501 -2857 0
rnode "a_n9429_n3007.t13" 0 15.1225 -7605 -2857 0
rnode "a_n9429_n3007.n4" 0 44.9786 -7553 -2857 0
rnode "a_n9429_n3007.t18" 0 15.1225 -6893 -1894 0
rnode "a_n9429_n3007.t15" 0 15.1225 -6997 -1894 0
rnode "a_n9429_n3007.n5" 0 45.0745 -6945 -1894 0
rnode "a_n9429_n3007.t7" 0 15.1225 -6893 -2857 0
rnode "a_n9429_n3007.t3" 0 15.1225 -6997 -2857 0
rnode "a_n9429_n3007.n6" 0 50.0741 -6945 -2857 0
rnode "a_n9429_n3007.t16" 0 8.06533 -8017 -3713 0
rnode "a_n9429_n3007.t5" 0 8.06533 -8121 -3713 0
rnode "a_n9429_n3007.n7" 0 25.4712 -8069 -3713 0
rnode "a_n9429_n3007.t1" 0 15.1225 -9325 -1894 0
rnode "a_n9429_n3007.t11" 0 15.1225 -9429 -1894 0
rnode "a_n9429_n3007.n8" 0 45.0745 -9377 -1894 0
rnode "a_n9429_n3007.n9" 0 147.28 -9337 -2380 0
rnode "a_n9429_n3007.t14" 0 15.1225 -9325 -2857 0
rnode "a_n9429_n3007.t20" 0 15.1225 -9429 -2857 0
rnode "a_n9429_n3007.n10" 0 39.3735 -9377 -2857 0
rnode "a_n9429_n3007.n11" 0 176.256 -9377 -2813 0
rnode "a_n9429_n3007.n12" 0 399.893 -8109 -3278 0
rnode "a_n9429_n3007.n13" 0 152.53 -6945 -2855 0
rnode "a_n9429_n3007.n14" 0 150.537 -6985 -2380 0
rnode "a_n9429_n3007.n15" 0 226.565 -7513 -2380 0
rnode "a_n9429_n3007.t17" 0 15.1225 -8109 -1894 0
rnode "a_n9429_n3007.t6" 0 15.1225 -8213 -1894 0
rnode "a_n9429_n3007.n16" 0 45.0745 -8161 -1894 0
rnode "a_n9429_n3007.n17" 0 226.565 -8201 -2380 0
rnode "a_n9429_n3007.n18" 0 44.9786 -8161 -2857 0
rnode "a_n9429_n3007.t0" 0 15.1225 -8213 -2857 0
resist "a_n9429_n3007.n11" "a_n9429_n3007.n9" 0.487125
resist "a_n9429_n3007.n14" "a_n9429_n3007.n13" 0.534375
resist "a_n9429_n3007.n17" "a_n9429_n3007.n15" 0.848571
resist "a_n9429_n3007.n17" "a_n9429_n3007.n2" 0.848571
resist "a_n9429_n3007.n9" "a_n9429_n3007.n2" 0.848571
resist "a_n9429_n3007.n15" "a_n9429_n3007.n14" 0.848571
resist "a_n9429_n3007.t0" "a_n9429_n3007.n18" 1.092
resist "a_n9429_n3007.n18" "a_n9429_n3007.t8" 1.092
resist "a_n9429_n3007.n1" "a_n9429_n3007.t9" 1.092
resist "a_n9429_n3007.n1" "a_n9429_n3007.t19" 1.092
resist "a_n9429_n3007.n0" "a_n9429_n3007.t4" 1.092
resist "a_n9429_n3007.n0" "a_n9429_n3007.t12" 1.092
resist "a_n9429_n3007.n4" "a_n9429_n3007.t13" 1.092
resist "a_n9429_n3007.n4" "a_n9429_n3007.t21" 1.092
resist "a_n9429_n3007.n3" "a_n9429_n3007.t2" 1.092
resist "a_n9429_n3007.n3" "a_n9429_n3007.t10" 1.092
resist "a_n9429_n3007.n6" "a_n9429_n3007.t3" 1.092
resist "a_n9429_n3007.n6" "a_n9429_n3007.t7" 1.092
resist "a_n9429_n3007.n5" "a_n9429_n3007.t15" 1.092
resist "a_n9429_n3007.n5" "a_n9429_n3007.t18" 1.092
resist "a_n9429_n3007.n10" "a_n9429_n3007.t20" 1.092
resist "a_n9429_n3007.n10" "a_n9429_n3007.t14" 1.092
resist "a_n9429_n3007.n8" "a_n9429_n3007.t11" 1.092
resist "a_n9429_n3007.n8" "a_n9429_n3007.t1" 1.092
resist "a_n9429_n3007.n16" "a_n9429_n3007.t6" 1.092
resist "a_n9429_n3007.n16" "a_n9429_n3007.t17" 1.092
resist "a_n9429_n3007.n12" "a_n9429_n3007.n11" 1.95845
resist "a_n9429_n3007.n7" "a_n9429_n3007.t5" 2.0475
resist "a_n9429_n3007.n7" "a_n9429_n3007.t16" 2.0475
resist "a_n9429_n3007.n13" "a_n9429_n3007.n6" 4.35225
resist "a_n9429_n3007.n11" "a_n9429_n3007.n10" 4.3995
resist "a_n9429_n3007.n18" "a_n9429_n3007.n17" 4.88662
resist "a_n9429_n3007.n2" "a_n9429_n3007.n1" 4.88662
resist "a_n9429_n3007.n15" "a_n9429_n3007.n4" 4.88662
resist "a_n9429_n3007.n2" "a_n9429_n3007.n0" 4.89675
resist "a_n9429_n3007.n15" "a_n9429_n3007.n3" 4.89675
resist "a_n9429_n3007.n14" "a_n9429_n3007.n5" 4.89675
resist "a_n9429_n3007.n9" "a_n9429_n3007.n8" 4.89675
resist "a_n9429_n3007.n17" "a_n9429_n3007.n16" 4.89675
resist "a_n9429_n3007.n13" "a_n9429_n3007.n12" 8.49289
resist "a_n9429_n3007.n12" "a_n9429_n3007.n7" 11.2894
rnode "Vin1.t8" 0 270.569 -6793 -2857 0
rnode "Vin1.t0" 0 190.328 -7097 -1894 0
rnode "Vin1.n0" 0 513.757 -7097 -2100 0
rnode "Vin1.t5" 0 190.328 -7401 -1894 0
rnode "Vin1.n1" 0 202.941 -7401 -2100 0
rnode "Vin1.t2" 0 207.221 -7705 -2857 0
rnode "Vin1.t7" 0 205.483 -8009 -2857 0
rnode "Vin1.n2" 0 244.543 -8011 -2658 0
rnode "Vin1.n3" 0 160.967 -8011 -2254 0
rnode "Vin1.t9" 0 190.328 -8313 -1894 0
rnode "Vin1.n4" 0 166.636 -8313 -2100 0
rnode "Vin1.t3" 0 190.328 -8617 -1894 0
rnode "Vin1.n5" 0 163.719 -8617 -2100 0
rnode "Vin1.t6" 0 207.218 -8921 -2857 0
rnode "Vin1.t1" 0 205.48 -9225 -2857 0
rnode "Vin1.n6" 0 244.549 -9226 -2658 0
rnode "Vin1.n7" 0 196.993 -9226 -2254 0
rnode "Vin1.t4" 0 190.328 -9529 -1894 0
rnode "Vin1.n8" 0 447.135 -9529 -2100 0
rnode "Vin1" 0 86.2043 -13880 -2213 0
rnode "comparator_no_offsetcal_0.Vin1" 0 524.945 -12515 -2218 0
resist "Vin1.n5" "Vin1.n4" 0.231205
resist "Vin1.n4" "Vin1.n3" 0.279181
resist "Vin1.n8" "Vin1.n7" 0.279693
resist "Vin1.n3" "Vin1.n1" 0.650158
resist "Vin1.n7" "Vin1.n5" 3.16569
resist "comparator_no_offsetcal_0.Vin1" "Vin1.n8" 3.5164
resist "Vin1.n1" "Vin1.n0" 4.00623
resist "comparator_no_offsetcal_0.Vin1" "Vin1" 6.111
resist "Vin1.n0" "Vin1.t0" 11.519
resist "Vin1.n1" "Vin1.t5" 11.519
resist "Vin1.n4" "Vin1.t9" 11.519
resist "Vin1.n5" "Vin1.t3" 11.519
resist "Vin1.n8" "Vin1.t4" 11.519
resist "Vin1.n6" "Vin1.t1" 16.0205
resist "Vin1.n2" "Vin1.t7" 16.022
resist "Vin1.n6" "Vin1.t6" 16.3621
resist "Vin1.n2" "Vin1.t2" 16.3636
resist "Vin1.n0" "Vin1.t8" 22.529
resist "Vin1.n3" "Vin1.n2" 23.1027
resist "Vin1.n7" "Vin1.n6" 23.1027
rnode "SARlogic_0.dffrs_2.nand3_8.C.t6" 0 99.4118 1905 10744 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.t5" 0 53.493 1905 9734 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.n0" 0 168.944 1905 10164 0
rnode "SARlogic_0.dffrs_2.nand3_7.B" 0 104.909 1293 10164 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.t7" 0 99.0623 235 8538 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.t4" 0 54.0225 235 7528 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.n1" 0 164.153 235 8074 0
rnode "SARlogic_0.dffrs_2.nand3_8.C" 0 1.99256 -193 8074 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.n2" 0 403.391 -165 8102 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.n3" 0 175.005 1005 10163 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.t2" 0 33.0399 379 10743 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.t3" 0 33.0399 275 10743 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.n4" 0 118.103 327 10743 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.t0" 0 146.08 643 10743 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.n5" 0 206.561 695 10593 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.t1" 0 52.7453 643 9733 0
rnode "SARlogic_0.dffrs_2.nand3_8.C.n6" 0 152.054 748 10163 0
rnode "SARlogic_0.dffrs_2.nand3_6.Z" 0 33.9933 893 10162 0
resist "SARlogic_0.dffrs_2.nand3_8.C.n2" "SARlogic_0.dffrs_2.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_2.nand3_6.Z" "SARlogic_0.dffrs_2.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_2.nand3_8.C.n3" "SARlogic_0.dffrs_2.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_2.nand3_8.C.n4" "SARlogic_0.dffrs_2.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_2.nand3_8.C.n4" "SARlogic_0.dffrs_2.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_2.nand3_8.C.n6" "SARlogic_0.dffrs_2.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_2.nand3_6.Z" "SARlogic_0.dffrs_2.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_2.nand3_8.C.n2" "SARlogic_0.dffrs_2.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_2.nand3_7.B" "SARlogic_0.dffrs_2.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_2.nand3_8.C.n5" "SARlogic_0.dffrs_2.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_2.nand3_8.C.n5" "SARlogic_0.dffrs_2.nand3_8.C.t0" 6.50992
resist "SARlogic_0.dffrs_2.nand3_8.C.n6" "SARlogic_0.dffrs_2.nand3_8.C.t1" 10.0468
resist "SARlogic_0.dffrs_2.nand3_8.C.n3" "SARlogic_0.dffrs_2.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_2.nand3_8.C.n0" "SARlogic_0.dffrs_2.nand3_8.C.t5" 27.1297
resist "SARlogic_0.dffrs_2.nand3_8.C.n1" "SARlogic_0.dffrs_2.nand3_8.C.t4" 27.3161
resist "SARlogic_0.dffrs_2.nand3_8.C.n1" "SARlogic_0.dffrs_2.nand3_8.C.t7" 40.6308
resist "SARlogic_0.dffrs_2.nand3_8.C.n0" "SARlogic_0.dffrs_2.nand3_8.C.t6" 40.8172
rnode "SARlogic_0.dffrs_9.nand3_6.C.t8" 0 81.4227 5947 22524 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t4" 0 43.8131 5947 21514 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n0" 0 138.373 5947 21944 0
rnode "SARlogic_0.dffrs_9.nand3_2.B" 0 75.5988 5335 21944 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t7" 0 81.7677 4645 24729 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t9" 0 43.467 4645 23719 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n1" 0 141.805 4645 24033 0
rnode "SARlogic_0.dffrs_9.nand3_0.A" 0 1.63199 3849 24030 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n2" 0 311.925 3877 24005 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t6" 0 81.1365 4277 20319 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t5" 0 44.2468 4277 19309 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n3" 0 134.448 4277 19855 0
rnode "SARlogic_0.dffrs_9.nand3_6.C" 0 1.63199 3849 19855 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n4" 0 290.497 3877 19883 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n5" 0 356.155 5223 21944 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n6" 0 26.7119 5223 21944 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t0" 0 27.0611 4421 22524 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t3" 0 27.0611 4317 22524 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n7" 0 96.7316 4369 22524 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t1" 0 119.646 4685 22524 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n8" 0 169.183 4737 22374 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.t2" 0 43.2007 4685 21514 0
rnode "SARlogic_0.dffrs_9.nand3_6.C.n9" 0 124.539 4790 21944 0
rnode "SARlogic_0.dffrs_9.nand3_1.Z" 0 37.9457 4935 21943 0
resist "SARlogic_0.dffrs_9.nand3_6.C.n4" "SARlogic_0.dffrs_9.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_9.nand3_6.C.n2" "SARlogic_0.dffrs_9.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_9.nand3_6.C.n6" "SARlogic_0.dffrs_9.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_9.nand3_1.Z" "SARlogic_0.dffrs_9.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_9.nand3_6.C.n7" "SARlogic_0.dffrs_9.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_9.nand3_6.C.n7" "SARlogic_0.dffrs_9.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_9.nand3_6.C.n9" "SARlogic_0.dffrs_9.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_9.nand3_6.C.n6" "SARlogic_0.dffrs_9.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_9.nand3_1.Z" "SARlogic_0.dffrs_9.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_9.nand3_6.C.n4" "SARlogic_0.dffrs_9.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_9.nand3_2.B" "SARlogic_0.dffrs_9.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_9.nand3_6.C.n2" "SARlogic_0.dffrs_9.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_9.nand3_6.C.n8" "SARlogic_0.dffrs_9.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_9.nand3_6.C.n8" "SARlogic_0.dffrs_9.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_9.nand3_6.C.n5" "SARlogic_0.dffrs_9.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_9.nand3_6.C.n5" "SARlogic_0.dffrs_9.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_9.nand3_6.C.n9" "SARlogic_0.dffrs_9.nand3_6.C.t2" 10.0468
resist "SARlogic_0.dffrs_9.nand3_6.C.n1" "SARlogic_0.dffrs_9.nand3_6.C.t9" 26.9433
resist "SARlogic_0.dffrs_9.nand3_6.C.n0" "SARlogic_0.dffrs_9.nand3_6.C.t4" 27.1297
resist "SARlogic_0.dffrs_9.nand3_6.C.n3" "SARlogic_0.dffrs_9.nand3_6.C.t5" 27.3161
resist "SARlogic_0.dffrs_9.nand3_6.C.n3" "SARlogic_0.dffrs_9.nand3_6.C.t6" 40.6308
resist "SARlogic_0.dffrs_9.nand3_6.C.n0" "SARlogic_0.dffrs_9.nand3_6.C.t8" 40.8172
resist "SARlogic_0.dffrs_9.nand3_6.C.n1" "SARlogic_0.dffrs_9.nand3_6.C.t7" 41.0036
killnode "a_9083_28820"
rnode "a_9083_28820.t4" 0 158.426 10589 29120 0
rnode "a_9083_28820.t5" 0 70.8083 10589 28200 0
rnode "a_9083_28820.n0" 0 209.885 10541 28560 0
rnode "a_9083_28820.t2" 0 143.997 10159 29120 0
rnode "a_9083_28820.t3" 0 185.478 9171 29120 0
rnode "a_9083_28820.n1" 0 923.758 10211 28873 0
rnode "a_9083_28820.n2" 0 127.45 10251 28560 0
rnode "a_9083_28820.t0" 0 45.3404 10159 28200 0
rnode "a_9083_28820.n3" 0 149.94 10211 28200 0
rnode "a_9083_28820.t1" 0 84.917 9855 28200 0
resist "a_9083_28820.n2" "a_9083_28820.n1" 0.352125
resist "a_9083_28820.n3" "a_9083_28820.n2" 0.405
resist "a_9083_28820.n1" "a_9083_28820.t2" 3.85496
resist "a_9083_28820.n1" "a_9083_28820.t3" 4.23296
resist "a_9083_28820.n2" "a_9083_28820.n0" 4.93329
resist "a_9083_28820.n3" "a_9083_28820.t0" 9.288
resist "a_9083_28820.t1" "a_9083_28820.n3" 18.7712
resist "a_9083_28820.n0" "a_9083_28820.t5" 19.5793
resist "a_9083_28820.n0" "a_9083_28820.t4" 34.1792
rnode "SARlogic_0.dffrs_13.Qb.t7" 0 63.1929 -10007 12948 0
rnode "SARlogic_0.dffrs_13.Qb.t9" 0 33.5928 -10007 11938 0
rnode "SARlogic_0.dffrs_13.Qb.n0" 0 109.591 -10007 12252 0
rnode "SARlogic_0.dffrs_13.nand3_2.A" 0 1.26126 -10803 12249 0
rnode "SARlogic_0.dffrs_13.Qb.n1" 0 240.184 -10775 12224 0
rnode "SARlogic_0.dffrs_13.Qb.t8" 0 62.705 -6363 22527 0
rnode "SARlogic_0.dffrs_13.Qb.t5" 0 34.1955 -6363 21517 0
rnode "SARlogic_0.dffrs_13.Qb.n2" 0 103.906 -6363 22063 0
rnode "SARlogic_0.dffrs_14.nand3_2.C" 0 1.26126 -6791 22063 0
rnode "SARlogic_0.dffrs_13.Qb.n3" 0 298.674 -6763 22091 0
rnode "SARlogic_0.dffrs_13.Qb.t4" 0 62.705 -7849 24732 0
rnode "SARlogic_0.dffrs_13.Qb.t6" 0 34.1955 -7849 23722 0
rnode "SARlogic_0.dffrs_13.Qb.n4" 0 103.965 -7849 24268 0
rnode "SARlogic_0.dffrs_13.Qb.n5" 0 300.78 -8254 24296 0
rnode "SARlogic_0.dffrs_14.nand3_0.C" 0 23.018 -8277 24268 0
rnode "SARlogic_0.dffrs_14.setb" 0 590.646 -8765 24268 0
rnode "SARlogic_0.dffrs_13.Qb" 0 766.554 -9309 10163 0
rnode "SARlogic_0.dffrs_13.Qb.n6" 0 153.202 -9429 10164 0
rnode "SARlogic_0.dffrs_13.Qb.t0" 0 20.9138 -10231 10744 0
rnode "SARlogic_0.dffrs_13.Qb.t1" 0 20.9138 -10335 10744 0
rnode "SARlogic_0.dffrs_13.Qb.n7" 0 74.7575 -10283 10744 0
rnode "SARlogic_0.dffrs_13.Qb.t2" 0 92.4666 -9967 10744 0
rnode "SARlogic_0.dffrs_13.Qb.n8" 0 130.75 -9915 10594 0
rnode "SARlogic_0.dffrs_13.Qb.t3" 0 33.387 -9967 9734 0
rnode "SARlogic_0.dffrs_13.Qb.n9" 0 96.2481 -9862 10164 0
rnode "SARlogic_0.dffrs_13.nand3_7.Z" 0 46.9329 -9717 10163 0
resist "SARlogic_0.dffrs_14.nand3_0.C" "SARlogic_0.dffrs_13.Qb.n5" 0.0369643
resist "SARlogic_0.dffrs_13.Qb.n3" "SARlogic_0.dffrs_14.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_13.Qb.n1" "SARlogic_0.dffrs_13.nand3_2.A" 0.045
resist "SARlogic_0.dffrs_13.Qb.n6" "SARlogic_0.dffrs_13.Qb" 0.174725
resist "SARlogic_0.dffrs_13.Qb.n7" "SARlogic_0.dffrs_13.Qb.t1" 0.728
resist "SARlogic_0.dffrs_13.Qb.n7" "SARlogic_0.dffrs_13.Qb.t0" 0.728
resist "SARlogic_0.dffrs_13.Qb.n9" "SARlogic_0.dffrs_13.Qb.n8" 0.731592
resist "SARlogic_0.dffrs_14.setb" "SARlogic_0.dffrs_14.nand3_0.C" 0.784286
resist "SARlogic_0.dffrs_13.nand3_7.Z" "SARlogic_0.dffrs_13.Qb.n9" 4.72875
resist "SARlogic_0.dffrs_13.nand3_7.Z" "SARlogic_0.dffrs_13.Qb.n6" 4.94926
resist "SARlogic_0.dffrs_13.Qb.n3" "SARlogic_0.dffrs_13.Qb.n2" 5.13857
resist "SARlogic_0.dffrs_13.Qb.n5" "SARlogic_0.dffrs_13.Qb.n4" 5.14661
resist "SARlogic_0.dffrs_13.Qb.n1" "SARlogic_0.dffrs_13.Qb.n0" 5.73
resist "SARlogic_0.dffrs_13.Qb.n8" "SARlogic_0.dffrs_13.Qb.n7" 6.04902
resist "SARlogic_0.dffrs_13.Qb.n8" "SARlogic_0.dffrs_13.Qb.t2" 6.50992
resist "SARlogic_0.dffrs_13.Qb.n5" "SARlogic_0.dffrs_13.Qb.n3" 9.22179
resist "SARlogic_0.dffrs_13.Qb.n6" "SARlogic_0.dffrs_13.Qb.n1" 9.84205
resist "SARlogic_0.dffrs_13.Qb.n9" "SARlogic_0.dffrs_13.Qb.t3" 10.0468
resist "SARlogic_0.dffrs_13.Qb.n0" "SARlogic_0.dffrs_13.Qb.t9" 26.9433
resist "SARlogic_0.dffrs_13.Qb.n2" "SARlogic_0.dffrs_13.Qb.t5" 27.3161
resist "SARlogic_0.dffrs_13.Qb.n4" "SARlogic_0.dffrs_13.Qb.t6" 27.3161
resist "SARlogic_0.dffrs_13.Qb" "SARlogic_0.dffrs_14.setb" 27.9771
resist "SARlogic_0.dffrs_13.Qb.n2" "SARlogic_0.dffrs_13.Qb.t8" 40.6308
resist "SARlogic_0.dffrs_13.Qb.n4" "SARlogic_0.dffrs_13.Qb.t4" 40.6308
resist "SARlogic_0.dffrs_13.Qb.n0" "SARlogic_0.dffrs_13.Qb.t7" 41.0036
rnode "SARlogic_0.dffrs_0.d.t5" 0 239.271 -7481 8538 0
rnode "SARlogic_0.dffrs_0.d.t7" 0 127.194 -7481 7528 0
rnode "SARlogic_0.dffrs_0.d.n0" 0 416.907 -7481 7842 0
rnode "SARlogic_0.dffrs_0.nand3_8.A" 0 336.744 -8277 7839 0
rnode "SARlogic_0.dffrs_0.d" 0 959.656 -8765 7841 0
rnode "SARlogic_0.dffrs_0.d.t4" 0 237.424 -10375 10744 0
rnode "SARlogic_0.dffrs_0.d.t6" 0 129.477 -10375 9734 0
rnode "SARlogic_0.dffrs_0.d.n1" 0 393.427 -10375 10280 0
rnode "SARlogic_0.dffrs_13.nand3_7.C" 0 4.7756 -10803 10280 0
rnode "SARlogic_0.dffrs_0.d.n2" 0 941.499 -10775 10308 0
rnode "SARlogic_0.dffrs_0.d.n3" 0 1354.69 -9605 12368 0
rnode "SARlogic_0.dffrs_0.d.t1" 0 79.1872 -10231 12948 0
rnode "SARlogic_0.dffrs_0.d.t0" 0 79.1872 -10335 12948 0
rnode "SARlogic_0.dffrs_0.d.n4" 0 283.059 -10283 12948 0
rnode "SARlogic_0.dffrs_0.d.t2" 0 350.112 -9967 12948 0
rnode "SARlogic_0.dffrs_0.d.n5" 0 495.068 -9915 12798 0
rnode "SARlogic_0.dffrs_0.d.t3" 0 126.415 -9967 11938 0
rnode "SARlogic_0.dffrs_0.d.n6" 0 364.431 -9862 12368 0
rnode "SARlogic_0.dffrs_13.nand3_2.Z" 0 81.4722 -9717 12367 0
resist "SARlogic_0.dffrs_0.d.n2" "SARlogic_0.dffrs_13.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_13.nand3_2.Z" "SARlogic_0.dffrs_0.d.n3" 0.166401
resist "SARlogic_0.dffrs_0.d.n4" "SARlogic_0.dffrs_0.d.t0" 0.728
resist "SARlogic_0.dffrs_0.d.n4" "SARlogic_0.dffrs_0.d.t1" 0.728
resist "SARlogic_0.dffrs_0.d.n6" "SARlogic_0.dffrs_0.d.n5" 0.731592
resist "SARlogic_0.dffrs_0.d" "SARlogic_0.dffrs_0.nand3_8.A" 0.783321
resist "SARlogic_0.dffrs_13.nand3_2.Z" "SARlogic_0.dffrs_0.d.n6" 4.72875
resist "SARlogic_0.dffrs_0.d.n2" "SARlogic_0.dffrs_0.d.n1" 5.13857
resist "SARlogic_0.dffrs_0.nand3_8.A" "SARlogic_0.dffrs_0.d.n0" 5.775
resist "SARlogic_0.dffrs_0.d.n5" "SARlogic_0.dffrs_0.d.n4" 6.04902
resist "SARlogic_0.dffrs_0.d.n5" "SARlogic_0.dffrs_0.d.t2" 6.50992
resist "SARlogic_0.dffrs_0.d.n6" "SARlogic_0.dffrs_0.d.t3" 10.0468
resist "SARlogic_0.dffrs_0.d.n3" "SARlogic_0.dffrs_0.d.n2" 14.0577
resist "SARlogic_0.dffrs_0.d.n3" "SARlogic_0.dffrs_0.d" 17.5017
resist "SARlogic_0.dffrs_0.d.n0" "SARlogic_0.dffrs_0.d.t7" 26.9433
resist "SARlogic_0.dffrs_0.d.n1" "SARlogic_0.dffrs_0.d.t6" 27.3161
resist "SARlogic_0.dffrs_0.d.n1" "SARlogic_0.dffrs_0.d.t4" 40.6308
resist "SARlogic_0.dffrs_0.d.n0" "SARlogic_0.dffrs_0.d.t5" 41.0036
killnode "a_33257_33628"
rnode "a_33257_33628.t3" 0 55.8109 33441 37035 0
rnode "a_33257_33628.t2" 0 89.0972 33705 36025 0
rnode "a_33257_33628.t4" 0 167.336 33297 34830 0
rnode "a_33257_33628.t5" 0 91.2547 33297 33820 0
rnode "a_33257_33628.n0" 0 882.169 33297 34366 0
rnode "a_33257_33628.n1" 0 663.341 33810 36455 0
rnode "a_33257_33628.t1" 0 246.758 33705 37035 0
rnode "a_33257_33628.n2" 0 348.922 33757 36885 0
rnode "a_33257_33628.n3" 0 199.499 33389 37035 0
rnode "a_33257_33628.t0" 0 55.8109 33337 37035 0
resist "a_33257_33628.t0" "a_33257_33628.n3" 0.728
resist "a_33257_33628.n3" "a_33257_33628.t3" 0.728
resist "a_33257_33628.n2" "a_33257_33628.n1" 0.731592
resist "a_33257_33628.n3" "a_33257_33628.n2" 6.04902
resist "a_33257_33628.n2" "a_33257_33628.t1" 6.50992
resist "a_33257_33628.n1" "a_33257_33628.t2" 10.0468
resist "a_33257_33628.n1" "a_33257_33628.n0" 24.1522
resist "a_33257_33628.n0" "a_33257_33628.t5" 27.3161
resist "a_33257_33628.n0" "a_33257_33628.t4" 40.6308
killnode "a_33337_30170"
rnode "a_33337_30170.t1" 0 45.3262 33337 30420 0
rnode "a_33337_30170.t2" 0 72.3592 33705 29410 0
rnode "a_33337_30170.t7" 0 136.957 33665 32625 0
rnode "a_33337_30170.t5" 0 72.8052 33665 31615 0
rnode "a_33337_30170.n0" 0 237.516 33665 31929 0
rnode "a_33337_30170.t4" 0 136.379 33481 37035 0
rnode "a_33337_30170.t6" 0 73.385 33481 36025 0
rnode "a_33337_30170.n1" 0 710.315 33481 36455 0
rnode "a_33337_30170.n2" 0 1376.28 32897 31901 0
rnode "a_33337_30170.n3" 0 447.558 33810 29840 0
rnode "a_33337_30170.t3" 0 200.402 33705 30420 0
rnode "a_33337_30170.n4" 0 283.373 33757 30270 0
rnode "a_33337_30170.n5" 0 162.021 33389 30420 0
rnode "a_33337_30170.t0" 0 45.3262 33441 30420 0
resist "a_33337_30170.n5" "a_33337_30170.t1" 0.728
resist "a_33337_30170.t0" "a_33337_30170.n5" 0.728
resist "a_33337_30170.n4" "a_33337_30170.n3" 0.731592
resist "a_33337_30170.n2" "a_33337_30170.n0" 5.73
resist "a_33337_30170.n5" "a_33337_30170.n4" 6.04902
resist "a_33337_30170.n4" "a_33337_30170.t3" 6.50992
resist "a_33337_30170.n3" "a_33337_30170.t2" 10.0468
resist "a_33337_30170.n3" "a_33337_30170.n2" 19.5776
resist "a_33337_30170.n2" "a_33337_30170.n1" 22.5279
resist "a_33337_30170.n0" "a_33337_30170.t5" 26.9433
resist "a_33337_30170.n1" "a_33337_30170.t6" 27.1297
resist "a_33337_30170.n1" "a_33337_30170.t4" 40.8172
resist "a_33337_30170.n0" "a_33337_30170.t7" 41.0036
rnode "SARlogic_0.dffrs_3.nand3_6.C.t6" 0 117.249 5947 12948 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t7" 0 63.0909 5947 11938 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n0" 0 199.257 5947 12368 0
rnode "SARlogic_0.dffrs_3.nand3_2.B" 0 108.862 5335 12368 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t5" 0 117.746 4645 15153 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t8" 0 62.5924 4645 14143 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n1" 0 204.199 4645 14457 0
rnode "SARlogic_0.dffrs_3.nand3_0.A" 0 2.35007 3849 14454 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n2" 0 449.172 3877 14429 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t4" 0 116.836 4277 10743 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t9" 0 63.7154 4277 9733 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n3" 0 193.606 4277 10279 0
rnode "SARlogic_0.dffrs_3.nand3_6.C" 0 2.35007 3849 10279 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n4" 0 418.316 3877 10307 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n5" 0 512.863 5223 12368 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n6" 0 38.4651 5223 12368 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t0" 0 38.968 4421 12948 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t3" 0 38.968 4317 12948 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n7" 0 139.293 4369 12948 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t2" 0 172.29 4685 12948 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n8" 0 243.623 4737 12798 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.t1" 0 62.209 4685 11938 0
rnode "SARlogic_0.dffrs_3.nand3_6.C.n9" 0 179.336 4790 12368 0
rnode "SARlogic_0.dffrs_3.nand3_1.Z" 0 54.6418 4935 12367 0
resist "SARlogic_0.dffrs_3.nand3_6.C.n4" "SARlogic_0.dffrs_3.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_3.nand3_6.C.n2" "SARlogic_0.dffrs_3.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_3.nand3_6.C.n6" "SARlogic_0.dffrs_3.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_3.nand3_1.Z" "SARlogic_0.dffrs_3.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_3.nand3_6.C.n7" "SARlogic_0.dffrs_3.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_3.nand3_6.C.n7" "SARlogic_0.dffrs_3.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_3.nand3_6.C.n9" "SARlogic_0.dffrs_3.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_3.nand3_6.C.n6" "SARlogic_0.dffrs_3.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_3.nand3_1.Z" "SARlogic_0.dffrs_3.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_3.nand3_6.C.n4" "SARlogic_0.dffrs_3.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_3.nand3_2.B" "SARlogic_0.dffrs_3.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_3.nand3_6.C.n2" "SARlogic_0.dffrs_3.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_3.nand3_6.C.n8" "SARlogic_0.dffrs_3.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_3.nand3_6.C.n8" "SARlogic_0.dffrs_3.nand3_6.C.t2" 6.50992
resist "SARlogic_0.dffrs_3.nand3_6.C.n5" "SARlogic_0.dffrs_3.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_3.nand3_6.C.n5" "SARlogic_0.dffrs_3.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_3.nand3_6.C.n9" "SARlogic_0.dffrs_3.nand3_6.C.t1" 10.0468
resist "SARlogic_0.dffrs_3.nand3_6.C.n1" "SARlogic_0.dffrs_3.nand3_6.C.t8" 26.9433
resist "SARlogic_0.dffrs_3.nand3_6.C.n0" "SARlogic_0.dffrs_3.nand3_6.C.t7" 27.1297
resist "SARlogic_0.dffrs_3.nand3_6.C.n3" "SARlogic_0.dffrs_3.nand3_6.C.t9" 27.3161
resist "SARlogic_0.dffrs_3.nand3_6.C.n3" "SARlogic_0.dffrs_3.nand3_6.C.t4" 40.6308
resist "SARlogic_0.dffrs_3.nand3_6.C.n0" "SARlogic_0.dffrs_3.nand3_6.C.t6" 40.8172
resist "SARlogic_0.dffrs_3.nand3_6.C.n1" "SARlogic_0.dffrs_3.nand3_6.C.t5" 41.0036
rnode "SARlogic_0.dffrs_5.nand3_1.C.t4" 0 119.526 12361 12948 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.t5" 0 65.1819 12361 11938 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.n0" 0 198.062 12361 12484 0
rnode "SARlogic_0.dffrs_5.nand3_1.C" 0 2.40416 11933 12484 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.n1" 0 488.96 11961 12512 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.t3" 0 39.8649 12505 15153 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.t0" 0 39.8649 12401 15153 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.n2" 0 142.499 12453 15153 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.t1" 0 176.256 12769 15153 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.n3" 0 249.23 12821 15003 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.t2" 0 63.6409 12769 14143 0
rnode "SARlogic_0.dffrs_5.nand3_1.C.n4" 0 183.464 12874 14573 0
rnode "SARlogic_0.dffrs_5.nand3_0.Z" 0 231.046 13019 14572 0
resist "SARlogic_0.dffrs_5.nand3_1.C.n1" "SARlogic_0.dffrs_5.nand3_1.C" 0.045
resist "SARlogic_0.dffrs_5.nand3_1.C.n2" "SARlogic_0.dffrs_5.nand3_1.C.t0" 0.728
resist "SARlogic_0.dffrs_5.nand3_1.C.n2" "SARlogic_0.dffrs_5.nand3_1.C.t3" 0.728
resist "SARlogic_0.dffrs_5.nand3_1.C.n4" "SARlogic_0.dffrs_5.nand3_1.C.n3" 0.731592
resist "SARlogic_0.dffrs_5.nand3_0.Z" "SARlogic_0.dffrs_5.nand3_1.C.n4" 4.72875
resist "SARlogic_0.dffrs_5.nand3_1.C.n1" "SARlogic_0.dffrs_5.nand3_1.C.n0" 5.13857
resist "SARlogic_0.dffrs_5.nand3_1.C.n3" "SARlogic_0.dffrs_5.nand3_1.C.n2" 6.04902
resist "SARlogic_0.dffrs_5.nand3_1.C.n3" "SARlogic_0.dffrs_5.nand3_1.C.t1" 6.50992
resist "SARlogic_0.dffrs_5.nand3_1.C.n4" "SARlogic_0.dffrs_5.nand3_1.C.t2" 10.0468
resist "SARlogic_0.dffrs_5.nand3_0.Z" "SARlogic_0.dffrs_5.nand3_1.C.n1" 14.2849
resist "SARlogic_0.dffrs_5.nand3_1.C.n0" "SARlogic_0.dffrs_5.nand3_1.C.t5" 27.3161
resist "SARlogic_0.dffrs_5.nand3_1.C.n0" "SARlogic_0.dffrs_5.nand3_1.C.t4" 40.6308
rnode "adc_PISO_0.2inmux_1.Bit.t4" 0 148.561 37637 31460 0
rnode "adc_PISO_0.2inmux_1.Bit.t5" 0 66.5362 37841 30540 0
rnode "adc_PISO_0.2inmux_1.Bit.t8" 0 66.0091 37637 30540 0
rnode "adc_PISO_0.2inmux_1.Bit.n0" 0 109.082 37685 30709 0
rnode "adc_PISO_0.2inmux_1.Bit.n1" 0 156.204 37637 30978 0
rnode "adc_PISO_0.2inmux_1.Bit" 0 2.43212 36219 30977 0
rnode "adc_PISO_0.2inmux_1.Bit.n2" 0 460.067 36251 31006 0
rnode "adc_PISO_0.2inmux_1.Bit.t6" 0 105.801 34783 32626 0
rnode "adc_PISO_0.2inmux_1.Bit.t7" 0 57.6975 34783 31616 0
rnode "adc_PISO_0.2inmux_1.Bit.n3" 0 410.811 34783 32162 0
rnode "adc_PISO_0.2inmux_1.Bit.t3" 0 35.2875 34927 34830 0
rnode "adc_PISO_0.2inmux_1.Bit.t2" 0 35.2875 34823 34830 0
rnode "adc_PISO_0.2inmux_1.Bit.n4" 0 126.137 34875 34830 0
rnode "adc_PISO_0.2inmux_1.Bit.t0" 0 156.017 35191 34830 0
rnode "adc_PISO_0.2inmux_1.Bit.n5" 0 220.613 35243 34680 0
rnode "adc_PISO_0.2inmux_1.Bit.t1" 0 56.3334 35191 33820 0
rnode "adc_PISO_0.2inmux_1.Bit.n6" 0 189.577 35296 34250 0
rnode "adc_PISO_0.2inmux_1.Bit.n7" 0 396.935 35553 34250 0
rnode "adc_PISO_0.dffrs_4.Q" 0 300.612 35849 34250 0
resist "adc_PISO_0.2inmux_1.Bit.n2" "adc_PISO_0.2inmux_1.Bit" 0.0514286
resist "adc_PISO_0.2inmux_1.Bit.n1" "adc_PISO_0.2inmux_1.Bit.n0" 0.252187
resist "adc_PISO_0.dffrs_4.Q" "adc_PISO_0.2inmux_1.Bit.n7" 0.457582
resist "adc_PISO_0.2inmux_1.Bit.n4" "adc_PISO_0.2inmux_1.Bit.t2" 0.728
resist "adc_PISO_0.2inmux_1.Bit.n4" "adc_PISO_0.2inmux_1.Bit.t3" 0.728
resist "adc_PISO_0.2inmux_1.Bit.n6" "adc_PISO_0.2inmux_1.Bit.n5" 0.731592
resist "adc_PISO_0.dffrs_4.Q" "adc_PISO_0.2inmux_1.Bit.n2" 5.81464
resist "adc_PISO_0.2inmux_1.Bit.n5" "adc_PISO_0.2inmux_1.Bit.n4" 6.04902
resist "adc_PISO_0.2inmux_1.Bit.n5" "adc_PISO_0.2inmux_1.Bit.t0" 6.50992
resist "adc_PISO_0.2inmux_1.Bit.n2" "adc_PISO_0.2inmux_1.Bit.n1" 6.70436
resist "adc_PISO_0.2inmux_1.Bit.n7" "adc_PISO_0.2inmux_1.Bit.n6" 9.39515
resist "adc_PISO_0.2inmux_1.Bit.n6" "adc_PISO_0.2inmux_1.Bit.t1" 10.0468
resist "adc_PISO_0.2inmux_1.Bit.n7" "adc_PISO_0.2inmux_1.Bit.n3" 14.6962
resist "adc_PISO_0.2inmux_1.Bit.n0" "adc_PISO_0.2inmux_1.Bit.t8" 19.4002
resist "adc_PISO_0.2inmux_1.Bit.n0" "adc_PISO_0.2inmux_1.Bit.t5" 19.6725
resist "adc_PISO_0.2inmux_1.Bit.n3" "adc_PISO_0.2inmux_1.Bit.t7" 27.3161
resist "adc_PISO_0.2inmux_1.Bit.n1" "adc_PISO_0.2inmux_1.Bit.t4" 34.1061
resist "adc_PISO_0.2inmux_1.Bit.n3" "adc_PISO_0.2inmux_1.Bit.t6" 40.6308
killnode "a_4841_33627"
rnode "a_4841_33627.t1" 0 55.8109 5025 37034 0
rnode "a_4841_33627.t2" 0 89.0972 5289 36024 0
rnode "a_4841_33627.t4" 0 167.336 4881 34829 0
rnode "a_4841_33627.t5" 0 91.2547 4881 33819 0
rnode "a_4841_33627.n0" 0 882.169 4881 34365 0
rnode "a_4841_33627.n1" 0 663.341 5394 36454 0
rnode "a_4841_33627.t3" 0 246.758 5289 37034 0
rnode "a_4841_33627.n2" 0 348.922 5341 36884 0
rnode "a_4841_33627.n3" 0 199.499 4973 37034 0
rnode "a_4841_33627.t0" 0 55.8109 4921 37034 0
resist "a_4841_33627.t0" "a_4841_33627.n3" 0.728
resist "a_4841_33627.n3" "a_4841_33627.t1" 0.728
resist "a_4841_33627.n2" "a_4841_33627.n1" 0.731592
resist "a_4841_33627.n3" "a_4841_33627.n2" 6.04902
resist "a_4841_33627.n2" "a_4841_33627.t3" 6.50992
resist "a_4841_33627.n1" "a_4841_33627.t2" 10.0468
resist "a_4841_33627.n1" "a_4841_33627.n0" 24.1522
resist "a_4841_33627.n0" "a_4841_33627.t5" 27.3161
resist "a_4841_33627.n0" "a_4841_33627.t4" 40.6308
killnode "a_4841_31422"
rnode "a_4841_31422.t3" 0 40.0505 4921 34829 0
rnode "a_4841_31422.t2" 0 63.9371 5289 33819 0
rnode "a_4841_31422.t6" 0 120.506 6551 34829 0
rnode "a_4841_31422.t8" 0 64.8434 6551 33819 0
rnode "a_4841_31422.n0" 0 208.089 6551 34249 0
rnode "a_4841_31422.t4" 0 121.016 5249 37034 0
rnode "a_4841_31422.t5" 0 64.3311 5249 36024 0
rnode "a_4841_31422.n1" 0 503.815 5249 36338 0
rnode "a_4841_31422.t7" 0 120.082 4881 32624 0
rnode "a_4841_31422.t9" 0 65.4853 4881 31614 0
rnode "a_4841_31422.n2" 0 483.672 4881 32160 0
rnode "a_4841_31422.n3" 0 844.893 5827 34249 0
rnode "a_4841_31422.n4" 0 199.409 5827 34249 0
rnode "a_4841_31422.n5" 0 189.191 5394 34249 0
rnode "a_4841_31422.t1" 0 177.076 5289 34829 0
rnode "a_4841_31422.n6" 0 250.39 5341 34679 0
rnode "a_4841_31422.n7" 0 143.163 4973 34829 0
rnode "a_4841_31422.t0" 0 40.0505 5025 34829 0
resist "a_4841_31422.n7" "a_4841_31422.t3" 0.728
resist "a_4841_31422.t0" "a_4841_31422.n7" 0.728
resist "a_4841_31422.n6" "a_4841_31422.n5" 0.731592
resist "a_4841_31422.n4" "a_4841_31422.n3" 4.5
resist "a_4841_31422.n5" "a_4841_31422.n4" 5.17801
resist "a_4841_31422.n4" "a_4841_31422.n0" 5.64569
resist "a_4841_31422.n7" "a_4841_31422.n6" 6.04902
resist "a_4841_31422.n6" "a_4841_31422.t1" 6.50992
resist "a_4841_31422.n5" "a_4841_31422.t2" 10.0468
resist "a_4841_31422.n3" "a_4841_31422.n2" 15.0455
resist "a_4841_31422.n3" "a_4841_31422.n1" 15.6307
resist "a_4841_31422.n1" "a_4841_31422.t5" 26.9433
resist "a_4841_31422.n0" "a_4841_31422.t8" 27.1297
resist "a_4841_31422.n2" "a_4841_31422.t9" 27.3161
resist "a_4841_31422.n2" "a_4841_31422.t7" 40.6308
resist "a_4841_31422.n0" "a_4841_31422.t6" 40.8172
resist "a_4841_31422.n1" "a_4841_31422.t4" 41.0036
rnode "adc_PISO_0.B3.t6" 0 97.6144 19581 29120 0
rnode "adc_PISO_0.B3.t8" 0 43.5892 19377 28200 0
rnode "adc_PISO_0.B3.t12" 0 43.2438 19581 28200 0
rnode "adc_PISO_0.B3.n0" 0 58.1458 19533 28369 0
rnode "adc_PISO_0.B3.n1" 0 150.81 19533 28482 0
rnode "adc_PISO_0.2inmux_4.In" 0 1.39416 17275 28481 0
rnode "adc_PISO_0.B3.n2" 0 233.843 17303 28454 0
rnode "adc_PISO_0.B3" 0 604.154 17304 27290 0
rnode "SARlogic_0.d2" 0 567.678 7139 26486 0
rnode "adc_PISO_0.B3.t5" 0 69.8517 603 22524 0
rnode "adc_PISO_0.B3.t7" 0 37.1325 603 21514 0
rnode "adc_PISO_0.B3.n3" 0 121.71 603 21828 0
rnode "SARlogic_0.dffrs_8.nand3_1.A" 0 118.193 -193 21825 0
rnode "adc_PISO_0.B3.t11" 0 69.5569 419 20319 0
rnode "adc_PISO_0.B3.t9" 0 37.4282 419 19309 0
rnode "adc_PISO_0.B3.n4" 0 118.208 419 19739 0
rnode "SARlogic_0.dffrs_8.nand3_6.B" 0 129.25 -193 19739 0
rnode "adc_PISO_0.B3.n5" 0 131.464 -301 21070 0
rnode "SARlogic_0.dffrs_8.clk" 0 660.283 -681 21042 0
rnode "adc_PISO_0.B3.n6" 0 994.667 7139 26046 0
rnode "adc_PISO_0.B3.t4" 0 69.3124 5763 20320 0
rnode "adc_PISO_0.B3.t10" 0 37.7987 5763 19310 0
rnode "adc_PISO_0.B3.n7" 0 114.855 5763 19856 0
rnode "SARlogic_0.dffrs_9.nand3_7.C" 0 1.39416 5335 19856 0
rnode "adc_PISO_0.B3.n8" 0 274.856 5363 19884 0
rnode "adc_PISO_0.B3.n9" 0 270.881 6533 21944 0
rnode "adc_PISO_0.B3.t2" 0 23.1175 5907 22524 0
rnode "adc_PISO_0.B3.t3" 0 23.1175 5803 22524 0
rnode "adc_PISO_0.B3.n10" 0 82.6348 5855 22524 0
rnode "adc_PISO_0.B3.t0" 0 102.21 6171 22524 0
rnode "adc_PISO_0.B3.n11" 0 144.528 6223 22374 0
rnode "adc_PISO_0.B3.t1" 0 36.9051 6171 21514 0
rnode "adc_PISO_0.B3.n12" 0 106.39 6276 21944 0
rnode "SARlogic_0.dffrs_9.nand3_2.Z" 0 23.7846 6421 21943 0
resist "adc_PISO_0.B3.n2" "adc_PISO_0.2inmux_4.In" 0.045
resist "adc_PISO_0.B3.n8" "SARlogic_0.dffrs_9.nand3_7.C" 0.045
resist "adc_PISO_0.B3.n1" "adc_PISO_0.B3.n0" 0.105938
resist "SARlogic_0.dffrs_9.nand3_2.Z" "adc_PISO_0.B3.n9" 0.166401
resist "SARlogic_0.dffrs_8.clk" "adc_PISO_0.B3.n5" 0.610071
resist "adc_PISO_0.B3.n6" "SARlogic_0.d2" 0.6975
resist "adc_PISO_0.B3.n10" "adc_PISO_0.B3.t3" 0.728
resist "adc_PISO_0.B3.n10" "adc_PISO_0.B3.t2" 0.728
resist "adc_PISO_0.B3.n12" "adc_PISO_0.B3.n11" 0.731592
resist "adc_PISO_0.B3.n5" "SARlogic_0.dffrs_8.nand3_1.A" 1.34679
resist "adc_PISO_0.B3" "adc_PISO_0.B3.n2" 1.87071
resist "adc_PISO_0.B3.n5" "SARlogic_0.dffrs_8.nand3_6.B" 2.17768
resist "SARlogic_0.dffrs_9.nand3_2.Z" "adc_PISO_0.B3.n12" 4.72875
resist "adc_PISO_0.B3.n8" "adc_PISO_0.B3.n7" 5.13857
resist "SARlogic_0.dffrs_8.nand3_6.B" "adc_PISO_0.B3.n4" 5.47929
resist "SARlogic_0.dffrs_8.nand3_1.A" "adc_PISO_0.B3.n3" 5.775
resist "adc_PISO_0.B3.n11" "adc_PISO_0.B3.n10" 6.04902
resist "adc_PISO_0.B3.n11" "adc_PISO_0.B3.t0" 6.50992
resist "adc_PISO_0.B3.n2" "adc_PISO_0.B3.n1" 8.05114
resist "adc_PISO_0.B3.n12" "adc_PISO_0.B3.t1" 10.0468
resist "adc_PISO_0.B3.n9" "adc_PISO_0.B3.n6" 12.0113
resist "adc_PISO_0.B3.n9" "adc_PISO_0.B3.n8" 14.0577
resist "SARlogic_0.d2" "adc_PISO_0.B3" 17.5371
resist "adc_PISO_0.B3.n0" "adc_PISO_0.B3.t12" 19.4002
resist "adc_PISO_0.B3.n0" "adc_PISO_0.B3.t8" 19.6725
resist "adc_PISO_0.B3.n3" "adc_PISO_0.B3.t7" 26.9433
resist "adc_PISO_0.B3.n4" "adc_PISO_0.B3.t9" 27.1297
resist "adc_PISO_0.B3.n7" "adc_PISO_0.B3.t10" 27.3161
resist "adc_PISO_0.B3.n6" "SARlogic_0.dffrs_8.clk" 34.1589
resist "adc_PISO_0.B3.n1" "adc_PISO_0.B3.t6" 34.2524
resist "adc_PISO_0.B3.n7" "adc_PISO_0.B3.t4" 40.6308
resist "adc_PISO_0.B3.n4" "adc_PISO_0.B3.t11" 40.8172
resist "adc_PISO_0.B3.n3" "adc_PISO_0.B3.t5" 41.0036
rnode "SARlogic_0.dffrs_1.nand3_6.C.t6" 0 117.249 -2137 12948 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t9" 0 63.0909 -2137 11938 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n0" 0 199.257 -2137 12368 0
rnode "SARlogic_0.dffrs_1.nand3_2.B" 0 108.862 -2749 12368 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t8" 0 117.746 -3439 15153 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t5" 0 62.5924 -3439 14143 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n1" 0 204.199 -3439 14457 0
rnode "SARlogic_0.dffrs_1.nand3_0.A" 0 2.35007 -4235 14454 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n2" 0 449.172 -4207 14429 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t7" 0 116.836 -3807 10743 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t4" 0 63.7154 -3807 9733 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n3" 0 193.606 -3807 10279 0
rnode "SARlogic_0.dffrs_1.nand3_6.C" 0 2.35007 -4235 10279 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n4" 0 418.316 -4207 10307 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n5" 0 512.863 -2861 12368 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n6" 0 38.4651 -2861 12368 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t0" 0 38.968 -3663 12948 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t3" 0 38.968 -3767 12948 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n7" 0 139.293 -3715 12948 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t1" 0 172.29 -3399 12948 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n8" 0 243.623 -3347 12798 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.t2" 0 62.209 -3399 11938 0
rnode "SARlogic_0.dffrs_1.nand3_6.C.n9" 0 179.336 -3294 12368 0
rnode "SARlogic_0.dffrs_1.nand3_1.Z" 0 54.6418 -3149 12367 0
resist "SARlogic_0.dffrs_1.nand3_6.C.n4" "SARlogic_0.dffrs_1.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_1.nand3_6.C.n2" "SARlogic_0.dffrs_1.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_1.nand3_6.C.n6" "SARlogic_0.dffrs_1.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_1.nand3_1.Z" "SARlogic_0.dffrs_1.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_1.nand3_6.C.n7" "SARlogic_0.dffrs_1.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_1.nand3_6.C.n7" "SARlogic_0.dffrs_1.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_1.nand3_6.C.n9" "SARlogic_0.dffrs_1.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_1.nand3_6.C.n6" "SARlogic_0.dffrs_1.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_1.nand3_1.Z" "SARlogic_0.dffrs_1.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_1.nand3_6.C.n4" "SARlogic_0.dffrs_1.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_1.nand3_2.B" "SARlogic_0.dffrs_1.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_1.nand3_6.C.n2" "SARlogic_0.dffrs_1.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_1.nand3_6.C.n8" "SARlogic_0.dffrs_1.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_1.nand3_6.C.n8" "SARlogic_0.dffrs_1.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_1.nand3_6.C.n5" "SARlogic_0.dffrs_1.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_1.nand3_6.C.n5" "SARlogic_0.dffrs_1.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_1.nand3_6.C.n9" "SARlogic_0.dffrs_1.nand3_6.C.t2" 10.0468
resist "SARlogic_0.dffrs_1.nand3_6.C.n1" "SARlogic_0.dffrs_1.nand3_6.C.t5" 26.9433
resist "SARlogic_0.dffrs_1.nand3_6.C.n0" "SARlogic_0.dffrs_1.nand3_6.C.t9" 27.1297
resist "SARlogic_0.dffrs_1.nand3_6.C.n3" "SARlogic_0.dffrs_1.nand3_6.C.t4" 27.3161
resist "SARlogic_0.dffrs_1.nand3_6.C.n3" "SARlogic_0.dffrs_1.nand3_6.C.t7" 40.6308
resist "SARlogic_0.dffrs_1.nand3_6.C.n0" "SARlogic_0.dffrs_1.nand3_6.C.t6" 40.8172
resist "SARlogic_0.dffrs_1.nand3_6.C.n1" "SARlogic_0.dffrs_1.nand3_6.C.t8" 41.0036
rnode "SARlogic_0.dffrs_12.nand3_8.C.t6" 0 99.4118 18073 20320 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.t4" 0 53.493 18073 19310 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.n0" 0 168.944 18073 19740 0
rnode "SARlogic_0.dffrs_12.nand3_7.B" 0 104.909 17461 19740 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.t5" 0 99.0623 16403 18114 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.t7" 0 54.0225 16403 17104 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.n1" 0 164.153 16403 17650 0
rnode "SARlogic_0.dffrs_12.nand3_8.C" 0 1.99256 15975 17650 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.n2" 0 403.391 16003 17678 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.n3" 0 175.005 17173 19739 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.t1" 0 33.0399 16547 20319 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.t0" 0 33.0399 16443 20319 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.n4" 0 118.103 16495 20319 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.t3" 0 146.08 16811 20319 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.n5" 0 206.561 16863 20169 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.t2" 0 52.7453 16811 19309 0
rnode "SARlogic_0.dffrs_12.nand3_8.C.n6" 0 152.054 16916 19739 0
rnode "SARlogic_0.dffrs_12.nand3_6.Z" 0 33.9933 17061 19738 0
resist "SARlogic_0.dffrs_12.nand3_8.C.n2" "SARlogic_0.dffrs_12.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_12.nand3_6.Z" "SARlogic_0.dffrs_12.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_12.nand3_8.C.n3" "SARlogic_0.dffrs_12.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_12.nand3_8.C.n4" "SARlogic_0.dffrs_12.nand3_8.C.t0" 0.728
resist "SARlogic_0.dffrs_12.nand3_8.C.n4" "SARlogic_0.dffrs_12.nand3_8.C.t1" 0.728
resist "SARlogic_0.dffrs_12.nand3_8.C.n6" "SARlogic_0.dffrs_12.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_12.nand3_6.Z" "SARlogic_0.dffrs_12.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_12.nand3_8.C.n2" "SARlogic_0.dffrs_12.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_12.nand3_7.B" "SARlogic_0.dffrs_12.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_12.nand3_8.C.n5" "SARlogic_0.dffrs_12.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_12.nand3_8.C.n5" "SARlogic_0.dffrs_12.nand3_8.C.t3" 6.50992
resist "SARlogic_0.dffrs_12.nand3_8.C.n6" "SARlogic_0.dffrs_12.nand3_8.C.t2" 10.0468
resist "SARlogic_0.dffrs_12.nand3_8.C.n3" "SARlogic_0.dffrs_12.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_12.nand3_8.C.n0" "SARlogic_0.dffrs_12.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_12.nand3_8.C.n1" "SARlogic_0.dffrs_12.nand3_8.C.t7" 27.3161
resist "SARlogic_0.dffrs_12.nand3_8.C.n1" "SARlogic_0.dffrs_12.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_12.nand3_8.C.n0" "SARlogic_0.dffrs_12.nand3_8.C.t6" 40.8172
killnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp"
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t9" 0 12.3253 -9629 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t2" 0 16.4338 -8855 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t3" 0 16.4338 -8959 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n0" 0 101.389 -8907 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t1" 0 16.4338 -9463 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t15" 0 16.4338 -9567 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n1" 0 95.8745 -9515 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n2" 0 198.284 -9515 -1045 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t4" 0 112.412 -10869 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n3" 0 330.797 -9681 -1045 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t14" 0 12.3253 -8413 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t8" 0 12.3253 -8517 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n4" 0 46.7209 -8465 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n5" 0 162.551 -8465 -1805 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t16" 0 12.3253 -6589 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t13" 0 12.3253 -6693 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n6" 0 59.9765 -6641 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t5" 0 12.3253 -7197 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t10" 0 12.3253 -7301 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n7" 0 57.357 -7249 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n8" 0 263.746 -7249 -1900 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t7" 0 12.3253 -7805 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t12" 0 12.3253 -7909 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n9" 0 37.3019 -7857 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n10" 0 69.5041 -7857 -2872 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n11" 0 204.155 -7897 -3151 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t11" 0 12.3253 -9021 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t6" 0 12.3253 -9125 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n12" 0 37.3019 -9073 -2857 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n13" 0 131.455 -9073 -2872 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n14" 0 220.365 -9681 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n15" 0 125.008 -9681 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n16" 0 32.1619 -9681 -1894 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t0" 0 12.3253 -9733 -1894 0
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n3" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n2" 0.15975
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n11" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n10" 0.313875
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n0" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t3" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n0" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t2" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t15" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t1" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t0" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n16" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n16" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t9" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n4" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t8" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n4" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t14" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n7" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t10" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n7" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t5" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n9" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t12" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n9" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t7" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n6" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t13" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n6" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t16" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t6" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t11" 1.092
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n14" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n5" 1.49276
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n8" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n5" 1.49951
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n13" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n11" 2.13959
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n15" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n14" 2.25
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n16" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n15" 4.35
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n10" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n9" 4.36688
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n13" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n12" 4.36688
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n15" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n3" 5.44163
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n10" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n8" 6.3855
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n14" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n13" 6.52212
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n8" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n7" 6.60675
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n11" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n6" 8.80054
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n5" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n4" 11.2425
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n1" 11.249
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n0" 11.906
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.n3" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t4" 19.5621
rnode "Vdd.n0" 0 27.2414 -11001 1083 0
rnode "Vdd.n1" 0 1.19239 -10276 4335 0
rnode "Vdd.t31" 0 1.19239 -10491 4050 0
rnode "Vdd.t35" 0 1.19239 -10601 4050 0
rnode "Vdd.n2" 0 2.75371 -10546 4050 0
rnode "Vdd.n3" 0 4.3879 -10546 4290 0
rnode "comparator_no_offsetcal_0.x4.VDD" 0 2.5442 -10031 4330 0
rnode "Vdd.t27" 0 1.19239 -10151 4050 0
rnode "Vdd.t29" 0 1.19239 -10261 4050 0
rnode "Vdd.n4" 0 2.75371 -10206 4050 0
rnode "Vdd.n5" 0 4.3879 -10206 4290 0
rnode "Vdd.n6" 0 13.8926 -10036 4335 0
rnode "Vdd.t26" 0 11.0457 -10121 4050 0
rnode "Vdd.n7" 0 6.07675 -10276 4335 0
rnode "Vdd.t28" 0 7.54971 -10291 4050 0
rnode "Vdd.t30" 0 9.18208 -10461 4050 0
rnode "Vdd.t32" 0 20.6087 -10801 4050 0
rnode "Vdd.t33" 0 3.67676 -10831 4050 0
rnode "Vdd.n8" 0 9.19727 -10756 4335 0
rnode "Vdd.n9" 0 6.07675 -10756 4335 0
rnode "Vdd.t34" 0 9.79422 -10631 4050 0
rnode "Vdd.n10" 0 6.07675 -10516 4335 0
rnode "Vdd.n11" 0 0.121152 -10516 4335 0
rnode "Vdd.n12" 0 5.54495 -10436 4430 0
rnode "Vdd.t41" 0 9.0274 -9401 2962 0
rnode "comparator_no_offsetcal_0.x3.avdd" 0 0.515497 -9593 3454 0
rnode "Vdd.n13" 0 6.27514 -9455 3426 0
rnode "Vdd.t40" 0 63.8635 -9361 2962 0
rnode "Vdd.n14" 0 59.908 -9361 3464 0
rnode "Vdd.t25" 0 1.59336 -7891 3767 0
rnode "Vdd.n15" 0 6.38671 -7701 3767 0
rnode "Vdd.t1" 0 1.59336 -8431 3767 0
rnode "Vdd.n16" 0 7.38111 -8161 3981 0
rnode "Vdd.n17" 0 7.38111 -8161 3553 0
rnode "Vdd.n18" 0 20.4183 -7701 3767 0
rnode "Vdd.t24" 0 18.2441 -7931 3767 0
rnode "Vdd.n19" 0 -0.158646 -8161 3767 0
rnode "Vdd.n20" 0 18.1856 -8161 3767 0
rnode "Vdd.t0" 0 18.2441 -8391 3767 0
rnode "Vdd.n21" 0 20.4183 -8621 3767 0
rnode "Vdd.n22" 0 6.25223 -8621 3767 0
rnode "Vdd.n23" 0 12.7352 -8176 4157 0
rnode "Vdd.t5" 0 9.29953 -6921 2962 0
rnode "Vdd.t4" 0 63.8635 -6961 2962 0
rnode "Vdd.n24" 0 66.3204 -6961 3464 0
rnode "Vdd.t19" 0 1.41058 -5373 597 0
rnode "Vdd.n25" 0 25.0813 -5321 597 0
rnode "Vdd.n26" 0 7.80717 -6503 1083 0
rnode "Vdd.n27" 0 19.4045 -6467 827 0
rnode "Vdd.n28" 0 19.4045 -6467 367 0
rnode "Vdd.t14" 0 17.0109 -10049 597 0
rnode "Vdd.n29" 0 19.4045 -9855 827 0
rnode "Vdd.n30" 0 19.4045 -9855 367 0
rnode "Vdd.t23" 0 0.66315 -6893 597 0
rnode "Vdd.t13" 0 0.66315 -6997 597 0
rnode "Vdd.n31" 0 4.77609 -6945 597 0
rnode "Vdd.n32" 0 9.72955 -6945 1083 0
rnode "Vdd.t9" 0 0.66315 -7501 597 0
rnode "Vdd.t45" 0 0.66315 -7605 597 0
rnode "Vdd.n33" 0 4.77609 -7553 597 0
rnode "Vdd.n34" 0 10.4806 -7553 1083 0
rnode "Vdd.t39" 0 0.66315 -8109 597 0
rnode "Vdd.t7" 0 0.66315 -8213 597 0
rnode "Vdd.n35" 0 4.77609 -8161 597 0
rnode "Vdd.n36" 0 12.1901 -8161 1083 0
rnode "Vdd.t11" 0 0.66315 -8717 597 0
rnode "Vdd.t37" 0 0.66315 -8821 597 0
rnode "Vdd.n37" 0 4.77609 -8769 597 0
rnode "Vdd.n38" 0 10.3142 -8769 1083 0
rnode "Vdd.t43" 0 0.66315 -9325 597 0
rnode "Vdd.t3" 0 0.66315 -9429 597 0
rnode "Vdd.n39" 0 4.77609 -9377 597 0
rnode "Vdd.n40" 0 9.74899 -9377 1083 0
rnode "Vdd.t21" 0 1.41058 -10949 597 0
rnode "Vdd.n41" 0 24.8932 -11001 597 0
rnode "Vdd.t20" 0 17.1487 -10909 597 0
rnode "Vdd.n42" 0 11.9366 -10909 597 0
rnode "Vdd.n43" 0 23.075 -10679 1083 0
rnode "Vdd.t15" 0 1.41058 -10089 597 0
rnode "Vdd.n44" 0 19.0263 -10279 597 0
rnode "Vdd.n45" 0 5.89476 -10141 597 0
rnode "Vdd.n46" 0 7.83286 -10141 1083 0
rnode "Vdd.n47" 0 7.80717 -9819 1083 0
rnode "Vdd.n48" 0 4.92123 -9819 597 0
rnode "Vdd.n49" 0 20.3467 -9819 597 0
rnode "Vdd.t2" 0 23.4832 -9529 597 0
rnode "Vdd.t42" 0 24.0366 -9225 597 0
rnode "Vdd.t36" 0 24.0366 -8921 597 0
rnode "Vdd.t10" 0 24.0366 -8617 597 0
rnode "Vdd.t6" 0 24.0366 -8313 597 0
rnode "Vdd.t38" 0 24.0366 -8009 597 0
rnode "Vdd.t44" 0 24.0366 -7705 597 0
rnode "Vdd.t8" 0 24.0366 -7401 597 0
rnode "Vdd.t12" 0 24.0366 -7097 597 0
rnode "Vdd.t22" 0 23.4832 -6793 597 0
rnode "Vdd.n50" 0 4.92123 -6503 597 0
rnode "Vdd.n51" 0 20.3467 -6503 597 0
rnode "Vdd.t16" 0 17.0109 -6273 597 0
rnode "Vdd.n52" 0 19.0263 -6043 597 0
rnode "Vdd.t17" 0 1.41058 -6233 597 0
rnode "Vdd.n53" 0 5.89476 -6181 597 0
rnode "Vdd.n54" 0 7.83286 -6181 1083 0
rnode "Vdd.t18" 0 17.1487 -5413 597 0
rnode "Vdd.n55" 0 11.9366 -5413 597 0
rnode "Vdd.n56" 0 21.3496 -5643 1083 0
rnode "Vdd.n57" 0 21.6652 -5636 1133 0
rnode "Vdd" 0 3172.78 24711 -4206 0
rnode "Vdd.n58" 0 1150.11 -5636 5097 0
rnode "Vdd.n59" 0 69.8756 -6956 5097 0
rnode "Vdd.n60" 0 62.9482 -8176 5097 0
rnode "Vdd.n61" 0 63.0911 -9356 5097 0
rnode "Vdd.n62" 0 68.5825 -10436 5097 0
rnode "Vdd.n63" 0 80.9796 -12046 5097 0
rnode "comparator_no_offsetcal_0.VDD" 0 9.59527 -12442 5283 0
resist "Vdd.n6" "comparator_no_offsetcal_0.x4.VDD" 0.00321429
resist "Vdd.n57" "Vdd.n56" 0.0063
resist "Vdd.n11" "Vdd.n3" 0.0192857
resist "Vdd.n5" "Vdd.n1" 0.045
resist "Vdd.n12" "Vdd.n11" 0.0514286
resist "comparator_no_offsetcal_0.VDD" "Vdd.n63" 0.0937895
resist "Vdd.n14" "Vdd.n13" 0.0960492
resist "Vdd.n12" "Vdd.n1" 0.102857
resist "Vdd.n6" "Vdd.n5" 0.109286
resist "Vdd.n8" "Vdd.n3" 0.135
resist "Vdd.n13" "comparator_no_offsetcal_0.x3.avdd" 0.207199
resist "Vdd.n62" "Vdd.n61" 0.255789
resist "Vdd.n61" "Vdd.n60" 0.279474
resist "Vdd.n60" "Vdd.n59" 0.288947
resist "Vdd.n59" "Vdd.n58" 0.312632
resist "Vdd.n54" "Vdd.n26" 0.33975
resist "Vdd.n47" "Vdd.n46" 0.33975
resist "Vdd.n43" "Vdd.n0" 0.33975
resist "Vdd.n63" "Vdd.n62" 0.381316
resist "Vdd.n32" "Vdd.n26" 0.47475
resist "Vdd.n47" "Vdd.n40" 0.47475
resist "Vdd.n56" "Vdd.n54" 0.58275
resist "Vdd.n46" "Vdd.n43" 0.58275
resist "Vdd.n36" "Vdd.n34" 0.637929
resist "Vdd.n38" "Vdd.n36" 0.642929
resist "Vdd.n34" "Vdd.n32" 0.6615
resist "Vdd.n40" "Vdd.n38" 0.6665
resist "Vdd.n62" "Vdd.n12" 0.750375
resist "Vdd.n23" "Vdd.n22" 0.979484
resist "Vdd.n23" "Vdd.n15" 1.01323
resist "Vdd.n60" "Vdd.n23" 1.0575
resist "Vdd.n4" "Vdd.t29" 1.13235
resist "Vdd.n4" "Vdd.t27" 1.13235
resist "Vdd.n2" "Vdd.t35" 1.13235
resist "Vdd.n2" "Vdd.t31" 1.13235
resist "Vdd.n49" "Vdd.n48" 1.575
resist "Vdd.n51" "Vdd.n50" 1.575
resist "Vdd.n18" "Vdd.n15" 1.575
resist "Vdd.n22" "Vdd.n21" 1.575
resist "Vdd.n20" "Vdd.n19" 1.575
resist "Vdd.n39" "Vdd.t3" 1.82
resist "Vdd.n39" "Vdd.t43" 1.82
resist "Vdd.n37" "Vdd.t37" 1.82
resist "Vdd.n37" "Vdd.t11" 1.82
resist "Vdd.n35" "Vdd.t7" 1.82
resist "Vdd.n35" "Vdd.t39" 1.82
resist "Vdd.n33" "Vdd.t45" 1.82
resist "Vdd.n33" "Vdd.t9" 1.82
resist "Vdd.n31" "Vdd.t13" 1.82
resist "Vdd.n31" "Vdd.t23" 1.82
resist "Vdd.n59" "Vdd.n24" 1.83712
resist "Vdd.n61" "Vdd.n14" 1.83712
resist "Vdd.n13" "Vdd.t41" 1.91057
resist "Vdd.n24" "Vdd.t5" 1.99186
resist "Vdd.n5" "Vdd.n4" 2.16533
resist "Vdd.n3" "Vdd.n2" 2.16533
resist "Vdd.n45" "Vdd.n44" 2.19
resist "Vdd.n53" "Vdd.n52" 2.19
resist "Vdd.n8" "Vdd.t33" 3.38126
resist "Vdd.n15" "Vdd.t25" 4.42
resist "Vdd.n22" "Vdd.t1" 4.42
resist "Vdd.n58" "Vdd" 5.27261
resist "Vdd.n25" "Vdd.t19" 7.475
resist "Vdd.n41" "Vdd.t21" 7.475
resist "Vdd.n45" "Vdd.t15" 7.475
resist "Vdd.n53" "Vdd.t17" 7.475
resist "Vdd.n41" "Vdd.n0" 9.5355
resist "Vdd.n46" "Vdd.n45" 9.5355
resist "Vdd.n54" "Vdd.n53" 9.5355
resist "Vdd.n57" "Vdd.n25" 9.86895
resist "Vdd.n50" "Vdd.n26" 11.1105
resist "Vdd.n48" "Vdd.n47" 11.1105
resist "Vdd.n40" "Vdd.n39" 12.1355
resist "Vdd.n38" "Vdd.n37" 12.1355
resist "Vdd.n36" "Vdd.n35" 12.1355
resist "Vdd.n34" "Vdd.n33" 12.1355
resist "Vdd.n32" "Vdd.n31" 12.1355
resist "Vdd.n9" "Vdd.n8" 12.6
resist "Vdd.n11" "Vdd.n10" 12.6
resist "Vdd.n7" "Vdd.n1" 12.6
resist "Vdd.n58" "Vdd.n57" 13.4982
resist "Vdd.n63" "Vdd.n0" 14.6597
resist "Vdd.n19" "Vdd.n17" 18.725
resist "Vdd.n19" "Vdd.n16" 18.725
resist "Vdd.n55" "Vdd.n25" 19.9162
resist "Vdd.n42" "Vdd.n41" 19.9162
resist "Vdd.n48" "Vdd.n30" 20.125
resist "Vdd.n48" "Vdd.n29" 20.125
resist "Vdd.n50" "Vdd.n28" 20.125
resist "Vdd.n50" "Vdd.n27" 20.125
resist "Vdd.t28" "Vdd.n7" 23.4375
resist "Vdd.n56" "Vdd.n55" 29.3617
resist "Vdd.n43" "Vdd.n42" 29.3617
resist "Vdd.n44" "Vdd.n30" 54.075
resist "Vdd.n52" "Vdd.n28" 54.075
resist "Vdd.n52" "Vdd.n27" 54.075
resist "Vdd.n44" "Vdd.n29" 54.075
resist "Vdd.n18" "Vdd.n17" 58.975
resist "Vdd.n21" "Vdd.n17" 58.975
resist "Vdd.n21" "Vdd.n16" 58.975
resist "Vdd.n18" "Vdd.n16" 58.975
resist "Vdd.n9" "Vdd.t32" 70.3125
resist "Vdd.n10" "Vdd.t30" 85.9375
resist "Vdd.t26" "Vdd.n6" 145.413
resist "Vdd.n10" "Vdd.t34" 179.688
resist "Vdd.n55" "Vdd.t18" 190.464
resist "Vdd.n42" "Vdd.t20" 190.464
resist "Vdd.t34" "Vdd.n9" 195.312
resist "Vdd.n7" "Vdd.t26" 242.188
resist "Vdd.t30" "Vdd.t28" 265.625
resist "Vdd.n30" "Vdd.n28" 287.35
resist "Vdd.n29" "Vdd.n27" 287.35
resist "Vdd.t0" "Vdd.n20" 370.968
resist "Vdd.n20" "Vdd.t24" 370.968
resist "Vdd.n21" "Vdd.t0" 372.543
resist "Vdd.t24" "Vdd.n18" 372.543
resist "Vdd.t16" "Vdd.n51" 389.878
resist "Vdd.n49" "Vdd.t14" 389.878
resist "Vdd.n52" "Vdd.t16" 398.652
resist "Vdd.n44" "Vdd.t14" 398.652
resist "Vdd.t2" "Vdd.n49" 467.742
resist "Vdd.n51" "Vdd.t22" 467.742
resist "Vdd.t42" "Vdd.t2" 490.323
resist "Vdd.t36" "Vdd.t42" 490.323
resist "Vdd.t10" "Vdd.t36" 490.323
resist "Vdd.t6" "Vdd.t10" 490.323
resist "Vdd.t38" "Vdd.t6" 490.323
resist "Vdd.t44" "Vdd.t38" 490.323
resist "Vdd.t8" "Vdd.t44" 490.323
resist "Vdd.t12" "Vdd.t8" 490.323
resist "Vdd.t22" "Vdd.t12" 490.323
resist "Vdd.n24" "Vdd.t4" 869.717
resist "Vdd.n14" "Vdd.t40" 869.717
rnode "Clk.t4" 0 15.1819 -8161 -3713 0
rnode "Clk.n0" 0 514.55 -8161 -4003 0
rnode "Clk.t0" 0 16.0417 -10909 597 0
rnode "Clk.t3" 0 16.0417 -10049 597 0
rnode "Clk.t2" 0 16.0417 -6273 597 0
rnode "Clk.t1" 0 16.0417 -5413 597 0
rnode "Clk.n1" 0 369.631 -5413 1356 0
rnode "Clk.n2" 0 207.213 -6273 1356 0
rnode "Clk.n3" 0 207.213 -10049 1356 0
rnode "Clk.n4" 0 308.248 -10909 1356 0
rnode "Clk.n5" 0 369.887 -11339 -4043 0
rnode "Clk" 0 40.8228 -13784 -4047 0
rnode "comparator_no_offsetcal_0.CLK" 0 103.087 -12526 -4043 0
resist "Clk.n4" "Clk.n3" 1.01842
resist "Clk.n2" "Clk.n1" 1.01842
resist "comparator_no_offsetcal_0.CLK" "Clk.n5" 1.32368
resist "Clk.n5" "Clk.n0" 3.56355
resist "Clk.n3" "Clk.n2" 4.47158
resist "comparator_no_offsetcal_0.CLK" "Clk" 5.90192
resist "Clk.n5" "Clk.n4" 15.5856
resist "Clk.n1" "Clk.n0" 19.1486
resist "Clk.n0" "Clk.t4" 20.5924
resist "Clk.n1" "Clk.t1" 21.1478
resist "Clk.n2" "Clk.t2" 21.1478
resist "Clk.n3" "Clk.t3" 21.1478
resist "Clk.n4" "Clk.t0" 21.1478
rnode "SARlogic_0.dffrs_5.nand3_6.C.t7" 0 117.249 14031 12948 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t9" 0 63.0909 14031 11938 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n0" 0 199.257 14031 12368 0
rnode "SARlogic_0.dffrs_5.nand3_2.B" 0 108.862 13419 12368 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t8" 0 117.746 12729 15153 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t6" 0 62.5924 12729 14143 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n1" 0 204.199 12729 14457 0
rnode "SARlogic_0.dffrs_5.nand3_0.A" 0 2.35007 11933 14454 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n2" 0 449.172 11961 14429 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t4" 0 116.836 12361 10743 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t5" 0 63.7154 12361 9733 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n3" 0 193.606 12361 10279 0
rnode "SARlogic_0.dffrs_5.nand3_6.C" 0 2.35007 11933 10279 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n4" 0 418.316 11961 10307 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n5" 0 512.863 13307 12368 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n6" 0 38.4651 13307 12368 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t0" 0 38.968 12505 12948 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t3" 0 38.968 12401 12948 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n7" 0 139.293 12453 12948 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t1" 0 172.29 12769 12948 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n8" 0 243.623 12821 12798 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.t2" 0 62.209 12769 11938 0
rnode "SARlogic_0.dffrs_5.nand3_6.C.n9" 0 179.336 12874 12368 0
rnode "SARlogic_0.dffrs_5.nand3_1.Z" 0 54.6418 13019 12367 0
resist "SARlogic_0.dffrs_5.nand3_6.C.n4" "SARlogic_0.dffrs_5.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_5.nand3_6.C.n2" "SARlogic_0.dffrs_5.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_5.nand3_6.C.n6" "SARlogic_0.dffrs_5.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_5.nand3_1.Z" "SARlogic_0.dffrs_5.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_5.nand3_6.C.n7" "SARlogic_0.dffrs_5.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_5.nand3_6.C.n7" "SARlogic_0.dffrs_5.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_5.nand3_6.C.n9" "SARlogic_0.dffrs_5.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_5.nand3_6.C.n6" "SARlogic_0.dffrs_5.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_5.nand3_1.Z" "SARlogic_0.dffrs_5.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_5.nand3_6.C.n4" "SARlogic_0.dffrs_5.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_5.nand3_2.B" "SARlogic_0.dffrs_5.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_5.nand3_6.C.n2" "SARlogic_0.dffrs_5.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_5.nand3_6.C.n8" "SARlogic_0.dffrs_5.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_5.nand3_6.C.n8" "SARlogic_0.dffrs_5.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_5.nand3_6.C.n5" "SARlogic_0.dffrs_5.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_5.nand3_6.C.n5" "SARlogic_0.dffrs_5.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_5.nand3_6.C.n9" "SARlogic_0.dffrs_5.nand3_6.C.t2" 10.0468
resist "SARlogic_0.dffrs_5.nand3_6.C.n1" "SARlogic_0.dffrs_5.nand3_6.C.t6" 26.9433
resist "SARlogic_0.dffrs_5.nand3_6.C.n0" "SARlogic_0.dffrs_5.nand3_6.C.t9" 27.1297
resist "SARlogic_0.dffrs_5.nand3_6.C.n3" "SARlogic_0.dffrs_5.nand3_6.C.t5" 27.3161
resist "SARlogic_0.dffrs_5.nand3_6.C.n3" "SARlogic_0.dffrs_5.nand3_6.C.t4" 40.6308
resist "SARlogic_0.dffrs_5.nand3_6.C.n0" "SARlogic_0.dffrs_5.nand3_6.C.t7" 40.8172
resist "SARlogic_0.dffrs_5.nand3_6.C.n1" "SARlogic_0.dffrs_5.nand3_6.C.t8" 41.0036
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t17" 0 140.966 -6961 2962 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t13" 0 73.4392 -6961 1914 0
rnode "comparator_no_offsetcal_0.x5.in" 0 68.2986 -6933 2326 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n0" 0 338.012 -6921 2338 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t6" 0 14.5948 -7805 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t4" 0 14.5948 -7909 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n1" 0 49.8035 -7857 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t3" 0 14.5948 -9021 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t5" 0 14.5948 -9125 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n2" 0 61.9542 -9073 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t15" 0 238.352 -8755 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t16" 0 241.22 -9363 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t9" 0 238.052 -9059 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n3" 0 265.341 -9059 -203 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n4" 0 154.058 -8802 -175 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n5" 0 334.036 -8752 289 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t11" 0 254.847 -8617 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t14" 0 288.949 -8313 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n6" 0 243.427 -8270 289 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n7" 0 116.936 -7857 289 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t1" 0 29.1896 -7667 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t8" 0 29.1896 -7771 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n8" 0 110.183 -7719 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n9" 0 212.277 -7719 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t12" 0 245.514 -7401 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t10" 0 242.585 -7097 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n10" 0 16.8282 -7097 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t0" 0 29.1896 -7059 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t2" 0 29.1896 -7163 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n11" 0 169.427 -7111 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n12" 0 547.405 -7111 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t7" 0 91.0365 -6313 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n13" 0 370.998 -6365 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2" 0 510.916 -5842 1277 0
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n0" "comparator_no_offsetcal_0.x5.in" 0.0135
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n9" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n7" 0.183962
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n4" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n3" 0.288509
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n6" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n5" 0.531
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n13" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n12" 0.732857
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n11" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t2" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n11" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t0" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n8" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t8" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n8" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t1" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t4" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t6" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t5" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t3" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n10" 2.75382
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n9" 2.8355
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n10" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t10" 4.84087
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n7" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n6" 4.94212
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n10" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t12" 5.04616
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n13" 6.32711
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n9" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n8" 6.75144
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n0" 6.95024
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n7" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n1" 7.4444
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n5" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n4" 9.4176
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n11" 11.2398
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n5" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n2" 12.2465
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n3" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t9" 13.344
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n4" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t15" 13.3839
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n3" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t16" 13.6724
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n13" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t7" 16.9993
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n6" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t14" 18.907
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t14" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t11" 19.7345
resist "comparator_no_offsetcal_0.x5.in" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t13" 31.5362
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.n0" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t17" 49.7992
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t15" 0 139.632 -9361 2962 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t12" 0 72.7442 -9361 1914 0
rnode "comparator_no_offsetcal_0.x3.in" 0 67.6522 -9389 2326 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n0" 0 334.073 -9401 2338 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t17" 0 243.19 -8921 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t14" 0 240.289 -9225 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n1" 0 16.6689 -9225 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t2" 0 28.9133 -9159 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t8" 0 28.9133 -9263 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n2" 0 167.734 -9211 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t3" 0 14.4567 -7197 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t5" 0 14.4567 -7301 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n3" 0 127.884 -7249 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t6" 0 14.4567 -8413 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t4" 0 14.4567 -8517 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n4" 0 47.5507 -8465 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n5" 0 219.432 -8465 548 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t10" 0 252.435 -7705 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t16" 0 262.789 -8009 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t13" 0 238.937 -6959 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t9" 0 235.8 -7263 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n6" 0 262.83 -7263 -203 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t11" 0 236.097 -7567 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n7" 0 229.265 -7520 -175 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n8" 0 328.583 -8052 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n9" 0 112.387 -8465 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t0" 0 28.9133 -8551 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t7" 0 28.9133 -8655 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n10" 0 109.14 -8603 -459 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n11" 0 177.168 -8603 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n12" 0 541.934 -9159 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t1" 0 90.1749 -10009 597 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n13" 0 368.049 -9957 119 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1" 0 504.079 -10478 1277 0
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n0" "comparator_no_offsetcal_0.x3.in" 0.0135
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n11" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n9" 0.0602115
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n7" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n6" 0.288509
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n9" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n5" 0.426375
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n9" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n8" 0.440394
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n13" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n12" 0.732857
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n10" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t7" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n10" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t0" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t8" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n2" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t2" 0.819
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n3" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t5" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n3" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t3" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n4" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t4" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n4" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t6" 1.82
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n1" 2.75382
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n11" 2.8355
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t14" 4.84087
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t17" 5.04616
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n13" 6.32574
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n11" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n10" 6.75144
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n0" 6.95577
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n5" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n4" 7.16427
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n2" 11.2395
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n6" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t9" 13.344
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n7" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t11" 13.3839
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n6" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t13" 13.6724
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n8" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n7" 14.288
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n8" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t16" 14.5532
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n13" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t1" 16.9993
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n5" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n3" 18.0847
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t16" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t10" 19.7345
resist "comparator_no_offsetcal_0.x3.in" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t12" 31.5362
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.n0" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t15" 49.7992
killnode "a_33257_31423"
rnode "a_33257_31423.t3" 0 40.0505 33337 34830 0
rnode "a_33257_31423.t2" 0 63.9371 33705 33820 0
rnode "a_33257_31423.t6" 0 120.506 34967 34830 0
rnode "a_33257_31423.t8" 0 64.8434 34967 33820 0
rnode "a_33257_31423.n0" 0 208.089 34967 34250 0
rnode "a_33257_31423.t5" 0 121.016 33665 37035 0
rnode "a_33257_31423.t7" 0 64.3311 33665 36025 0
rnode "a_33257_31423.n1" 0 503.815 33665 36339 0
rnode "a_33257_31423.t9" 0 120.082 33297 32625 0
rnode "a_33257_31423.t4" 0 65.4853 33297 31615 0
rnode "a_33257_31423.n2" 0 483.672 33297 32161 0
rnode "a_33257_31423.n3" 0 844.893 34243 34250 0
rnode "a_33257_31423.n4" 0 199.409 34243 34250 0
rnode "a_33257_31423.n5" 0 189.191 33810 34250 0
rnode "a_33257_31423.t1" 0 177.076 33705 34830 0
rnode "a_33257_31423.n6" 0 250.39 33757 34680 0
rnode "a_33257_31423.n7" 0 143.163 33389 34830 0
rnode "a_33257_31423.t0" 0 40.0505 33441 34830 0
resist "a_33257_31423.n7" "a_33257_31423.t3" 0.728
resist "a_33257_31423.t0" "a_33257_31423.n7" 0.728
resist "a_33257_31423.n6" "a_33257_31423.n5" 0.731592
resist "a_33257_31423.n4" "a_33257_31423.n3" 4.5
resist "a_33257_31423.n5" "a_33257_31423.n4" 5.17801
resist "a_33257_31423.n4" "a_33257_31423.n0" 5.64569
resist "a_33257_31423.n7" "a_33257_31423.n6" 6.04902
resist "a_33257_31423.n6" "a_33257_31423.t1" 6.50992
resist "a_33257_31423.n5" "a_33257_31423.t2" 10.0468
resist "a_33257_31423.n3" "a_33257_31423.n2" 15.0455
resist "a_33257_31423.n3" "a_33257_31423.n1" 15.6307
resist "a_33257_31423.n1" "a_33257_31423.t7" 26.9433
resist "a_33257_31423.n0" "a_33257_31423.t8" 27.1297
resist "a_33257_31423.n2" "a_33257_31423.t4" 27.3161
resist "a_33257_31423.n2" "a_33257_31423.t9" 40.6308
resist "a_33257_31423.n0" "a_33257_31423.t6" 40.8172
resist "a_33257_31423.n1" "a_33257_31423.t5" 41.0036
rnode "SARlogic_0.dffrs_3.nand3_8.C.t7" 0 99.4118 5947 10744 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.t4" 0 53.493 5947 9734 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.n0" 0 168.944 5947 10164 0
rnode "SARlogic_0.dffrs_3.nand3_7.B" 0 104.909 5335 10164 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.t5" 0 99.0623 4277 8538 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.t6" 0 54.0225 4277 7528 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.n1" 0 164.153 4277 8074 0
rnode "SARlogic_0.dffrs_3.nand3_8.C" 0 1.99256 3849 8074 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.n2" 0 403.391 3877 8102 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.n3" 0 175.005 5047 10163 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.t2" 0 33.0399 4421 10743 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.t3" 0 33.0399 4317 10743 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.n4" 0 118.103 4369 10743 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.t1" 0 146.08 4685 10743 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.n5" 0 206.561 4737 10593 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.t0" 0 52.7453 4685 9733 0
rnode "SARlogic_0.dffrs_3.nand3_8.C.n6" 0 152.054 4790 10163 0
rnode "SARlogic_0.dffrs_3.nand3_6.Z" 0 33.9933 4935 10162 0
resist "SARlogic_0.dffrs_3.nand3_8.C.n2" "SARlogic_0.dffrs_3.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_3.nand3_6.Z" "SARlogic_0.dffrs_3.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_3.nand3_8.C.n3" "SARlogic_0.dffrs_3.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_3.nand3_8.C.n4" "SARlogic_0.dffrs_3.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_3.nand3_8.C.n4" "SARlogic_0.dffrs_3.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_3.nand3_8.C.n6" "SARlogic_0.dffrs_3.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_3.nand3_6.Z" "SARlogic_0.dffrs_3.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_3.nand3_8.C.n2" "SARlogic_0.dffrs_3.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_3.nand3_7.B" "SARlogic_0.dffrs_3.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_3.nand3_8.C.n5" "SARlogic_0.dffrs_3.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_3.nand3_8.C.n5" "SARlogic_0.dffrs_3.nand3_8.C.t1" 6.50992
resist "SARlogic_0.dffrs_3.nand3_8.C.n6" "SARlogic_0.dffrs_3.nand3_8.C.t0" 10.0468
resist "SARlogic_0.dffrs_3.nand3_8.C.n3" "SARlogic_0.dffrs_3.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_3.nand3_8.C.n0" "SARlogic_0.dffrs_3.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_3.nand3_8.C.n1" "SARlogic_0.dffrs_3.nand3_8.C.t6" 27.3161
resist "SARlogic_0.dffrs_3.nand3_8.C.n1" "SARlogic_0.dffrs_3.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_3.nand3_8.C.n0" "SARlogic_0.dffrs_3.nand3_8.C.t7" 40.8172
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t4" 0 92.4461 4645 10743 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t5" 0 49.1435 4645 9733 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.n0" 0 160.323 4645 10047 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t7" 0 92.056 4461 15153 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t6" 0 49.5349 4461 14143 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.n1" 0 156.443 4461 14573 0
rnode "SARlogic_0.dffrs_3.nand3_0.B" 0 425.913 3849 14573 0
rnode "SARlogic_0.dffrs_3.nand3_6.A" 0 349.387 3849 10044 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.n2" 0 425.338 3877 10019 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t0" 0 30.5952 4421 8538 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t3" 0 30.5952 4317 8538 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.n3" 0 109.364 4369 8538 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t1" 0 135.271 4685 8538 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.n4" 0 191.277 4737 8388 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.t2" 0 48.8425 4685 7528 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z.n5" 0 140.803 4790 7958 0
rnode "SARlogic_0.dffrs_3.nand3_8.Z" 0 212.665 4935 7957 0
resist "SARlogic_0.dffrs_3.nand3_8.Z.n2" "SARlogic_0.dffrs_3.nand3_6.A" 0.045
resist "SARlogic_0.dffrs_3.nand3_8.Z.n3" "SARlogic_0.dffrs_3.nand3_8.Z.t3" 0.728
resist "SARlogic_0.dffrs_3.nand3_8.Z.n3" "SARlogic_0.dffrs_3.nand3_8.Z.t0" 0.728
resist "SARlogic_0.dffrs_3.nand3_8.Z.n5" "SARlogic_0.dffrs_3.nand3_8.Z.n4" 0.731592
resist "SARlogic_0.dffrs_3.nand3_8.Z" "SARlogic_0.dffrs_3.nand3_8.Z.n5" 4.72875
resist "SARlogic_0.dffrs_3.nand3_0.B" "SARlogic_0.dffrs_3.nand3_8.Z.n1" 5.47929
resist "SARlogic_0.dffrs_3.nand3_8.Z.n2" "SARlogic_0.dffrs_3.nand3_8.Z.n0" 5.73
resist "SARlogic_0.dffrs_3.nand3_8.Z.n4" "SARlogic_0.dffrs_3.nand3_8.Z.n3" 6.04902
resist "SARlogic_0.dffrs_3.nand3_8.Z.n4" "SARlogic_0.dffrs_3.nand3_8.Z.t1" 6.50992
resist "SARlogic_0.dffrs_3.nand3_8.Z.n5" "SARlogic_0.dffrs_3.nand3_8.Z.t2" 10.0468
resist "SARlogic_0.dffrs_3.nand3_8.Z" "SARlogic_0.dffrs_3.nand3_8.Z.n2" 14.8488
resist "SARlogic_0.dffrs_3.nand3_6.A" "SARlogic_0.dffrs_3.nand3_0.B" 17.0036
resist "SARlogic_0.dffrs_3.nand3_8.Z.n0" "SARlogic_0.dffrs_3.nand3_8.Z.t5" 26.9433
resist "SARlogic_0.dffrs_3.nand3_8.Z.n1" "SARlogic_0.dffrs_3.nand3_8.Z.t6" 27.1297
resist "SARlogic_0.dffrs_3.nand3_8.Z.n1" "SARlogic_0.dffrs_3.nand3_8.Z.t7" 40.8172
resist "SARlogic_0.dffrs_3.nand3_8.Z.n0" "SARlogic_0.dffrs_3.nand3_8.Z.t4" 41.0036
rnode "SARlogic_0.dffrs_5.nand3_8.C.t6" 0 99.4118 14031 10744 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.t5" 0 53.493 14031 9734 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.n0" 0 168.944 14031 10164 0
rnode "SARlogic_0.dffrs_5.nand3_7.B" 0 104.909 13419 10164 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.t7" 0 99.0623 12361 8538 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.t4" 0 54.0225 12361 7528 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.n1" 0 164.153 12361 8074 0
rnode "SARlogic_0.dffrs_5.nand3_8.C" 0 1.99256 11933 8074 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.n2" 0 403.391 11961 8102 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.n3" 0 175.005 13131 10163 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.t0" 0 33.0399 12505 10743 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.t1" 0 33.0399 12401 10743 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.n4" 0 118.103 12453 10743 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.t3" 0 146.08 12769 10743 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.n5" 0 206.561 12821 10593 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.t2" 0 52.7453 12769 9733 0
rnode "SARlogic_0.dffrs_5.nand3_8.C.n6" 0 152.054 12874 10163 0
rnode "SARlogic_0.dffrs_5.nand3_6.Z" 0 33.9933 13019 10162 0
resist "SARlogic_0.dffrs_5.nand3_8.C.n2" "SARlogic_0.dffrs_5.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_5.nand3_6.Z" "SARlogic_0.dffrs_5.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_5.nand3_8.C.n3" "SARlogic_0.dffrs_5.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_5.nand3_8.C.n4" "SARlogic_0.dffrs_5.nand3_8.C.t1" 0.728
resist "SARlogic_0.dffrs_5.nand3_8.C.n4" "SARlogic_0.dffrs_5.nand3_8.C.t0" 0.728
resist "SARlogic_0.dffrs_5.nand3_8.C.n6" "SARlogic_0.dffrs_5.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_5.nand3_6.Z" "SARlogic_0.dffrs_5.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_5.nand3_8.C.n2" "SARlogic_0.dffrs_5.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_5.nand3_7.B" "SARlogic_0.dffrs_5.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_5.nand3_8.C.n5" "SARlogic_0.dffrs_5.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_5.nand3_8.C.n5" "SARlogic_0.dffrs_5.nand3_8.C.t3" 6.50992
resist "SARlogic_0.dffrs_5.nand3_8.C.n6" "SARlogic_0.dffrs_5.nand3_8.C.t2" 10.0468
resist "SARlogic_0.dffrs_5.nand3_8.C.n3" "SARlogic_0.dffrs_5.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_5.nand3_8.C.n0" "SARlogic_0.dffrs_5.nand3_8.C.t5" 27.1297
resist "SARlogic_0.dffrs_5.nand3_8.C.n1" "SARlogic_0.dffrs_5.nand3_8.C.t4" 27.3161
resist "SARlogic_0.dffrs_5.nand3_8.C.n1" "SARlogic_0.dffrs_5.nand3_8.C.t7" 40.6308
resist "SARlogic_0.dffrs_5.nand3_8.C.n0" "SARlogic_0.dffrs_5.nand3_8.C.t6" 40.8172
rnode "SARlogic_0.dffrs_1.nand3_8.C.t4" 0 99.4118 -2137 10744 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.t5" 0 53.493 -2137 9734 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.n0" 0 168.944 -2137 10164 0
rnode "SARlogic_0.dffrs_1.nand3_7.B" 0 104.909 -2749 10164 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.t6" 0 99.0623 -3807 8538 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.t7" 0 54.0225 -3807 7528 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.n1" 0 164.153 -3807 8074 0
rnode "SARlogic_0.dffrs_1.nand3_8.C" 0 1.99256 -4235 8074 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.n2" 0 403.391 -4207 8102 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.n3" 0 175.005 -3037 10163 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.t2" 0 33.0399 -3663 10743 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.t3" 0 33.0399 -3767 10743 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.n4" 0 118.103 -3715 10743 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.t0" 0 146.08 -3399 10743 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.n5" 0 206.561 -3347 10593 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.t1" 0 52.7453 -3399 9733 0
rnode "SARlogic_0.dffrs_1.nand3_8.C.n6" 0 152.054 -3294 10163 0
rnode "SARlogic_0.dffrs_1.nand3_6.Z" 0 33.9933 -3149 10162 0
resist "SARlogic_0.dffrs_1.nand3_8.C.n2" "SARlogic_0.dffrs_1.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_1.nand3_6.Z" "SARlogic_0.dffrs_1.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_1.nand3_8.C.n3" "SARlogic_0.dffrs_1.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_1.nand3_8.C.n4" "SARlogic_0.dffrs_1.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_1.nand3_8.C.n4" "SARlogic_0.dffrs_1.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_1.nand3_8.C.n6" "SARlogic_0.dffrs_1.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_1.nand3_6.Z" "SARlogic_0.dffrs_1.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_1.nand3_8.C.n2" "SARlogic_0.dffrs_1.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_1.nand3_7.B" "SARlogic_0.dffrs_1.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_1.nand3_8.C.n5" "SARlogic_0.dffrs_1.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_1.nand3_8.C.n5" "SARlogic_0.dffrs_1.nand3_8.C.t0" 6.50992
resist "SARlogic_0.dffrs_1.nand3_8.C.n6" "SARlogic_0.dffrs_1.nand3_8.C.t1" 10.0468
resist "SARlogic_0.dffrs_1.nand3_8.C.n3" "SARlogic_0.dffrs_1.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_1.nand3_8.C.n0" "SARlogic_0.dffrs_1.nand3_8.C.t5" 27.1297
resist "SARlogic_0.dffrs_1.nand3_8.C.n1" "SARlogic_0.dffrs_1.nand3_8.C.t7" 27.3161
resist "SARlogic_0.dffrs_1.nand3_8.C.n1" "SARlogic_0.dffrs_1.nand3_8.C.t6" 40.6308
resist "SARlogic_0.dffrs_1.nand3_8.C.n0" "SARlogic_0.dffrs_1.nand3_8.C.t4" 40.8172
rnode "SARlogic_0.dffrs_4.nand3_8.C.t7" 0 99.4118 9989 10744 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.t4" 0 53.493 9989 9734 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.n0" 0 168.944 9989 10164 0
rnode "SARlogic_0.dffrs_4.nand3_7.B" 0 104.909 9377 10164 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.t5" 0 99.0623 8319 8538 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.t6" 0 54.0225 8319 7528 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.n1" 0 164.153 8319 8074 0
rnode "SARlogic_0.dffrs_4.nand3_8.C" 0 1.99256 7891 8074 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.n2" 0 403.391 7919 8102 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.n3" 0 175.005 9089 10163 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.t2" 0 33.0399 8463 10743 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.t3" 0 33.0399 8359 10743 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.n4" 0 118.103 8411 10743 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.t1" 0 146.08 8727 10743 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.n5" 0 206.561 8779 10593 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.t0" 0 52.7453 8727 9733 0
rnode "SARlogic_0.dffrs_4.nand3_8.C.n6" 0 152.054 8832 10163 0
rnode "SARlogic_0.dffrs_4.nand3_6.Z" 0 33.9933 8977 10162 0
resist "SARlogic_0.dffrs_4.nand3_8.C.n2" "SARlogic_0.dffrs_4.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_4.nand3_6.Z" "SARlogic_0.dffrs_4.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_4.nand3_8.C.n3" "SARlogic_0.dffrs_4.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_4.nand3_8.C.n4" "SARlogic_0.dffrs_4.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_4.nand3_8.C.n4" "SARlogic_0.dffrs_4.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_4.nand3_8.C.n6" "SARlogic_0.dffrs_4.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_4.nand3_6.Z" "SARlogic_0.dffrs_4.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_4.nand3_8.C.n2" "SARlogic_0.dffrs_4.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_4.nand3_7.B" "SARlogic_0.dffrs_4.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_4.nand3_8.C.n5" "SARlogic_0.dffrs_4.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_4.nand3_8.C.n5" "SARlogic_0.dffrs_4.nand3_8.C.t1" 6.50992
resist "SARlogic_0.dffrs_4.nand3_8.C.n6" "SARlogic_0.dffrs_4.nand3_8.C.t0" 10.0468
resist "SARlogic_0.dffrs_4.nand3_8.C.n3" "SARlogic_0.dffrs_4.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_4.nand3_8.C.n0" "SARlogic_0.dffrs_4.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_4.nand3_8.C.n1" "SARlogic_0.dffrs_4.nand3_8.C.t6" 27.3161
resist "SARlogic_0.dffrs_4.nand3_8.C.n1" "SARlogic_0.dffrs_4.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_4.nand3_8.C.n0" "SARlogic_0.dffrs_4.nand3_8.C.t7" 40.8172
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t6" 0 92.4461 8687 10743 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t4" 0 49.1435 8687 9733 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.n0" 0 160.323 8687 10047 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t5" 0 92.056 8503 15153 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t7" 0 49.5349 8503 14143 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.n1" 0 156.443 8503 14573 0
rnode "SARlogic_0.dffrs_4.nand3_0.B" 0 425.913 7891 14573 0
rnode "SARlogic_0.dffrs_4.nand3_6.A" 0 349.387 7891 10044 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.n2" 0 425.338 7919 10019 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t0" 0 30.5952 8463 8538 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t3" 0 30.5952 8359 8538 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.n3" 0 109.364 8411 8538 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t1" 0 135.271 8727 8538 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.n4" 0 191.277 8779 8388 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.t2" 0 48.8425 8727 7528 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z.n5" 0 140.803 8832 7958 0
rnode "SARlogic_0.dffrs_4.nand3_8.Z" 0 212.665 8977 7957 0
resist "SARlogic_0.dffrs_4.nand3_8.Z.n2" "SARlogic_0.dffrs_4.nand3_6.A" 0.045
resist "SARlogic_0.dffrs_4.nand3_8.Z.n3" "SARlogic_0.dffrs_4.nand3_8.Z.t3" 0.728
resist "SARlogic_0.dffrs_4.nand3_8.Z.n3" "SARlogic_0.dffrs_4.nand3_8.Z.t0" 0.728
resist "SARlogic_0.dffrs_4.nand3_8.Z.n5" "SARlogic_0.dffrs_4.nand3_8.Z.n4" 0.731592
resist "SARlogic_0.dffrs_4.nand3_8.Z" "SARlogic_0.dffrs_4.nand3_8.Z.n5" 4.72875
resist "SARlogic_0.dffrs_4.nand3_0.B" "SARlogic_0.dffrs_4.nand3_8.Z.n1" 5.47929
resist "SARlogic_0.dffrs_4.nand3_8.Z.n2" "SARlogic_0.dffrs_4.nand3_8.Z.n0" 5.73
resist "SARlogic_0.dffrs_4.nand3_8.Z.n4" "SARlogic_0.dffrs_4.nand3_8.Z.n3" 6.04902
resist "SARlogic_0.dffrs_4.nand3_8.Z.n4" "SARlogic_0.dffrs_4.nand3_8.Z.t1" 6.50992
resist "SARlogic_0.dffrs_4.nand3_8.Z.n5" "SARlogic_0.dffrs_4.nand3_8.Z.t2" 10.0468
resist "SARlogic_0.dffrs_4.nand3_8.Z" "SARlogic_0.dffrs_4.nand3_8.Z.n2" 14.8488
resist "SARlogic_0.dffrs_4.nand3_6.A" "SARlogic_0.dffrs_4.nand3_0.B" 17.0036
resist "SARlogic_0.dffrs_4.nand3_8.Z.n0" "SARlogic_0.dffrs_4.nand3_8.Z.t4" 26.9433
resist "SARlogic_0.dffrs_4.nand3_8.Z.n1" "SARlogic_0.dffrs_4.nand3_8.Z.t7" 27.1297
resist "SARlogic_0.dffrs_4.nand3_8.Z.n1" "SARlogic_0.dffrs_4.nand3_8.Z.t5" 40.8172
resist "SARlogic_0.dffrs_4.nand3_8.Z.n0" "SARlogic_0.dffrs_4.nand3_8.Z.t6" 41.0036
rnode "SARlogic_0.dffrs_1.Qb.t8" 0 59.5405 -1953 12948 0
rnode "SARlogic_0.dffrs_1.Qb.t9" 0 31.6512 -1953 11938 0
rnode "SARlogic_0.dffrs_1.Qb.n0" 0 103.257 -1953 12252 0
rnode "SARlogic_0.dffrs_1.nand3_2.A" 0 1.18836 -2749 12249 0
rnode "SARlogic_0.dffrs_1.Qb.n1" 0 226.302 -2721 12224 0
rnode "SARlogic_0.dffrs_1.Qb.t4" 0 59.0808 1721 22524 0
rnode "SARlogic_0.dffrs_1.Qb.t6" 0 32.219 1721 21514 0
rnode "SARlogic_0.dffrs_1.Qb.n2" 0 97.9007 1721 22060 0
rnode "SARlogic_0.dffrs_8.nand3_2.C" 0 1.18836 1293 22060 0
rnode "SARlogic_0.dffrs_1.Qb.n3" 0 281.412 1321 22088 0
rnode "SARlogic_0.dffrs_1.Qb.t5" 0 59.0808 235 24729 0
rnode "SARlogic_0.dffrs_1.Qb.t7" 0 32.219 235 23719 0
rnode "SARlogic_0.dffrs_1.Qb.n4" 0 97.956 235 24265 0
rnode "SARlogic_0.dffrs_1.Qb.n5" 0 283.395 -170 24293 0
rnode "SARlogic_0.dffrs_8.nand3_0.C" 0 21.6876 -193 24265 0
rnode "SARlogic_0.dffrs_8.setb" 0 558.007 -681 24265 0
rnode "SARlogic_0.dffrs_1.Qb" 0 723.042 -1255 10163 0
rnode "SARlogic_0.dffrs_1.Qb.n6" 0 144.347 -1375 10164 0
rnode "SARlogic_0.dffrs_1.Qb.t3" 0 19.705 -2177 10744 0
rnode "SARlogic_0.dffrs_1.Qb.t2" 0 19.705 -2281 10744 0
rnode "SARlogic_0.dffrs_1.Qb.n7" 0 70.4366 -2229 10744 0
rnode "SARlogic_0.dffrs_1.Qb.t1" 0 87.1222 -1913 10744 0
rnode "SARlogic_0.dffrs_1.Qb.n8" 0 123.193 -1861 10594 0
rnode "SARlogic_0.dffrs_1.Qb.t0" 0 31.4573 -1913 9734 0
rnode "SARlogic_0.dffrs_1.Qb.n9" 0 90.6852 -1808 10164 0
rnode "SARlogic_0.dffrs_1.nand3_7.Z" 0 44.2202 -1663 10163 0
resist "SARlogic_0.dffrs_8.nand3_0.C" "SARlogic_0.dffrs_1.Qb.n5" 0.0369643
resist "SARlogic_0.dffrs_1.Qb.n3" "SARlogic_0.dffrs_8.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_1.Qb.n1" "SARlogic_0.dffrs_1.nand3_2.A" 0.045
resist "SARlogic_0.dffrs_1.Qb.n6" "SARlogic_0.dffrs_1.Qb" 0.174725
resist "SARlogic_0.dffrs_1.Qb.n7" "SARlogic_0.dffrs_1.Qb.t2" 0.728
resist "SARlogic_0.dffrs_1.Qb.n7" "SARlogic_0.dffrs_1.Qb.t3" 0.728
resist "SARlogic_0.dffrs_1.Qb.n9" "SARlogic_0.dffrs_1.Qb.n8" 0.731592
resist "SARlogic_0.dffrs_8.setb" "SARlogic_0.dffrs_8.nand3_0.C" 0.784286
resist "SARlogic_0.dffrs_1.nand3_7.Z" "SARlogic_0.dffrs_1.Qb.n9" 4.72875
resist "SARlogic_0.dffrs_1.nand3_7.Z" "SARlogic_0.dffrs_1.Qb.n6" 4.94926
resist "SARlogic_0.dffrs_1.Qb.n3" "SARlogic_0.dffrs_1.Qb.n2" 5.13857
resist "SARlogic_0.dffrs_1.Qb.n5" "SARlogic_0.dffrs_1.Qb.n4" 5.14661
resist "SARlogic_0.dffrs_1.Qb.n1" "SARlogic_0.dffrs_1.Qb.n0" 5.73
resist "SARlogic_0.dffrs_1.Qb.n8" "SARlogic_0.dffrs_1.Qb.n7" 6.04902
resist "SARlogic_0.dffrs_1.Qb.n8" "SARlogic_0.dffrs_1.Qb.t1" 6.50992
resist "SARlogic_0.dffrs_1.Qb.n5" "SARlogic_0.dffrs_1.Qb.n3" 9.22179
resist "SARlogic_0.dffrs_1.Qb.n6" "SARlogic_0.dffrs_1.Qb.n1" 9.84205
resist "SARlogic_0.dffrs_1.Qb.n9" "SARlogic_0.dffrs_1.Qb.t0" 10.0468
resist "SARlogic_0.dffrs_1.Qb.n0" "SARlogic_0.dffrs_1.Qb.t9" 26.9433
resist "SARlogic_0.dffrs_1.Qb.n2" "SARlogic_0.dffrs_1.Qb.t6" 27.3161
resist "SARlogic_0.dffrs_1.Qb.n4" "SARlogic_0.dffrs_1.Qb.t7" 27.3161
resist "SARlogic_0.dffrs_1.Qb" "SARlogic_0.dffrs_8.setb" 28.0205
resist "SARlogic_0.dffrs_1.Qb.n2" "SARlogic_0.dffrs_1.Qb.t4" 40.6308
resist "SARlogic_0.dffrs_1.Qb.n4" "SARlogic_0.dffrs_1.Qb.t5" 40.6308
resist "SARlogic_0.dffrs_1.Qb.n0" "SARlogic_0.dffrs_1.Qb.t8" 41.0036
rnode "SARlogic_0.dffrs_2.nand3_1.C.t4" 0 119.526 235 12948 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.t5" 0 65.1819 235 11938 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.n0" 0 198.062 235 12484 0
rnode "SARlogic_0.dffrs_2.nand3_1.C" 0 2.40416 -193 12484 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.n1" 0 488.96 -165 12512 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.t0" 0 39.8649 379 15153 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.t1" 0 39.8649 275 15153 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.n2" 0 142.499 327 15153 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.t3" 0 176.256 643 15153 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.n3" 0 249.23 695 15003 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.t2" 0 63.6409 643 14143 0
rnode "SARlogic_0.dffrs_2.nand3_1.C.n4" 0 183.464 748 14573 0
rnode "SARlogic_0.dffrs_2.nand3_0.Z" 0 231.046 893 14572 0
resist "SARlogic_0.dffrs_2.nand3_1.C.n1" "SARlogic_0.dffrs_2.nand3_1.C" 0.045
resist "SARlogic_0.dffrs_2.nand3_1.C.n2" "SARlogic_0.dffrs_2.nand3_1.C.t1" 0.728
resist "SARlogic_0.dffrs_2.nand3_1.C.n2" "SARlogic_0.dffrs_2.nand3_1.C.t0" 0.728
resist "SARlogic_0.dffrs_2.nand3_1.C.n4" "SARlogic_0.dffrs_2.nand3_1.C.n3" 0.731592
resist "SARlogic_0.dffrs_2.nand3_0.Z" "SARlogic_0.dffrs_2.nand3_1.C.n4" 4.72875
resist "SARlogic_0.dffrs_2.nand3_1.C.n1" "SARlogic_0.dffrs_2.nand3_1.C.n0" 5.13857
resist "SARlogic_0.dffrs_2.nand3_1.C.n3" "SARlogic_0.dffrs_2.nand3_1.C.n2" 6.04902
resist "SARlogic_0.dffrs_2.nand3_1.C.n3" "SARlogic_0.dffrs_2.nand3_1.C.t3" 6.50992
resist "SARlogic_0.dffrs_2.nand3_1.C.n4" "SARlogic_0.dffrs_2.nand3_1.C.t2" 10.0468
resist "SARlogic_0.dffrs_2.nand3_0.Z" "SARlogic_0.dffrs_2.nand3_1.C.n1" 14.2849
resist "SARlogic_0.dffrs_2.nand3_1.C.n0" "SARlogic_0.dffrs_2.nand3_1.C.t5" 27.3161
resist "SARlogic_0.dffrs_2.nand3_1.C.n0" "SARlogic_0.dffrs_2.nand3_1.C.t4" 40.6308
rnode "SARlogic_0.dffrs_2.nand3_6.C.t7" 0 117.249 1905 12948 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t9" 0 63.0909 1905 11938 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n0" 0 199.257 1905 12368 0
rnode "SARlogic_0.dffrs_2.nand3_2.B" 0 108.862 1293 12368 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t8" 0 117.746 603 15153 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t4" 0 62.5924 603 14143 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n1" 0 204.199 603 14457 0
rnode "SARlogic_0.dffrs_2.nand3_0.A" 0 2.35007 -193 14454 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n2" 0 449.172 -165 14429 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t6" 0 116.836 235 10743 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t5" 0 63.7154 235 9733 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n3" 0 193.606 235 10279 0
rnode "SARlogic_0.dffrs_2.nand3_6.C" 0 2.35007 -193 10279 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n4" 0 418.316 -165 10307 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n5" 0 512.863 1181 12368 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n6" 0 38.4651 1181 12368 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t0" 0 38.968 379 12948 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t3" 0 38.968 275 12948 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n7" 0 139.293 327 12948 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t2" 0 172.29 643 12948 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n8" 0 243.623 695 12798 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.t1" 0 62.209 643 11938 0
rnode "SARlogic_0.dffrs_2.nand3_6.C.n9" 0 179.336 748 12368 0
rnode "SARlogic_0.dffrs_2.nand3_1.Z" 0 54.6418 893 12367 0
resist "SARlogic_0.dffrs_2.nand3_6.C.n4" "SARlogic_0.dffrs_2.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_2.nand3_6.C.n2" "SARlogic_0.dffrs_2.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_2.nand3_6.C.n6" "SARlogic_0.dffrs_2.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_2.nand3_1.Z" "SARlogic_0.dffrs_2.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_2.nand3_6.C.n7" "SARlogic_0.dffrs_2.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_2.nand3_6.C.n7" "SARlogic_0.dffrs_2.nand3_6.C.t0" 0.728
resist "SARlogic_0.dffrs_2.nand3_6.C.n9" "SARlogic_0.dffrs_2.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_2.nand3_6.C.n6" "SARlogic_0.dffrs_2.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_2.nand3_1.Z" "SARlogic_0.dffrs_2.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_2.nand3_6.C.n4" "SARlogic_0.dffrs_2.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_2.nand3_2.B" "SARlogic_0.dffrs_2.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_2.nand3_6.C.n2" "SARlogic_0.dffrs_2.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_2.nand3_6.C.n8" "SARlogic_0.dffrs_2.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_2.nand3_6.C.n8" "SARlogic_0.dffrs_2.nand3_6.C.t2" 6.50992
resist "SARlogic_0.dffrs_2.nand3_6.C.n5" "SARlogic_0.dffrs_2.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_2.nand3_6.C.n5" "SARlogic_0.dffrs_2.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_2.nand3_6.C.n9" "SARlogic_0.dffrs_2.nand3_6.C.t1" 10.0468
resist "SARlogic_0.dffrs_2.nand3_6.C.n1" "SARlogic_0.dffrs_2.nand3_6.C.t4" 26.9433
resist "SARlogic_0.dffrs_2.nand3_6.C.n0" "SARlogic_0.dffrs_2.nand3_6.C.t9" 27.1297
resist "SARlogic_0.dffrs_2.nand3_6.C.n3" "SARlogic_0.dffrs_2.nand3_6.C.t5" 27.3161
resist "SARlogic_0.dffrs_2.nand3_6.C.n3" "SARlogic_0.dffrs_2.nand3_6.C.t6" 40.6308
resist "SARlogic_0.dffrs_2.nand3_6.C.n0" "SARlogic_0.dffrs_2.nand3_6.C.t7" 40.8172
resist "SARlogic_0.dffrs_2.nand3_6.C.n1" "SARlogic_0.dffrs_2.nand3_6.C.t8" 41.0036
rnode "SARlogic_0.dffrs_14.nand3_6.C.t4" 0 81.4227 -6179 22527 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t6" 0 43.8131 -6179 21517 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n0" 0 138.373 -6179 21947 0
rnode "SARlogic_0.dffrs_14.nand3_2.B" 0 75.5988 -6791 21947 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t5" 0 81.7677 -7481 24732 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t7" 0 43.467 -7481 23722 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n1" 0 141.805 -7481 24036 0
rnode "SARlogic_0.dffrs_14.nand3_0.A" 0 1.632 -8277 24033 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n2" 0 311.925 -8249 24008 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t9" 0 81.1365 -7849 20322 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t8" 0 44.2468 -7849 19312 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n3" 0 134.448 -7849 19858 0
rnode "SARlogic_0.dffrs_14.nand3_6.C" 0 1.632 -8277 19858 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n4" 0 290.498 -8249 19886 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n5" 0 356.155 -6903 21947 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n6" 0 26.7119 -6903 21947 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t2" 0 27.0611 -7705 22527 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t3" 0 27.0611 -7809 22527 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n7" 0 96.7316 -7757 22527 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t1" 0 119.646 -7441 22527 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n8" 0 169.183 -7389 22377 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.t0" 0 43.2007 -7441 21517 0
rnode "SARlogic_0.dffrs_14.nand3_6.C.n9" 0 124.539 -7336 21947 0
rnode "SARlogic_0.dffrs_14.nand3_1.Z" 0 37.9457 -7191 21946 0
resist "SARlogic_0.dffrs_14.nand3_6.C.n4" "SARlogic_0.dffrs_14.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_14.nand3_6.C.n2" "SARlogic_0.dffrs_14.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_14.nand3_6.C.n6" "SARlogic_0.dffrs_14.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_14.nand3_1.Z" "SARlogic_0.dffrs_14.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_14.nand3_6.C.n7" "SARlogic_0.dffrs_14.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_14.nand3_6.C.n7" "SARlogic_0.dffrs_14.nand3_6.C.t2" 0.728
resist "SARlogic_0.dffrs_14.nand3_6.C.n9" "SARlogic_0.dffrs_14.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_14.nand3_6.C.n6" "SARlogic_0.dffrs_14.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_14.nand3_1.Z" "SARlogic_0.dffrs_14.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_14.nand3_6.C.n4" "SARlogic_0.dffrs_14.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_14.nand3_2.B" "SARlogic_0.dffrs_14.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_14.nand3_6.C.n2" "SARlogic_0.dffrs_14.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_14.nand3_6.C.n8" "SARlogic_0.dffrs_14.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_14.nand3_6.C.n8" "SARlogic_0.dffrs_14.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_14.nand3_6.C.n5" "SARlogic_0.dffrs_14.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_14.nand3_6.C.n5" "SARlogic_0.dffrs_14.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_14.nand3_6.C.n9" "SARlogic_0.dffrs_14.nand3_6.C.t0" 10.0468
resist "SARlogic_0.dffrs_14.nand3_6.C.n1" "SARlogic_0.dffrs_14.nand3_6.C.t7" 26.9433
resist "SARlogic_0.dffrs_14.nand3_6.C.n0" "SARlogic_0.dffrs_14.nand3_6.C.t6" 27.1297
resist "SARlogic_0.dffrs_14.nand3_6.C.n3" "SARlogic_0.dffrs_14.nand3_6.C.t8" 27.3161
resist "SARlogic_0.dffrs_14.nand3_6.C.n3" "SARlogic_0.dffrs_14.nand3_6.C.t9" 40.6308
resist "SARlogic_0.dffrs_14.nand3_6.C.n0" "SARlogic_0.dffrs_14.nand3_6.C.t4" 40.8172
resist "SARlogic_0.dffrs_14.nand3_6.C.n1" "SARlogic_0.dffrs_14.nand3_6.C.t5" 41.0036
rnode "Reset.t62" 0 128.035 -10375 12948 0
rnode "Reset.t79" 0 69.8227 -10375 11938 0
rnode "Reset.n0" 0 212.163 -10375 12484 0
rnode "SARlogic_0.dffrs_13.nand3_2.C" 0 2.57533 -10803 12484 0
rnode "Reset.n1" 0 609.854 -10775 12512 0
rnode "Reset.t63" 0 128.035 -11861 15153 0
rnode "Reset.t23" 0 69.8227 -11861 14143 0
rnode "Reset.n2" 0 212.283 -11861 14689 0
rnode "Reset.n3" 0 614.153 -12266 14717 0
rnode "SARlogic_0.dffrs_13.nand3_0.C" 0 46.945 -12289 14689 0
rnode "SARlogic_0.dffrs_13.setb" 0 98.6912 -12777 14689 0
rnode "Reset.t38" 0 129.032 18257 20320 0
rnode "Reset.t12" 0 68.592 18257 19310 0
rnode "Reset.n4" 0 223.771 18257 19624 0
rnode "SARlogic_0.dffrs_12.nand3_7.A" 0 2.57533 17461 19621 0
rnode "Reset.n5" 0 580.99 17489 19596 0
rnode "Reset.t14" 0 128.487 16587 22524 0
rnode "Reset.t32" 0 69.1383 16587 21514 0
rnode "Reset.n6" 0 218.356 16587 21944 0
rnode "SARlogic_0.dffrs_12.nand3_1.B" 0 432.481 15975 21944 0
rnode "Reset.t21" 0 128.487 16587 18114 0
rnode "Reset.t47" 0 69.1383 16587 17104 0
rnode "Reset.n7" 0 218.356 16587 17534 0
rnode "SARlogic_0.dffrs_12.nand3_8.B" 0 186.894 15975 17534 0
rnode "Reset.n8" 0 744.815 15595 17534 0
rnode "Reset.n9" 0 481.797 15595 16631 0
rnode "SARlogic_0.dffrs_12.resetb" 0 326.382 15504 16630 0
rnode "Reset.t65" 0 129.032 14215 20320 0
rnode "Reset.t41" 0 68.592 14215 19310 0
rnode "Reset.n10" 0 223.771 14215 19624 0
rnode "SARlogic_0.dffrs_11.nand3_7.A" 0 2.57533 13419 19621 0
rnode "Reset.n11" 0 580.99 13447 19596 0
rnode "Reset.t68" 0 128.487 12545 22524 0
rnode "Reset.t3" 0 69.1383 12545 21514 0
rnode "Reset.n12" 0 218.356 12545 21944 0
rnode "SARlogic_0.dffrs_11.nand3_1.B" 0 432.481 11933 21944 0
rnode "Reset.t76" 0 128.487 12545 18114 0
rnode "Reset.t18" 0 69.1383 12545 17104 0
rnode "Reset.n13" 0 218.356 12545 17534 0
rnode "SARlogic_0.dffrs_11.nand3_8.B" 0 186.894 11933 17534 0
rnode "Reset.n14" 0 744.815 11553 17534 0
rnode "Reset.n15" 0 481.797 11553 16631 0
rnode "SARlogic_0.dffrs_11.resetb" 0 69.7374 11462 16630 0
rnode "Reset.t7" 0 129.032 14215 10744 0
rnode "Reset.t40" 0 68.592 14215 9734 0
rnode "Reset.n16" 0 223.771 14215 10048 0
rnode "SARlogic_0.dffrs_5.nand3_7.A" 0 2.57533 13419 10045 0
rnode "Reset.n17" 0 580.99 13447 10020 0
rnode "Reset.t13" 0 128.487 12545 12948 0
rnode "Reset.t31" 0 69.1383 12545 11938 0
rnode "Reset.n18" 0 218.356 12545 12368 0
rnode "SARlogic_0.dffrs_5.nand3_1.B" 0 432.481 11933 12368 0
rnode "Reset.t73" 0 128.487 12545 8538 0
rnode "Reset.t8" 0 69.1383 12545 7528 0
rnode "Reset.n19" 0 218.356 12545 7958 0
rnode "SARlogic_0.dffrs_5.nand3_8.B" 0 186.894 11933 7958 0
rnode "Reset.n20" 0 744.815 11553 7958 0
rnode "Reset.n21" 0 481.797 11553 7055 0
rnode "SARlogic_0.dffrs_5.resetb" 0 678.67 11462 7054 0
rnode "Reset.n22" 0 1152.1 11251 15939 0
rnode "Reset.n23" 0 1886.92 11251 15939 0
rnode "Reset.t36" 0 129.032 10173 20320 0
rnode "Reset.t9" 0 68.592 10173 19310 0
rnode "Reset.n24" 0 223.771 10173 19624 0
rnode "SARlogic_0.dffrs_10.nand3_7.A" 0 2.57533 9377 19621 0
rnode "Reset.n25" 0 580.99 9405 19596 0
rnode "Reset.t78" 0 128.487 8503 22524 0
rnode "Reset.t17" 0 69.1383 8503 21514 0
rnode "Reset.n26" 0 218.356 8503 21944 0
rnode "SARlogic_0.dffrs_10.nand3_1.B" 0 432.481 7891 21944 0
rnode "Reset.t2" 0 128.487 8503 18114 0
rnode "Reset.t27" 0 69.1383 8503 17104 0
rnode "Reset.n27" 0 218.356 8503 17534 0
rnode "SARlogic_0.dffrs_10.nand3_8.B" 0 186.894 7891 17534 0
rnode "Reset.n28" 0 744.815 7511 17534 0
rnode "Reset.n29" 0 481.797 7511 16631 0
rnode "SARlogic_0.dffrs_10.resetb" 0 69.7374 7420 16630 0
rnode "Reset.t64" 0 129.032 10173 10744 0
rnode "Reset.t46" 0 68.592 10173 9734 0
rnode "Reset.n30" 0 223.771 10173 10048 0
rnode "SARlogic_0.dffrs_4.nand3_7.A" 0 2.57533 9377 10045 0
rnode "Reset.n31" 0 580.99 9405 10020 0
rnode "Reset.t24" 0 128.487 8503 12948 0
rnode "Reset.t44" 0 69.1383 8503 11938 0
rnode "Reset.n32" 0 218.356 8503 12368 0
rnode "SARlogic_0.dffrs_4.nand3_1.B" 0 432.481 7891 12368 0
rnode "Reset.t34" 0 128.487 8503 8538 0
rnode "Reset.t56" 0 69.1383 8503 7528 0
rnode "Reset.n33" 0 218.356 8503 7958 0
rnode "SARlogic_0.dffrs_4.nand3_8.B" 0 186.894 7891 7958 0
rnode "Reset.n34" 0 744.815 7511 7958 0
rnode "Reset.n35" 0 481.797 7511 7055 0
rnode "SARlogic_0.dffrs_4.resetb" 0 678.67 7420 7054 0
rnode "Reset.n36" 0 1152.1 7209 15939 0
rnode "Reset.n37" 0 1327.74 7209 15939 0
rnode "Reset.t48" 0 129.032 6131 20320 0
rnode "Reset.t19" 0 68.592 6131 19310 0
rnode "Reset.n38" 0 223.771 6131 19624 0
rnode "SARlogic_0.dffrs_9.nand3_7.A" 0 2.57533 5335 19621 0
rnode "Reset.n39" 0 580.99 5363 19596 0
rnode "Reset.t53" 0 128.487 4461 22524 0
rnode "Reset.t69" 0 69.1383 4461 21514 0
rnode "Reset.n40" 0 218.356 4461 21944 0
rnode "SARlogic_0.dffrs_9.nand3_1.B" 0 432.481 3849 21944 0
rnode "Reset.t58" 0 128.487 4461 18114 0
rnode "Reset.t80" 0 69.1383 4461 17104 0
rnode "Reset.n41" 0 218.356 4461 17534 0
rnode "SARlogic_0.dffrs_9.nand3_8.B" 0 186.894 3849 17534 0
rnode "Reset.n42" 0 744.815 3469 17534 0
rnode "Reset.n43" 0 481.797 3469 16631 0
rnode "SARlogic_0.dffrs_9.resetb" 0 69.7374 3378 16630 0
rnode "Reset.t72" 0 129.032 6131 10744 0
rnode "Reset.t4" 0 68.592 6131 9734 0
rnode "Reset.n44" 0 223.771 6131 10048 0
rnode "SARlogic_0.dffrs_3.nand3_7.A" 0 2.57533 5335 10045 0
rnode "Reset.n45" 0 580.99 5363 10020 0
rnode "Reset.t77" 0 128.487 4461 12948 0
rnode "Reset.t16" 0 69.1383 4461 11938 0
rnode "Reset.n46" 0 218.356 4461 12368 0
rnode "SARlogic_0.dffrs_3.nand3_1.B" 0 432.481 3849 12368 0
rnode "Reset.t42" 0 128.487 4461 8538 0
rnode "Reset.t60" 0 69.1383 4461 7528 0
rnode "Reset.n47" 0 218.356 4461 7958 0
rnode "SARlogic_0.dffrs_3.nand3_8.B" 0 186.894 3849 7958 0
rnode "Reset.n48" 0 744.815 3469 7958 0
rnode "Reset.n49" 0 481.797 3469 7055 0
rnode "SARlogic_0.dffrs_3.resetb" 0 678.67 3378 7054 0
rnode "Reset.n50" 0 1152.1 3167 15939 0
rnode "Reset.n51" 0 1327.74 3167 15939 0
rnode "Reset.t39" 0 129.032 2089 20320 0
rnode "Reset.t15" 0 68.592 2089 19310 0
rnode "Reset.n52" 0 223.771 2089 19624 0
rnode "SARlogic_0.dffrs_8.nand3_7.A" 0 2.57533 1293 19621 0
rnode "Reset.n53" 0 580.99 1321 19596 0
rnode "Reset.t20" 0 128.487 419 22524 0
rnode "Reset.t43" 0 69.1383 419 21514 0
rnode "Reset.n54" 0 218.356 419 21944 0
rnode "SARlogic_0.dffrs_8.nand3_1.B" 0 432.481 -193 21944 0
rnode "Reset.t30" 0 128.487 419 18114 0
rnode "Reset.t55" 0 69.1383 419 17104 0
rnode "Reset.n55" 0 218.356 419 17534 0
rnode "SARlogic_0.dffrs_8.nand3_8.B" 0 186.894 -193 17534 0
rnode "Reset.n56" 0 744.815 -573 17534 0
rnode "Reset.n57" 0 481.797 -573 16631 0
rnode "SARlogic_0.dffrs_8.resetb" 0 69.7374 -664 16630 0
rnode "Reset.t66" 0 129.032 2089 10744 0
rnode "Reset.t71" 0 68.592 2089 9734 0
rnode "Reset.n58" 0 223.771 2089 10048 0
rnode "SARlogic_0.dffrs_2.nand3_7.A" 0 2.57533 1293 10045 0
rnode "Reset.n59" 0 580.99 1321 10020 0
rnode "Reset.t51" 0 128.487 419 12948 0
rnode "Reset.t67" 0 69.1383 419 11938 0
rnode "Reset.n60" 0 218.356 419 12368 0
rnode "SARlogic_0.dffrs_2.nand3_1.B" 0 432.481 -193 12368 0
rnode "Reset.t75" 0 128.487 419 8538 0
rnode "Reset.t11" 0 69.1383 419 7528 0
rnode "Reset.n61" 0 218.356 419 7958 0
rnode "SARlogic_0.dffrs_2.nand3_8.B" 0 186.894 -193 7958 0
rnode "Reset.n62" 0 744.815 -573 7958 0
rnode "Reset.n63" 0 481.797 -573 7055 0
rnode "SARlogic_0.dffrs_2.resetb" 0 678.67 -664 7054 0
rnode "Reset.n64" 0 1152.1 -875 15939 0
rnode "Reset.n65" 0 1327.74 -875 15939 0
rnode "Reset.t59" 0 129.032 -1953 20320 0
rnode "Reset.t33" 0 68.592 -1953 19310 0
rnode "Reset.n66" 0 223.771 -1953 19624 0
rnode "SARlogic_0.dffrs_7.nand3_7.A" 0 2.57533 -2749 19621 0
rnode "Reset.n67" 0 580.99 -2721 19596 0
rnode "Reset.t28" 0 128.487 -3623 22524 0
rnode "Reset.t49" 0 69.1383 -3623 21514 0
rnode "Reset.n68" 0 218.356 -3623 21944 0
rnode "SARlogic_0.dffrs_7.nand3_1.B" 0 432.481 -4235 21944 0
rnode "Reset.t37" 0 128.487 -3623 18114 0
rnode "Reset.t61" 0 69.1383 -3623 17104 0
rnode "Reset.n69" 0 218.356 -3623 17534 0
rnode "SARlogic_0.dffrs_7.nand3_8.B" 0 186.894 -4235 17534 0
rnode "Reset.n70" 0 744.815 -4615 17534 0
rnode "Reset.n71" 0 481.797 -4615 16631 0
rnode "SARlogic_0.dffrs_7.resetb" 0 69.7374 -4706 16630 0
rnode "Reset.t1" 0 129.032 -1953 10744 0
rnode "Reset.t5" 0 68.592 -1953 9734 0
rnode "Reset.n72" 0 223.771 -1953 10048 0
rnode "SARlogic_0.dffrs_1.nand3_7.A" 0 2.57533 -2749 10045 0
rnode "Reset.n73" 0 580.99 -2721 10020 0
rnode "Reset.t57" 0 128.487 -3623 12948 0
rnode "Reset.t74" 0 69.1383 -3623 11938 0
rnode "Reset.n74" 0 218.356 -3623 12368 0
rnode "SARlogic_0.dffrs_1.nand3_1.B" 0 432.481 -4235 12368 0
rnode "Reset.t54" 0 128.487 -3623 8538 0
rnode "Reset.t70" 0 69.1383 -3623 7528 0
rnode "Reset.n75" 0 218.356 -3623 7958 0
rnode "SARlogic_0.dffrs_1.nand3_8.B" 0 186.894 -4235 7958 0
rnode "Reset.n76" 0 744.815 -4615 7958 0
rnode "Reset.n77" 0 481.797 -4615 7055 0
rnode "SARlogic_0.dffrs_1.resetb" 0 678.67 -4706 7054 0
rnode "Reset.n78" 0 1152.1 -4917 15939 0
rnode "Reset.n79" 0 1322.81 -4917 15939 0
rnode "Reset.t25" 0 129.032 -5995 20323 0
rnode "Reset.t81" 0 68.592 -5995 19313 0
rnode "Reset.n80" 0 223.771 -5995 19627 0
rnode "SARlogic_0.dffrs_14.nand3_7.A" 0 2.57533 -6791 19624 0
rnode "Reset.n81" 0 580.99 -6763 19599 0
rnode "Reset.t0" 0 128.487 -7665 22527 0
rnode "Reset.t22" 0 69.1383 -7665 21517 0
rnode "Reset.n82" 0 218.356 -7665 21947 0
rnode "SARlogic_0.dffrs_14.nand3_1.B" 0 432.481 -8277 21947 0
rnode "Reset.t10" 0 128.487 -7665 18117 0
rnode "Reset.t35" 0 69.1383 -7665 17107 0
rnode "Reset.n83" 0 218.356 -7665 17537 0
rnode "SARlogic_0.dffrs_14.nand3_8.B" 0 186.894 -8277 17537 0
rnode "Reset.n84" 0 744.815 -8657 17537 0
rnode "Reset.n85" 0 481.797 -8657 16634 0
rnode "SARlogic_0.dffrs_14.resetb" 0 64.7009 -8748 16633 0
rnode "Reset.t52" 0 129.032 -5995 10744 0
rnode "Reset.t6" 0 68.592 -5995 9734 0
rnode "Reset.n86" 0 223.771 -5995 10048 0
rnode "SARlogic_0.dffrs_0.nand3_7.A" 0 2.57533 -6791 10045 0
rnode "Reset.n87" 0 580.99 -6763 10020 0
rnode "Reset.t29" 0 128.487 -7665 12948 0
rnode "Reset.t50" 0 69.1383 -7665 11938 0
rnode "Reset.n88" 0 218.356 -7665 12368 0
rnode "SARlogic_0.dffrs_0.nand3_1.B" 0 432.481 -8277 12368 0
rnode "Reset.t26" 0 128.487 -7665 8538 0
rnode "Reset.t45" 0 69.1383 -7665 7528 0
rnode "Reset.n89" 0 218.356 -7665 7958 0
rnode "SARlogic_0.dffrs_0.nand3_8.B" 0 186.894 -8277 7958 0
rnode "Reset.n90" 0 744.815 -8657 7958 0
rnode "Reset.n91" 0 481.797 -8657 7055 0
rnode "SARlogic_0.dffrs_0.resetb" 0 675.101 -8748 7054 0
rnode "Reset.n92" 0 1150.22 -8929 15942 0
rnode "Reset.n93" 0 1660.44 -8929 15942 0
rnode "Reset.n94" 0 524.766 -12805 15939 0
rnode "Reset" 0 48.2875 -13233 15938 0
rnode "SARlogic_0.reset" 0 84.3552 -12988 15939 0
resist "SARlogic_0.dffrs_13.nand3_0.C" "Reset.n3" 0.0369643
resist "Reset.n5" "SARlogic_0.dffrs_12.nand3_7.A" 0.045
resist "Reset.n17" "SARlogic_0.dffrs_5.nand3_7.A" 0.045
resist "Reset.n11" "SARlogic_0.dffrs_11.nand3_7.A" 0.045
resist "Reset.n31" "SARlogic_0.dffrs_4.nand3_7.A" 0.045
resist "Reset.n25" "SARlogic_0.dffrs_10.nand3_7.A" 0.045
resist "Reset.n45" "SARlogic_0.dffrs_3.nand3_7.A" 0.045
resist "Reset.n39" "SARlogic_0.dffrs_9.nand3_7.A" 0.045
resist "Reset.n59" "SARlogic_0.dffrs_2.nand3_7.A" 0.045
resist "Reset.n53" "SARlogic_0.dffrs_8.nand3_7.A" 0.045
resist "Reset.n73" "SARlogic_0.dffrs_1.nand3_7.A" 0.045
resist "Reset.n67" "SARlogic_0.dffrs_7.nand3_7.A" 0.045
resist "Reset.n87" "SARlogic_0.dffrs_0.nand3_7.A" 0.045
resist "Reset.n81" "SARlogic_0.dffrs_14.nand3_7.A" 0.045
resist "Reset.n1" "SARlogic_0.dffrs_13.nand3_2.C" 0.045
resist "SARlogic_0.dffrs_12.resetb" "Reset.n9" 0.135536
resist "SARlogic_0.dffrs_5.resetb" "Reset.n21" 0.135536
resist "SARlogic_0.dffrs_11.resetb" "Reset.n15" 0.135536
resist "SARlogic_0.dffrs_4.resetb" "Reset.n35" 0.135536
resist "SARlogic_0.dffrs_10.resetb" "Reset.n29" 0.135536
resist "SARlogic_0.dffrs_3.resetb" "Reset.n49" 0.135536
resist "SARlogic_0.dffrs_9.resetb" "Reset.n43" 0.135536
resist "SARlogic_0.dffrs_2.resetb" "Reset.n63" 0.135536
resist "SARlogic_0.dffrs_8.resetb" "Reset.n57" 0.135536
resist "SARlogic_0.dffrs_1.resetb" "Reset.n77" 0.135536
resist "SARlogic_0.dffrs_7.resetb" "Reset.n71" 0.135536
resist "SARlogic_0.dffrs_0.resetb" "Reset.n91" 0.135536
resist "SARlogic_0.dffrs_14.resetb" "Reset.n85" 0.135536
resist "SARlogic_0.reset" "Reset.n94" 0.13725
resist "SARlogic_0.reset" "Reset" 0.18375
resist "SARlogic_0.dffrs_13.setb" "SARlogic_0.dffrs_13.nand3_0.C" 0.783321
resist "Reset.n93" "Reset.n79" 3.6108
resist "Reset.n79" "Reset.n65" 3.6378
resist "Reset.n65" "Reset.n51" 3.6378
resist "Reset.n51" "Reset.n37" 3.6378
resist "Reset.n37" "Reset.n23" 3.6378
resist "Reset.n93" "Reset.n92" 4.5
resist "Reset.n79" "Reset.n78" 4.5
resist "Reset.n65" "Reset.n64" 4.5
resist "Reset.n51" "Reset.n50" 4.5
resist "Reset.n37" "Reset.n36" 4.5
resist "Reset.n23" "Reset.n22" 4.5
resist "Reset.n8" "SARlogic_0.dffrs_12.nand3_8.B" 5.09543
resist "Reset.n20" "SARlogic_0.dffrs_5.nand3_8.B" 5.09543
resist "Reset.n14" "SARlogic_0.dffrs_11.nand3_8.B" 5.09543
resist "Reset.n34" "SARlogic_0.dffrs_4.nand3_8.B" 5.09543
resist "Reset.n28" "SARlogic_0.dffrs_10.nand3_8.B" 5.09543
resist "Reset.n48" "SARlogic_0.dffrs_3.nand3_8.B" 5.09543
resist "Reset.n42" "SARlogic_0.dffrs_9.nand3_8.B" 5.09543
resist "Reset.n62" "SARlogic_0.dffrs_2.nand3_8.B" 5.09543
resist "Reset.n56" "SARlogic_0.dffrs_8.nand3_8.B" 5.09543
resist "Reset.n76" "SARlogic_0.dffrs_1.nand3_8.B" 5.09543
resist "Reset.n70" "SARlogic_0.dffrs_7.nand3_8.B" 5.09543
resist "Reset.n90" "SARlogic_0.dffrs_0.nand3_8.B" 5.09543
resist "Reset.n84" "SARlogic_0.dffrs_14.nand3_8.B" 5.09543
resist "Reset.n1" "Reset.n0" 5.13857
resist "Reset.n3" "Reset.n2" 5.14661
resist "SARlogic_0.dffrs_12.nand3_1.B" "Reset.n6" 5.47929
resist "SARlogic_0.dffrs_12.nand3_8.B" "Reset.n7" 5.47929
resist "SARlogic_0.dffrs_5.nand3_1.B" "Reset.n18" 5.47929
resist "SARlogic_0.dffrs_5.nand3_8.B" "Reset.n19" 5.47929
resist "SARlogic_0.dffrs_11.nand3_1.B" "Reset.n12" 5.47929
resist "SARlogic_0.dffrs_11.nand3_8.B" "Reset.n13" 5.47929
resist "SARlogic_0.dffrs_4.nand3_1.B" "Reset.n32" 5.47929
resist "SARlogic_0.dffrs_4.nand3_8.B" "Reset.n33" 5.47929
resist "SARlogic_0.dffrs_10.nand3_1.B" "Reset.n26" 5.47929
resist "SARlogic_0.dffrs_10.nand3_8.B" "Reset.n27" 5.47929
resist "SARlogic_0.dffrs_3.nand3_1.B" "Reset.n46" 5.47929
resist "SARlogic_0.dffrs_3.nand3_8.B" "Reset.n47" 5.47929
resist "SARlogic_0.dffrs_9.nand3_1.B" "Reset.n40" 5.47929
resist "SARlogic_0.dffrs_9.nand3_8.B" "Reset.n41" 5.47929
resist "SARlogic_0.dffrs_2.nand3_1.B" "Reset.n60" 5.47929
resist "SARlogic_0.dffrs_2.nand3_8.B" "Reset.n61" 5.47929
resist "SARlogic_0.dffrs_8.nand3_1.B" "Reset.n54" 5.47929
resist "SARlogic_0.dffrs_8.nand3_8.B" "Reset.n55" 5.47929
resist "SARlogic_0.dffrs_1.nand3_1.B" "Reset.n74" 5.47929
resist "SARlogic_0.dffrs_1.nand3_8.B" "Reset.n75" 5.47929
resist "SARlogic_0.dffrs_7.nand3_1.B" "Reset.n68" 5.47929
resist "SARlogic_0.dffrs_7.nand3_8.B" "Reset.n69" 5.47929
resist "SARlogic_0.dffrs_0.nand3_1.B" "Reset.n88" 5.47929
resist "SARlogic_0.dffrs_0.nand3_8.B" "Reset.n89" 5.47929
resist "SARlogic_0.dffrs_14.nand3_1.B" "Reset.n82" 5.47929
resist "SARlogic_0.dffrs_14.nand3_8.B" "Reset.n83" 5.47929
resist "Reset.n5" "Reset.n4" 5.73
resist "Reset.n17" "Reset.n16" 5.73
resist "Reset.n11" "Reset.n10" 5.73
resist "Reset.n31" "Reset.n30" 5.73
resist "Reset.n25" "Reset.n24" 5.73
resist "Reset.n45" "Reset.n44" 5.73
resist "Reset.n39" "Reset.n38" 5.73
resist "Reset.n59" "Reset.n58" 5.73
resist "Reset.n53" "Reset.n52" 5.73
resist "Reset.n73" "Reset.n72" 5.73
resist "Reset.n67" "Reset.n66" 5.73
resist "Reset.n87" "Reset.n86" 5.73
resist "Reset.n81" "Reset.n80" 5.73
resist "Reset.n92" "SARlogic_0.dffrs_14.resetb" 5.88375
resist "Reset.n22" "SARlogic_0.dffrs_11.resetb" 5.93196
resist "Reset.n36" "SARlogic_0.dffrs_10.resetb" 5.93196
resist "Reset.n50" "SARlogic_0.dffrs_9.resetb" 5.93196
resist "Reset.n64" "SARlogic_0.dffrs_8.resetb" 5.93196
resist "Reset.n78" "SARlogic_0.dffrs_7.resetb" 5.93196
resist "Reset.n9" "Reset.n8" 5.93496
resist "Reset.n21" "Reset.n20" 5.93496
resist "Reset.n15" "Reset.n14" 5.93496
resist "Reset.n35" "Reset.n34" 5.93496
resist "Reset.n29" "Reset.n28" 5.93496
resist "Reset.n49" "Reset.n48" 5.93496
resist "Reset.n43" "Reset.n42" 5.93496
resist "Reset.n63" "Reset.n62" 5.93496
resist "Reset.n57" "Reset.n56" 5.93496
resist "Reset.n77" "Reset.n76" 5.93496
resist "Reset.n71" "Reset.n70" 5.93496
resist "Reset.n91" "Reset.n90" 5.93496
resist "Reset.n85" "Reset.n84" 5.93496
resist "Reset.n94" "SARlogic_0.dffrs_13.setb" 6.43114
resist "Reset.n9" "Reset.n5" 7.75339
resist "Reset.n21" "Reset.n17" 7.75339
resist "Reset.n15" "Reset.n11" 7.75339
resist "Reset.n35" "Reset.n31" 7.75339
resist "Reset.n29" "Reset.n25" 7.75339
resist "Reset.n49" "Reset.n45" 7.75339
resist "Reset.n43" "Reset.n39" 7.75339
resist "Reset.n63" "Reset.n59" 7.75339
resist "Reset.n57" "Reset.n53" 7.75339
resist "Reset.n77" "Reset.n73" 7.75339
resist "Reset.n71" "Reset.n67" 7.75339
resist "Reset.n91" "Reset.n87" 7.75339
resist "Reset.n85" "Reset.n81" 7.75339
resist "Reset.n94" "Reset.n93" 7.9884
resist "Reset.n3" "Reset.n1" 9.22179
resist "Reset.n8" "SARlogic_0.dffrs_12.nand3_1.B" 12.1566
resist "Reset.n20" "SARlogic_0.dffrs_5.nand3_1.B" 12.1566
resist "Reset.n14" "SARlogic_0.dffrs_11.nand3_1.B" 12.1566
resist "Reset.n34" "SARlogic_0.dffrs_4.nand3_1.B" 12.1566
resist "Reset.n28" "SARlogic_0.dffrs_10.nand3_1.B" 12.1566
resist "Reset.n48" "SARlogic_0.dffrs_3.nand3_1.B" 12.1566
resist "Reset.n42" "SARlogic_0.dffrs_9.nand3_1.B" 12.1566
resist "Reset.n62" "SARlogic_0.dffrs_2.nand3_1.B" 12.1566
resist "Reset.n56" "SARlogic_0.dffrs_8.nand3_1.B" 12.1566
resist "Reset.n76" "SARlogic_0.dffrs_1.nand3_1.B" 12.1566
resist "Reset.n70" "SARlogic_0.dffrs_7.nand3_1.B" 12.1566
resist "Reset.n90" "SARlogic_0.dffrs_0.nand3_1.B" 12.1566
resist "Reset.n84" "SARlogic_0.dffrs_14.nand3_1.B" 12.1566
resist "Reset.n23" "SARlogic_0.dffrs_12.resetb" 14.0617
resist "Reset.n92" "SARlogic_0.dffrs_0.resetb" 19.0462
resist "Reset.n22" "SARlogic_0.dffrs_5.resetb" 19.0896
resist "Reset.n36" "SARlogic_0.dffrs_4.resetb" 19.0896
resist "Reset.n50" "SARlogic_0.dffrs_3.resetb" 19.0896
resist "Reset.n64" "SARlogic_0.dffrs_2.resetb" 19.0896
resist "Reset.n78" "SARlogic_0.dffrs_1.resetb" 19.0896
resist "Reset.n4" "Reset.t12" 26.9433
resist "Reset.n16" "Reset.t40" 26.9433
resist "Reset.n10" "Reset.t41" 26.9433
resist "Reset.n30" "Reset.t46" 26.9433
resist "Reset.n24" "Reset.t9" 26.9433
resist "Reset.n44" "Reset.t4" 26.9433
resist "Reset.n38" "Reset.t19" 26.9433
resist "Reset.n58" "Reset.t71" 26.9433
resist "Reset.n52" "Reset.t15" 26.9433
resist "Reset.n72" "Reset.t5" 26.9433
resist "Reset.n66" "Reset.t33" 26.9433
resist "Reset.n86" "Reset.t6" 26.9433
resist "Reset.n80" "Reset.t81" 26.9433
resist "Reset.n6" "Reset.t32" 27.1297
resist "Reset.n7" "Reset.t47" 27.1297
resist "Reset.n18" "Reset.t31" 27.1297
resist "Reset.n19" "Reset.t8" 27.1297
resist "Reset.n12" "Reset.t3" 27.1297
resist "Reset.n13" "Reset.t18" 27.1297
resist "Reset.n32" "Reset.t44" 27.1297
resist "Reset.n33" "Reset.t56" 27.1297
resist "Reset.n26" "Reset.t17" 27.1297
resist "Reset.n27" "Reset.t27" 27.1297
resist "Reset.n46" "Reset.t16" 27.1297
resist "Reset.n47" "Reset.t60" 27.1297
resist "Reset.n40" "Reset.t69" 27.1297
resist "Reset.n41" "Reset.t80" 27.1297
resist "Reset.n60" "Reset.t67" 27.1297
resist "Reset.n61" "Reset.t11" 27.1297
resist "Reset.n54" "Reset.t43" 27.1297
resist "Reset.n55" "Reset.t55" 27.1297
resist "Reset.n74" "Reset.t74" 27.1297
resist "Reset.n75" "Reset.t70" 27.1297
resist "Reset.n68" "Reset.t49" 27.1297
resist "Reset.n69" "Reset.t61" 27.1297
resist "Reset.n88" "Reset.t50" 27.1297
resist "Reset.n89" "Reset.t45" 27.1297
resist "Reset.n82" "Reset.t22" 27.1297
resist "Reset.n83" "Reset.t35" 27.1297
resist "Reset.n0" "Reset.t79" 27.3161
resist "Reset.n2" "Reset.t23" 27.3161
resist "Reset.n0" "Reset.t62" 40.6308
resist "Reset.n2" "Reset.t63" 40.6308
resist "Reset.n6" "Reset.t14" 40.8172
resist "Reset.n7" "Reset.t21" 40.8172
resist "Reset.n18" "Reset.t13" 40.8172
resist "Reset.n19" "Reset.t73" 40.8172
resist "Reset.n12" "Reset.t68" 40.8172
resist "Reset.n13" "Reset.t76" 40.8172
resist "Reset.n32" "Reset.t24" 40.8172
resist "Reset.n33" "Reset.t34" 40.8172
resist "Reset.n26" "Reset.t78" 40.8172
resist "Reset.n27" "Reset.t2" 40.8172
resist "Reset.n46" "Reset.t77" 40.8172
resist "Reset.n47" "Reset.t42" 40.8172
resist "Reset.n40" "Reset.t53" 40.8172
resist "Reset.n41" "Reset.t58" 40.8172
resist "Reset.n60" "Reset.t51" 40.8172
resist "Reset.n61" "Reset.t75" 40.8172
resist "Reset.n54" "Reset.t20" 40.8172
resist "Reset.n55" "Reset.t30" 40.8172
resist "Reset.n74" "Reset.t57" 40.8172
resist "Reset.n75" "Reset.t54" 40.8172
resist "Reset.n68" "Reset.t28" 40.8172
resist "Reset.n69" "Reset.t37" 40.8172
resist "Reset.n88" "Reset.t29" 40.8172
resist "Reset.n89" "Reset.t26" 40.8172
resist "Reset.n82" "Reset.t0" 40.8172
resist "Reset.n83" "Reset.t10" 40.8172
resist "Reset.n4" "Reset.t38" 41.0036
resist "Reset.n16" "Reset.t7" 41.0036
resist "Reset.n10" "Reset.t65" 41.0036
resist "Reset.n30" "Reset.t64" 41.0036
resist "Reset.n24" "Reset.t36" 41.0036
resist "Reset.n44" "Reset.t72" 41.0036
resist "Reset.n38" "Reset.t48" 41.0036
resist "Reset.n58" "Reset.t66" 41.0036
resist "Reset.n52" "Reset.t39" 41.0036
resist "Reset.n72" "Reset.t1" 41.0036
resist "Reset.n66" "Reset.t59" 41.0036
resist "Reset.n86" "Reset.t52" 41.0036
resist "Reset.n80" "Reset.t25" 41.0036
killnode "a_28027_28820"
rnode "a_28027_28820.t5" 0 158.426 29533 29120 0
rnode "a_28027_28820.t4" 0 70.8083 29533 28200 0
rnode "a_28027_28820.n0" 0 209.885 29485 28560 0
rnode "a_28027_28820.t2" 0 84.917 28799 28200 0
rnode "a_28027_28820.t1" 0 45.3404 29103 28200 0
rnode "a_28027_28820.n1" 0 149.94 29155 28200 0
rnode "a_28027_28820.n2" 0 127.45 29195 28560 0
rnode "a_28027_28820.t3" 0 185.478 28115 29120 0
rnode "a_28027_28820.n3" 0 923.758 29155 29003 0
rnode "a_28027_28820.t0" 0 143.997 29103 29120 0
resist "a_28027_28820.n3" "a_28027_28820.n2" 0.352125
resist "a_28027_28820.n2" "a_28027_28820.n1" 0.405
resist "a_28027_28820.t0" "a_28027_28820.n3" 3.85496
resist "a_28027_28820.n3" "a_28027_28820.t3" 4.23296
resist "a_28027_28820.n2" "a_28027_28820.n0" 4.93329
resist "a_28027_28820.n1" "a_28027_28820.t1" 9.288
resist "a_28027_28820.n1" "a_28027_28820.t2" 18.7712
resist "a_28027_28820.n0" "a_28027_28820.t4" 19.5793
resist "a_28027_28820.n0" "a_28027_28820.t5" 34.1792
rnode "adc_PISO_0.B2.t4" 0 140.287 29053 29120 0
rnode "adc_PISO_0.B2.t6" 0 62.6444 28849 28200 0
rnode "adc_PISO_0.B2.t10" 0 62.1481 29053 28200 0
rnode "adc_PISO_0.B2.n0" 0 83.5645 29005 28369 0
rnode "adc_PISO_0.B2.n1" 0 216.737 29005 28482 0
rnode "adc_PISO_0.2inmux_5.In" 0 2.00363 26747 28481 0
rnode "adc_PISO_0.B2.n2" 0 336.068 26775 28454 0
rnode "adc_PISO_0.B2" 0 1256.44 26776 27290 0
rnode "SARlogic_0.d1" 0 1217.15 11181 26489 0
rnode "adc_PISO_0.B2.t9" 0 100.388 4645 22524 0
rnode "adc_PISO_0.B2.t11" 0 53.3652 4645 21514 0
rnode "adc_PISO_0.B2.n3" 0 174.916 4645 21828 0
rnode "SARlogic_0.dffrs_9.nand3_1.A" 0 169.862 3849 21825 0
rnode "adc_PISO_0.B2.t7" 0 99.9641 4461 20319 0
rnode "adc_PISO_0.B2.t12" 0 53.7902 4461 19309 0
rnode "adc_PISO_0.B2.n4" 0 169.883 4461 19739 0
rnode "SARlogic_0.dffrs_9.nand3_6.B" 0 185.753 3849 19739 0
rnode "adc_PISO_0.B2.n5" 0 188.934 3741 21070 0
rnode "SARlogic_0.dffrs_9.clk" 0 934.526 3361 21042 0
rnode "adc_PISO_0.B2.n6" 0 1416.5 11181 25870 0
rnode "adc_PISO_0.B2.t8" 0 99.6127 9805 20320 0
rnode "adc_PISO_0.B2.t5" 0 54.3226 9805 19310 0
rnode "adc_PISO_0.B2.n7" 0 165.065 9805 19856 0
rnode "SARlogic_0.dffrs_10.nand3_7.C" 0 2.00363 9377 19856 0
rnode "adc_PISO_0.B2.n8" 0 395.011 9405 19884 0
rnode "adc_PISO_0.B2.n9" 0 379.143 10575 21944 0
rnode "adc_PISO_0.B2.t3" 0 33.2234 9949 22524 0
rnode "adc_PISO_0.B2.t2" 0 33.2234 9845 22524 0
rnode "adc_PISO_0.B2.n10" 0 118.759 9897 22524 0
rnode "adc_PISO_0.B2.t1" 0 146.892 10213 22524 0
rnode "adc_PISO_0.B2.n11" 0 207.709 10265 22374 0
rnode "adc_PISO_0.B2.t0" 0 53.0383 10213 21514 0
rnode "adc_PISO_0.B2.n12" 0 152.899 10318 21944 0
rnode "SARlogic_0.dffrs_10.nand3_2.Z" 0 34.1821 10463 21943 0
resist "adc_PISO_0.B2.n2" "adc_PISO_0.2inmux_5.In" 0.045
resist "adc_PISO_0.B2.n8" "SARlogic_0.dffrs_10.nand3_7.C" 0.045
resist "adc_PISO_0.B2.n1" "adc_PISO_0.B2.n0" 0.105938
resist "SARlogic_0.dffrs_10.nand3_2.Z" "adc_PISO_0.B2.n9" 0.166401
resist "SARlogic_0.dffrs_9.clk" "adc_PISO_0.B2.n5" 0.610071
resist "adc_PISO_0.B2.n10" "adc_PISO_0.B2.t2" 0.728
resist "adc_PISO_0.B2.n10" "adc_PISO_0.B2.t3" 0.728
resist "adc_PISO_0.B2.n12" "adc_PISO_0.B2.n11" 0.731592
resist "adc_PISO_0.B2.n6" "SARlogic_0.d1" 0.985179
resist "adc_PISO_0.B2.n5" "SARlogic_0.dffrs_9.nand3_1.A" 1.34679
resist "adc_PISO_0.B2" "adc_PISO_0.B2.n2" 1.87071
resist "adc_PISO_0.B2.n5" "SARlogic_0.dffrs_9.nand3_6.B" 2.17768
resist "SARlogic_0.dffrs_10.nand3_2.Z" "adc_PISO_0.B2.n12" 4.72875
resist "adc_PISO_0.B2.n8" "adc_PISO_0.B2.n7" 5.13857
resist "SARlogic_0.dffrs_9.nand3_6.B" "adc_PISO_0.B2.n4" 5.47929
resist "SARlogic_0.dffrs_9.nand3_1.A" "adc_PISO_0.B2.n3" 5.775
resist "adc_PISO_0.B2.n11" "adc_PISO_0.B2.n10" 6.04902
resist "adc_PISO_0.B2.n11" "adc_PISO_0.B2.t1" 6.50992
resist "adc_PISO_0.B2.n2" "adc_PISO_0.B2.n1" 8.05114
resist "adc_PISO_0.B2.n12" "adc_PISO_0.B2.t0" 10.0468
resist "adc_PISO_0.B2.n9" "adc_PISO_0.B2.n6" 11.7285
resist "adc_PISO_0.B2.n9" "adc_PISO_0.B2.n8" 14.0577
resist "adc_PISO_0.B2.n0" "adc_PISO_0.B2.t10" 19.4002
resist "adc_PISO_0.B2.n0" "adc_PISO_0.B2.t6" 19.6725
resist "SARlogic_0.d1" "adc_PISO_0.B2" 26.2591
resist "adc_PISO_0.B2.n3" "adc_PISO_0.B2.t11" 26.9433
resist "adc_PISO_0.B2.n4" "adc_PISO_0.B2.t12" 27.1297
resist "adc_PISO_0.B2.n7" "adc_PISO_0.B2.t5" 27.3161
resist "adc_PISO_0.B2.n6" "SARlogic_0.dffrs_9.clk" 33.876
resist "adc_PISO_0.B2.n1" "adc_PISO_0.B2.t4" 34.2524
resist "adc_PISO_0.B2.n7" "adc_PISO_0.B2.t8" 40.6308
resist "adc_PISO_0.B2.n4" "adc_PISO_0.B2.t7" 40.8172
resist "adc_PISO_0.B2.n3" "adc_PISO_0.B2.t9" 41.0036
killnode "a_37499_31160"
rnode "a_37499_31160.t5" 0 165.97 39005 31460 0
rnode "a_37499_31160.t4" 0 74.1802 39005 30540 0
rnode "a_37499_31160.n0" 0 219.88 38957 30900 0
rnode "a_37499_31160.t2" 0 88.9606 38271 30540 0
rnode "a_37499_31160.t1" 0 47.4995 38575 30540 0
rnode "a_37499_31160.n1" 0 157.08 38627 30540 0
rnode "a_37499_31160.n2" 0 133.519 38667 30900 0
rnode "a_37499_31160.t3" 0 194.311 37587 31460 0
rnode "a_37499_31160.n3" 0 967.746 38627 31343 0
rnode "a_37499_31160.t0" 0 150.854 38575 31460 0
resist "a_37499_31160.n3" "a_37499_31160.n2" 0.352125
resist "a_37499_31160.n2" "a_37499_31160.n1" 0.405
resist "a_37499_31160.t0" "a_37499_31160.n3" 3.85496
resist "a_37499_31160.n3" "a_37499_31160.t3" 4.23296
resist "a_37499_31160.n2" "a_37499_31160.n0" 4.93329
resist "a_37499_31160.n1" "a_37499_31160.t1" 9.288
resist "a_37499_31160.n1" "a_37499_31160.t2" 18.7712
resist "a_37499_31160.n0" "a_37499_31160.t4" 19.5793
resist "a_37499_31160.n0" "a_37499_31160.t5" 34.1792
rnode "inv2_0.out.t28" 0 46.4477 38525 31460 0
rnode "inv2_0.out.t2" 0 20.741 38321 30540 0
rnode "inv2_0.out.t23" 0 20.5766 38525 30540 0
rnode "inv2_0.out.n0" 0 27.6674 38477 30709 0
rnode "inv2_0.out.n1" 0 69.9215 38477 30822 0
rnode "adc_PISO_0.2inmux_1.Load" 0 3.31691 36219 30821 0
rnode "inv2_0.out.n2" 0 113.984 36359 30794 0
rnode "inv2_0.out.t7" 0 46.3723 36743 30040 0
rnode "inv2_0.out.t30" 0 20.7261 36743 29120 0
rnode "inv2_0.out.n3" 0 61.5275 36695 29480 0
rnode "inv2_0.out.n4" 0 372.092 36331 29481 0
rnode "inv2_0.out.t15" 0 46.4477 29053 31460 0
rnode "inv2_0.out.t19" 0 20.741 28849 30540 0
rnode "inv2_0.out.t4" 0 20.5766 29053 30540 0
rnode "inv2_0.out.n5" 0 27.6674 29005 30709 0
rnode "inv2_0.out.n6" 0 69.9215 29005 30822 0
rnode "adc_PISO_0.2inmux_5.Load" 0 3.31691 26747 30821 0
rnode "inv2_0.out.n7" 0 113.984 26887 30794 0
rnode "inv2_0.out.t24" 0 46.3723 27271 30040 0
rnode "inv2_0.out.t16" 0 20.7261 27271 29120 0
rnode "inv2_0.out.n8" 0 61.5275 27223 29480 0
rnode "inv2_0.out.n9" 0 137.909 26859 29481 0
rnode "inv2_0.out.n10" 0 1243.18 26380 27550 0
rnode "inv2_0.out.t21" 0 46.4477 19581 31460 0
rnode "inv2_0.out.t27" 0 20.741 19377 30540 0
rnode "inv2_0.out.t10" 0 20.5766 19581 30540 0
rnode "inv2_0.out.n11" 0 27.6674 19533 30709 0
rnode "inv2_0.out.n12" 0 69.9215 19533 30822 0
rnode "adc_PISO_0.2inmux_4.Load" 0 3.31691 17275 30821 0
rnode "inv2_0.out.n13" 0 113.984 17415 30794 0
rnode "inv2_0.out.t5" 0 46.3723 17799 30040 0
rnode "inv2_0.out.t26" 0 20.7261 17799 29120 0
rnode "inv2_0.out.n14" 0 61.5275 17751 29480 0
rnode "inv2_0.out.n15" 0 137.909 17387 29481 0
rnode "inv2_0.out.n16" 0 973.222 16908 27550 0
rnode "inv2_0.out.t13" 0 46.4477 10109 31460 0
rnode "inv2_0.out.t12" 0 20.741 9905 30540 0
rnode "inv2_0.out.t3" 0 20.5766 10109 30540 0
rnode "inv2_0.out.n17" 0 27.6674 10061 30709 0
rnode "inv2_0.out.n18" 0 69.9215 10061 30822 0
rnode "adc_PISO_0.2inmux_3.Load" 0 3.31691 7803 30821 0
rnode "inv2_0.out.n19" 0 113.344 7943 30794 0
rnode "inv2_0.out.t17" 0 46.3723 8327 30040 0
rnode "inv2_0.out.t6" 0 20.7261 8327 29120 0
rnode "inv2_0.out.n20" 0 61.6655 8279 29480 0
rnode "inv2_0.out.n21" 0 137.923 7943 29508 0
rnode "inv2_0.out.n22" 0 973.71 7436 27549 0
rnode "inv2_0.out.t8" 0 46.4477 637 31459 0
rnode "inv2_0.out.t11" 0 20.741 433 30539 0
rnode "inv2_0.out.t29" 0 20.5766 637 30539 0
rnode "inv2_0.out.n23" 0 27.6674 589 30708 0
rnode "inv2_0.out.n24" 0 69.9215 589 30821 0
rnode "adc_PISO_0.2inmux_2.Load" 0 3.31691 -1669 30820 0
rnode "inv2_0.out.n25" 0 113.984 -1529 30793 0
rnode "inv2_0.out.t22" 0 46.3723 -1145 30039 0
rnode "inv2_0.out.t14" 0 20.7261 -1145 29119 0
rnode "inv2_0.out.n26" 0 61.5275 -1193 29479 0
rnode "inv2_0.out.n27" 0 137.909 -1557 29480 0
rnode "inv2_0.out.n28" 0 976.017 -2036 27549 0
rnode "inv2_0.out.t25" 0 46.4477 -8835 31459 0
rnode "inv2_0.out.t31" 0 20.741 -9039 30539 0
rnode "inv2_0.out.t18" 0 20.5766 -8835 30539 0
rnode "inv2_0.out.n29" 0 27.6674 -8883 30708 0
rnode "inv2_0.out.n30" 0 69.9215 -8883 30821 0
rnode "adc_PISO_0.2inmux_0.Load" 0 3.31691 -11141 30820 0
rnode "inv2_0.out.n31" 0 113.344 -11001 30793 0
rnode "inv2_0.out.t20" 0 46.3723 -10617 30039 0
rnode "inv2_0.out.t9" 0 20.7261 -10617 29119 0
rnode "inv2_0.out.n32" 0 61.6655 -10665 29479 0
rnode "inv2_0.out.n33" 0 139.595 -11001 29507 0
rnode "inv2_0.out.n34" 0 516.499 -11564 27548 0
rnode "adc_PISO_0.load" 0 1.89707 -11840 27546 0
rnode "inv2_0.out.n35" 0 14.4038 -11802 27549 0
rnode "inv2_0.out.t1" 0 45.6799 -12280 28109 0
rnode "inv2_0.out.t0" 0 13.9756 -12280 27189 0
rnode "inv2_0.out.n36" 0 74.3817 -12188 27549 0
rnode "inv2_0.out" 0 17.0087 -12030 27550 0
resist "inv2_0.out.n35" "adc_PISO_0.load" 0.0289831
resist "inv2_0.out.n1" "inv2_0.out.n0" 0.105938
resist "inv2_0.out.n6" "inv2_0.out.n5" 0.105938
resist "inv2_0.out.n12" "inv2_0.out.n11" 0.105938
resist "inv2_0.out.n18" "inv2_0.out.n17" 0.105938
resist "inv2_0.out.n24" "inv2_0.out.n23" 0.105938
resist "inv2_0.out.n30" "inv2_0.out.n29" 0.105938
resist "inv2_0.out.n35" "inv2_0.out.n34" 0.181525
resist "inv2_0.out.n2" "adc_PISO_0.2inmux_1.Load" 0.225
resist "inv2_0.out.n7" "adc_PISO_0.2inmux_5.Load" 0.225
resist "inv2_0.out.n13" "adc_PISO_0.2inmux_4.Load" 0.225
resist "inv2_0.out.n19" "adc_PISO_0.2inmux_3.Load" 0.225
resist "inv2_0.out.n25" "adc_PISO_0.2inmux_2.Load" 0.225
resist "inv2_0.out.n31" "adc_PISO_0.2inmux_0.Load" 0.225
resist "inv2_0.out" "inv2_0.out.n36" 0.253929
resist "inv2_0.out.n21" "inv2_0.out.n19" 2.06679
resist "inv2_0.out.n33" "inv2_0.out.n31" 2.06679
resist "inv2_0.out.n4" "inv2_0.out.n2" 2.11018
resist "inv2_0.out.n9" "inv2_0.out.n7" 2.11018
resist "inv2_0.out.n15" "inv2_0.out.n13" 2.11018
resist "inv2_0.out.n27" "inv2_0.out.n25" 2.11018
resist "inv2_0.out.n36" "inv2_0.out.t1" 4.35333
resist "inv2_0.out" "inv2_0.out.n35" 4.85036
resist "inv2_0.out.n4" "inv2_0.out.n3" 4.96382
resist "inv2_0.out.n9" "inv2_0.out.n8" 4.96382
resist "inv2_0.out.n15" "inv2_0.out.n14" 4.96382
resist "inv2_0.out.n27" "inv2_0.out.n26" 4.96382
resist "inv2_0.out.n21" "inv2_0.out.n20" 5.00721
resist "inv2_0.out.n33" "inv2_0.out.n32" 5.00721
resist "inv2_0.out.n28" "inv2_0.out.n22" 7.22441
resist "inv2_0.out.n22" "inv2_0.out.n16" 7.22441
resist "inv2_0.out.n16" "inv2_0.out.n10" 7.22441
resist "inv2_0.out.n34" "inv2_0.out.n28" 7.26712
resist "inv2_0.out.n2" "inv2_0.out.n1" 7.87114
resist "inv2_0.out.n7" "inv2_0.out.n6" 7.87114
resist "inv2_0.out.n13" "inv2_0.out.n12" 7.87114
resist "inv2_0.out.n19" "inv2_0.out.n18" 7.87114
resist "inv2_0.out.n25" "inv2_0.out.n24" 7.87114
resist "inv2_0.out.n31" "inv2_0.out.n30" 7.87114
resist "inv2_0.out.n10" "inv2_0.out.n9" 8.32821
resist "inv2_0.out.n16" "inv2_0.out.n15" 8.32821
resist "inv2_0.out.n28" "inv2_0.out.n27" 8.32821
resist "inv2_0.out.n22" "inv2_0.out.n21" 8.37321
resist "inv2_0.out.n34" "inv2_0.out.n33" 8.46321
resist "inv2_0.out.n36" "inv2_0.out.t0" 9.693
resist "inv2_0.out.n10" "inv2_0.out.n4" 15.5526
resist "inv2_0.out.n0" "inv2_0.out.t23" 19.4002
resist "inv2_0.out.n5" "inv2_0.out.t4" 19.4002
resist "inv2_0.out.n11" "inv2_0.out.t10" 19.4002
resist "inv2_0.out.n17" "inv2_0.out.t3" 19.4002
resist "inv2_0.out.n23" "inv2_0.out.t29" 19.4002
resist "inv2_0.out.n29" "inv2_0.out.t18" 19.4002
resist "inv2_0.out.n3" "inv2_0.out.t30" 19.5793
resist "inv2_0.out.n8" "inv2_0.out.t16" 19.5793
resist "inv2_0.out.n14" "inv2_0.out.t26" 19.5793
resist "inv2_0.out.n20" "inv2_0.out.t6" 19.5793
resist "inv2_0.out.n26" "inv2_0.out.t14" 19.5793
resist "inv2_0.out.n32" "inv2_0.out.t9" 19.5793
resist "inv2_0.out.n0" "inv2_0.out.t2" 19.6725
resist "inv2_0.out.n5" "inv2_0.out.t19" 19.6725
resist "inv2_0.out.n11" "inv2_0.out.t27" 19.6725
resist "inv2_0.out.n17" "inv2_0.out.t12" 19.6725
resist "inv2_0.out.n23" "inv2_0.out.t11" 19.6725
resist "inv2_0.out.n29" "inv2_0.out.t31" 19.6725
resist "inv2_0.out.n3" "inv2_0.out.t7" 34.1792
resist "inv2_0.out.n8" "inv2_0.out.t24" 34.1792
resist "inv2_0.out.n14" "inv2_0.out.t5" 34.1792
resist "inv2_0.out.n20" "inv2_0.out.t17" 34.1792
resist "inv2_0.out.n26" "inv2_0.out.t22" 34.1792
resist "inv2_0.out.n32" "inv2_0.out.t20" 34.1792
resist "inv2_0.out.n1" "inv2_0.out.t28" 34.2524
resist "inv2_0.out.n6" "inv2_0.out.t15" 34.2524
resist "inv2_0.out.n12" "inv2_0.out.t21" 34.2524
resist "inv2_0.out.n18" "inv2_0.out.t13" 34.2524
resist "inv2_0.out.n24" "inv2_0.out.t8" 34.2524
resist "inv2_0.out.n30" "inv2_0.out.t25" 34.2524
rnode "SARlogic_0.dffrs_12.nand3_6.C.t9" 0 81.4227 18073 22524 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t5" 0 43.8131 18073 21514 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n0" 0 138.373 18073 21944 0
rnode "SARlogic_0.dffrs_12.nand3_2.B" 0 75.5988 17461 21944 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t4" 0 81.7677 16771 24729 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t6" 0 43.467 16771 23719 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n1" 0 141.805 16771 24033 0
rnode "SARlogic_0.dffrs_12.nand3_0.A" 0 1.632 15975 24030 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n2" 0 311.925 16003 24005 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t8" 0 81.1365 16403 20319 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t7" 0 44.2468 16403 19309 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n3" 0 134.448 16403 19855 0
rnode "SARlogic_0.dffrs_12.nand3_6.C" 0 1.632 15975 19855 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n4" 0 290.498 16003 19883 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n5" 0 356.155 17349 21944 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n6" 0 26.7119 17349 21944 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t3" 0 27.0611 16547 22524 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t2" 0 27.0611 16443 22524 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n7" 0 96.7316 16495 22524 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t1" 0 119.646 16811 22524 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n8" 0 169.183 16863 22374 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.t0" 0 43.2007 16811 21514 0
rnode "SARlogic_0.dffrs_12.nand3_6.C.n9" 0 124.539 16916 21944 0
rnode "SARlogic_0.dffrs_12.nand3_1.Z" 0 37.9457 17061 21943 0
resist "SARlogic_0.dffrs_12.nand3_6.C.n4" "SARlogic_0.dffrs_12.nand3_6.C" 0.045
resist "SARlogic_0.dffrs_12.nand3_6.C.n2" "SARlogic_0.dffrs_12.nand3_0.A" 0.045
resist "SARlogic_0.dffrs_12.nand3_6.C.n6" "SARlogic_0.dffrs_12.nand3_2.B" 0.166401
resist "SARlogic_0.dffrs_12.nand3_1.Z" "SARlogic_0.dffrs_12.nand3_6.C.n6" 0.449258
resist "SARlogic_0.dffrs_12.nand3_6.C.n7" "SARlogic_0.dffrs_12.nand3_6.C.t2" 0.728
resist "SARlogic_0.dffrs_12.nand3_6.C.n7" "SARlogic_0.dffrs_12.nand3_6.C.t3" 0.728
resist "SARlogic_0.dffrs_12.nand3_6.C.n9" "SARlogic_0.dffrs_12.nand3_6.C.n8" 0.731592
resist "SARlogic_0.dffrs_12.nand3_6.C.n6" "SARlogic_0.dffrs_12.nand3_6.C.n5" 4.5
resist "SARlogic_0.dffrs_12.nand3_1.Z" "SARlogic_0.dffrs_12.nand3_6.C.n9" 4.72875
resist "SARlogic_0.dffrs_12.nand3_6.C.n4" "SARlogic_0.dffrs_12.nand3_6.C.n3" 5.13857
resist "SARlogic_0.dffrs_12.nand3_2.B" "SARlogic_0.dffrs_12.nand3_6.C.n0" 5.47929
resist "SARlogic_0.dffrs_12.nand3_6.C.n2" "SARlogic_0.dffrs_12.nand3_6.C.n1" 5.73
resist "SARlogic_0.dffrs_12.nand3_6.C.n8" "SARlogic_0.dffrs_12.nand3_6.C.n7" 6.04902
resist "SARlogic_0.dffrs_12.nand3_6.C.n8" "SARlogic_0.dffrs_12.nand3_6.C.t1" 6.50992
resist "SARlogic_0.dffrs_12.nand3_6.C.n5" "SARlogic_0.dffrs_12.nand3_6.C.n2" 9.90066
resist "SARlogic_0.dffrs_12.nand3_6.C.n5" "SARlogic_0.dffrs_12.nand3_6.C.n4" 9.90697
resist "SARlogic_0.dffrs_12.nand3_6.C.n9" "SARlogic_0.dffrs_12.nand3_6.C.t0" 10.0468
resist "SARlogic_0.dffrs_12.nand3_6.C.n1" "SARlogic_0.dffrs_12.nand3_6.C.t6" 26.9433
resist "SARlogic_0.dffrs_12.nand3_6.C.n0" "SARlogic_0.dffrs_12.nand3_6.C.t5" 27.1297
resist "SARlogic_0.dffrs_12.nand3_6.C.n3" "SARlogic_0.dffrs_12.nand3_6.C.t7" 27.3161
resist "SARlogic_0.dffrs_12.nand3_6.C.n3" "SARlogic_0.dffrs_12.nand3_6.C.t8" 40.6308
resist "SARlogic_0.dffrs_12.nand3_6.C.n0" "SARlogic_0.dffrs_12.nand3_6.C.t9" 40.8172
resist "SARlogic_0.dffrs_12.nand3_6.C.n1" "SARlogic_0.dffrs_12.nand3_6.C.t4" 41.0036
rnode "Vss.n0" 0 0 -10595 -4420 0
rnode "Vss.t467" 0 0 -9401 1914 0
rnode "Vss.n1" 0 0 -8205 1609 0
rnode "Vss.n2" 0 0 -8161 2947 0
rnode "Vss.n3" 0 0 -10901 3524 0
rnode "Vss.t338" 0 0 -10831 3455 0
rnode "Vss.n4" 0 0 -10756 3255 0
rnode "Vss.t336" 0 0 -10491 3455 0
rnode "Vss.t332" 0 0 -10601 3455 0
rnode "Vss.n5" 0 0 -10546 3455 0
rnode "Vss.n6" 0 0 -10546 3300 0
rnode "Vss.n7" 0 0 -10516 3255 0
rnode "Vss.n8" 0 0 -10276 3255 0
rnode "comparator_no_offsetcal_0.x4.VSS" 0 0 -10031 3250 0
rnode "Vss.t275" 0 0 -10151 3455 0
rnode "Vss.t334" 0 0 -10261 3455 0
rnode "Vss.n9" 0 0 -10206 3455 0
rnode "Vss.n10" 0 0 -10206 3300 0
rnode "Vss.n11" 0 0 -10036 3255 0
rnode "Vss.n12" 0 0 -4237 4430 0
rnode "Vss.t550" 0 0 -8391 2947 0
rnode "Vss.n13" 0 0 -8161 3161 0
rnode "Vss.n14" 0 -0 -8161 2947 0
rnode "Vss.n15" 0 0 -8161 2733 0
rnode "Vss.t551" 0 0 -8431 2947 0
rnode "Vss.t70" 0 0 -7891 2947 0
rnode "Vss.n16" 0 0 -2627 3524 0
rnode "Vss.n17" 0 0 893 9640 0
rnode "Vss.n18" 0 0 833 7528 0
rnode "Vss.n19" 0 0 1417 10743 0
rnode "Vss.t480" 0 0 1721 9734 0
rnode "Vss.n20" 0 0 2319 9734 0
rnode "Vss.t481" 0 0 1681 9734 0
rnode "Vss.n21" 0 0 739 10152 0
rnode "Vss.n22" 0 0 4052 9378 0
rnode "Vss.n23" 0 0 739 7941 0
rnode "Vss.n24" 0 0 10 9378 0
rnode "Vss.t591" 0 0 195 9733 0
rnode "Vss.n25" 0 0 5 9733 0
rnode "Vss.n26" 0 0 5 9733 0
rnode "Vss.n27" 0 0 -55 11845 0
rnode "Vss.n28" 0 0 -1723 9734 0
rnode "Vss.t556" 0 0 603 7528 0
rnode "Vss.t595" 0 0 419 7528 0
rnode "Vss.t399" 0 0 235 7528 0
rnode "Vss.n29" 0 0 5 7528 0
rnode "Vss.t198" 0 0 -3439 7528 0
rnode "Vss.t667" 0 0 -3623 7528 0
rnode "Vss.t575" 0 0 -3807 7528 0
rnode "Vss.n30" 0 0 -4037 7528 0
rnode "Vss.n31" 0 0 -4037 7528 0
rnode "Vss.n32" 0 0 -3214 7173 0
rnode "Vss.n33" 0 0 -7345 7941 0
rnode "Vss.n34" 0 0 -8074 7173 0
rnode "Vss.t197" 0 0 -7889 7528 0
rnode "Vss.n35" 0 0 -8079 7528 0
rnode "Vss.n36" 0 0 -8079 7528 0
rnode "Vss.n37" 0 0 -5644 8078 0
rnode "Vss.n38" 0 0 -8928 10284 0
rnode "Vss.n39" 0 0 -9777 9734 0
rnode "Vss.t111" 0 0 -11493 7528 0
rnode "Vss.n40" 0 0 -12091 7528 0
rnode "Vss.t22" 0 0 -11901 7528 0
rnode "Vss.n41" 0 0 -12091 7528 0
rnode "Vss.n42" 0 0 -12086 7173 0
rnode "Vss.n43" 0 0 -12086 9378 0
rnode "Vss.t680" 0 0 -11493 8538 0
rnode "Vss.t110" 0 0 -11493 7528 0
rnode "Vss.n44" 0 0 -11493 7842 0
rnode "SARlogic_0.dffrs_13.nand3_8.A" 0 0 -12289 7839 0
rnode "SARlogic_0.dffrs_13.d" 0 0 -12777 7841 0
rnode "Vss.n45" 0 0 -12639 7802 0
rnode "Vss.n46" 0 0 -10600 9379 0
rnode "Vss.n47" 0 0 -8074 9378 0
rnode "Vss.n48" 0 0 -11263 9733 0
rnode "Vss.t235" 0 0 -11901 9733 0
rnode "Vss.t234" 0 0 -11861 9733 0
rnode "Vss.n49" 0 0 -11591 4430 0
rnode "Vss.t12" 0 0 -12380 27189 0
rnode "Vss.n50" 0 0 -12090 27189 0
rnode "Vss.t11" 0 0 -12330 27189 0
rnode "Vss.t162" 0 0 -11677 7528 0
rnode "Vss.t21" 0 0 -11861 7528 0
rnode "Vss.n51" 0 0 -12091 7528 0
rnode "Vss.n52" 0 0 -12091 11938 0
rnode "Vss.n53" 0 0 -12091 14143 0
rnode "Vss.n54" 0 0 -9963 28199 0
rnode "Vss.n55" 0 0 -10857 29119 0
rnode "Vss.n56" 0 0 -9279 31969 0
rnode "Vss.t99" 0 0 -9519 30539 0
rnode "Vss.t618" 0 0 -10617 29119 0
rnode "Vss.n57" 0 0 -10377 29119 0
rnode "Vss.n58" 0 0 -9279 30753 0
rnode "Vss.n59" 0 0 -9279 30325 0
rnode "Vss.t107" 0 0 -9773 30539 0
rnode "Vss.t100" 0 0 -9469 30539 0
rnode "Vss.n60" 0 0 -9279 30539 0
rnode "Vss.t474" 0 0 -8405 30539 0
rnode "Vss.n61" 0 0 -8595 30539 0
rnode "Vss.n62" 0 0 -8115 30539 0
rnode "Vss.n63" 0 0 -6571 29053 0
rnode "Vss.n64" 0 0 -7153 29182 0
rnode "Vss.n65" 0 0 -7735 29363 0
rnode "Vss.n66" 0 0 -8115 28199 0
rnode "Vss.t312" 0 0 -8405 28199 0
rnode "Vss.n67" 0 0 -8595 28199 0
rnode "Vss.t91" 0 0 -9469 28199 0
rnode "Vss.n68" 0 0 -9279 28199 0
rnode "Vss.t93" 0 0 -9773 28199 0
rnode "Vss.n69" 0 0 -9279 28413 0
rnode "Vss.n70" 0 0 -9279 28199 0
rnode "Vss.n71" 0 0 -8595 28413 0
rnode "Vss.t311" 0 0 -8355 28199 0
rnode "Vss.n72" 0 0 -9279 30539 0
rnode "Vss.n73" 0 0 -9279 29629 0
rnode "Vss.n74" 0 0 -8928 13408 0
rnode "Vss.t128" 0 0 -10007 9734 0
rnode "Vss.t20" 0 0 -10191 9734 0
rnode "Vss.t413" 0 0 -10375 9734 0
rnode "Vss.n75" 0 0 -9777 9734 0
rnode "Vss.t414" 0 0 -10415 9734 0
rnode "Vss.n76" 0 0 -10600 9379 0
rnode "Vss.n77" 0 0 -10605 9734 0
rnode "Vss.n78" 0 0 -10605 9734 0
rnode "Vss.n79" 0 0 -10605 9734 0
rnode "Vss.t285" 0 0 -11677 9733 0
rnode "Vss.t216" 0 0 -11493 9733 0
rnode "Vss.n80" 0 0 -11263 9733 0
rnode "Vss.n81" 0 0 -10934 10284 0
rnode "Vss.n82" 0 0 -10934 11203 0
rnode "Vss.t605" 0 0 -11861 14143 0
rnode "Vss.t263" 0 0 -11677 14143 0
rnode "Vss.t232" 0 0 -11493 14143 0
rnode "Vss.n83" 0 0 -12091 14143 0
rnode "Vss.t606" 0 0 -11901 14143 0
rnode "Vss.n84" 0 0 -12091 14143 0
rnode "Vss.n85" 0 0 -12086 13788 0
rnode "Vss.n86" 0 0 -10839 13642 0
rnode "Vss.n87" 0 0 -7795 10152 0
rnode "Vss.n88" 0 0 -10600 11583 0
rnode "Vss.n89" 0 0 -7795 12357 0
rnode "Vss.n90" 0 0 -8074 11583 0
rnode "Vss.n91" 0 0 -10600 11583 0
rnode "Vss.t671" 0 0 -10415 11938 0
rnode "Vss.n92" 0 0 -10605 11938 0
rnode "Vss.n93" 0 0 -10605 11938 0
rnode "Vss.t32" 0 0 -7849 11938 0
rnode "Vss.n94" 0 0 -7256 11583 0
rnode "Vss.n95" 0 0 -6922 10284 0
rnode "Vss.n96" 0 0 -6593 11938 0
rnode "Vss.n97" 0 0 -6922 22067 0
rnode "Vss.n98" 0 0 -6593 19313 0
rnode "Vss.n99" 0 0 -7251 17107 0
rnode "Vss.n100" 0 0 -7251 19312 0
rnode "Vss.t53" 0 0 -7481 14143 0
rnode "Vss.t249" 0 0 -7665 14143 0
rnode "Vss.t139" 0 0 -7849 14143 0
rnode "Vss.n101" 0 0 -8079 14143 0
rnode "Vss.n102" 0 0 -8079 14143 0
rnode "Vss.n103" 0 0 -7256 13788 0
rnode "Vss.n104" 0 0 -7345 17120 0
rnode "Vss.n105" 0 0 -7256 16752 0
rnode "Vss.t676" 0 0 -7889 17107 0
rnode "Vss.n106" 0 0 -7251 17107 0
rnode "Vss.t223" 0 0 -7481 17107 0
rnode "Vss.t651" 0 0 -7665 17107 0
rnode "Vss.t675" 0 0 -7849 17107 0
rnode "Vss.t239" 0 0 -7481 19312 0
rnode "Vss.t8" 0 0 -7665 19312 0
rnode "Vss.t611" 0 0 -7849 19312 0
rnode "Vss.n107" 0 0 -8079 19312 0
rnode "Vss.n108" 0 0 -8115 30539 0
rnode "Vss.n109" 0 0 -7735 29363 0
rnode "Vss.n110" 0 0 -8595 30753 0
rnode "Vss.n111" 0 0 -8595 30325 0
rnode "Vss.n112" 0 0 -8595 30539 0
rnode "Vss.n113" 0 0 -9279 30949 0
rnode "Vss.n114" 0 0 -9186 30549 0
rnode "Vss.t636" 0 0 -9039 30539 0
rnode "Vss.t627" 0 0 -8835 30539 0
rnode "Vss.n115" 0 0 -8835 30539 0
rnode "Vss.t473" 0 0 -8355 30539 0
rnode "Vss.n116" 0 0 -8055 30871 0
rnode "Vss.n117" 0 0 -8079 23722 0
rnode "Vss.t85" 0 0 -7849 21517 0
rnode "Vss.t604" 0 0 -7665 21517 0
rnode "Vss.t4" 0 0 -7481 21517 0
rnode "Vss.n118" 0 0 -7251 21517 0
rnode "Vss.n119" 0 0 -7251 21517 0
rnode "Vss.t86" 0 0 -7889 21517 0
rnode "Vss.n120" 0 0 -7256 21162 0
rnode "Vss.n121" 0 0 -7256 21162 0
rnode "Vss.n122" 0 0 -8074 23367 0
rnode "Vss.n123" 0 0 -8074 18957 0
rnode "Vss.n124" 0 0 -4806 20651 0
rnode "Vss.n125" 0 0 -3303 19728 0
rnode "Vss.n126" 0 0 -8074 18957 0
rnode "Vss.t612" 0 0 -7889 19312 0
rnode "Vss.n127" 0 0 -8079 19312 0
rnode "Vss.n128" 0 0 -8079 19312 0
rnode "Vss.n129" 0 0 -7251 19312 0
rnode "Vss.n130" 0 0 -7256 18957 0
rnode "Vss.n131" 0 0 -7256 18957 0
rnode "Vss.n132" 0 0 -5705 11846 0
rnode "Vss.n133" 0 0 -4097 19216 0
rnode "Vss.n134" 0 0 -5705 21425 0
rnode "Vss.t345" 0 0 -3807 21514 0
rnode "Vss.n135" 0 0 -3209 21514 0
rnode "Vss.t346" 0 0 -3847 21514 0
rnode "Vss.n136" 0 0 -3214 21159 0
rnode "Vss.n137" 0 0 -3753 21933 0
rnode "Vss.n138" 0 0 -5859 21936 0
rnode "Vss.n139" 0 0 -5859 24139 0
rnode "Vss.t81" 0 0 -7495 29363 0
rnode "Vss.t82" 0 0 -7445 29363 0
rnode "Vss.n140" 0 0 -7255 29363 0
rnode "Vss.n141" 0 0 -7255 29363 0
rnode "Vss.n142" 0 0 -7255 29363 0
rnode "Vss.n143" 0 0 -6922 22987 0
rnode "Vss.t27" 0 0 -6127 29363 0
rnode "Vss.n144" 0 0 -5887 29363 0
rnode "Vss.t28" 0 0 -6177 29363 0
rnode "Vss.n145" 0 0 -5887 29053 0
rnode "Vss.n146" 0 0 -4956 25370 0
rnode "Vss.n147" 0 0 -4700 27880 0
rnode "Vss.n148" 0 0 -5327 30930 0
rnode "Vss.n149" 0 0 -3998 29054 0
rnode "Vss.n150" 0 0 -4932 30748 0
rnode "Vss.n151" 0 0 -3998 29054 0
rnode "Vss.t303" 0 0 -4631 29409 0
rnode "Vss.n152" 0 0 -3993 29409 0
rnode "Vss.t302" 0 0 -4591 29409 0
rnode "Vss.n153" 0 0 -5293 29959 0
rnode "Vss.n154" 0 0 -4097 23626 0
rnode "Vss.n155" 0 0 -1385 29119 0
rnode "Vss.t183" 0 0 -4407 29409 0
rnode "Vss.t26" 0 0 -4223 29409 0
rnode "Vss.n156" 0 0 -3993 29409 0
rnode "Vss.n157" 0 0 -3575 29529 0
rnode "Vss.n158" 0 0 -859 22984 0
rnode "Vss.n159" 0 0 -2880 22984 0
rnode "Vss.t186" 0 0 -251 28199 0
rnode "Vss.n160" 0 0 193 28413 0
rnode "Vss.n161" 0 0 193 27985 0
rnode "Vss.t187" 0 0 -301 28199 0
rnode "Vss.n162" 0 0 193 27889 0
rnode "Vss.n163" 0 0 -491 30539 0
rnode "Vss.n164" 0 0 1417 35347 0
rnode "Vss.t185" 0 0 3 28199 0
rnode "Vss.n165" 0 0 193 28199 0
rnode "Vss.n166" 0 0 193 28199 0
rnode "Vss.t184" 0 0 -47 28199 0
rnode "Vss.n167" 0 0 193 28609 0
rnode "Vss.t621" 0 0 433 30539 0
rnode "Vss.n168" 0 0 193 30753 0
rnode "Vss.n169" 0 0 193 30325 0
rnode "Vss.t41" 0 0 3 30539 0
rnode "Vss.t254" 0 0 1067 30539 0
rnode "Vss.n170" 0 0 877 30539 0
rnode "Vss.n171" 0 0 1357 30539 0
rnode "Vss.n172" 0 0 2901 29053 0
rnode "Vss.n173" 0 0 2319 29182 0
rnode "Vss.n174" 0 0 1737 29363 0
rnode "Vss.n175" 0 0 1357 28199 0
rnode "Vss.t247" 0 0 1067 28199 0
rnode "Vss.n176" 0 0 877 28413 0
rnode "Vss.n177" 0 0 877 27985 0
rnode "Vss.n178" 0 0 1417 23626 0
rnode "Vss.n179" 0 0 1431 27359 0
rnode "Vss.n180" 0 0 3183 22984 0
rnode "Vss.t34" 0 0 3345 29363 0
rnode "Vss.n181" 0 0 3585 29363 0
rnode "Vss.t35" 0 0 3295 29363 0
rnode "Vss.n182" 0 0 3585 29053 0
rnode "Vss.n183" 0 0 4751 28896 0
rnode "Vss.n184" 0 0 7170 25370 0
rnode "Vss.n185" 0 0 2225 24138 0
rnode "Vss.n186" 0 0 -3753 24138 0
rnode "Vss.n187" 0 0 -4032 23364 0
rnode "Vss.n188" 0 0 -4032 23364 0
rnode "Vss.t300" 0 0 -3847 23719 0
rnode "Vss.n189" 0 0 -4037 23719 0
rnode "Vss.n190" 0 0 -4037 23719 0
rnode "Vss.n191" 0 0 -4037 23719 0
rnode "Vss.t299" 0 0 -3807 23719 0
rnode "Vss.t68" 0 0 -3623 23719 0
rnode "Vss.t229" 0 0 -3439 23719 0
rnode "Vss.n192" 0 0 -3209 23719 0
rnode "Vss.n193" 0 0 -3209 23719 0
rnode "Vss.n194" 0 0 -3214 23364 0
rnode "Vss.n195" 0 0 -3214 23364 0
rnode "Vss.n196" 0 0 -2785 23218 0
rnode "Vss.n197" 0 0 828 23364 0
rnode "Vss.n198" 0 0 828 21159 0
rnode "Vss.n199" 0 0 -2546 21159 0
rnode "Vss.n200" 0 0 10 21159 0
rnode "Vss.n201" 0 0 -3214 21159 0
rnode "Vss.n202" 0 0 -2785 21013 0
rnode "Vss.n203" 0 0 -764 20648 0
rnode "Vss.n204" 0 0 -2546 21159 0
rnode "Vss.t297" 0 0 -2361 21514 0
rnode "Vss.n205" 0 0 -2551 21514 0
rnode "Vss.n206" 0 0 -2551 21514 0
rnode "Vss.n207" 0 0 -1663 21422 0
rnode "Vss.t659" 0 0 -3623 21514 0
rnode "Vss.t341" 0 0 -3439 21514 0
rnode "Vss.n208" 0 0 -3209 21514 0
rnode "Vss.n209" 0 0 -2880 11203 0
rnode "Vss.n210" 0 0 -2551 19310 0
rnode "Vss.n211" 0 0 -3209 19309 0
rnode "Vss.n212" 0 0 -3209 14143 0
rnode "Vss.t226" 0 0 -3439 17104 0
rnode "Vss.t664" 0 0 -3623 17104 0
rnode "Vss.t87" 0 0 -3807 17104 0
rnode "Vss.n213" 0 0 -4037 17104 0
rnode "Vss.n214" 0 0 -4037 17104 0
rnode "Vss.n215" 0 0 -3214 16749 0
rnode "Vss.n216" 0 0 -7256 16752 0
rnode "Vss.n217" 0 0 -3214 13788 0
rnode "Vss.n218" 0 0 -3214 13788 0
rnode "Vss.t161" 0 0 -3847 14143 0
rnode "Vss.n219" 0 0 -3209 14143 0
rnode "Vss.t448" 0 0 -3439 14143 0
rnode "Vss.t220" 0 0 -3623 14143 0
rnode "Vss.t160" 0 0 -3807 14143 0
rnode "Vss.n220" 0 0 -4037 14143 0
rnode "Vss.n221" 0 0 -4037 14143 0
rnode "Vss.n222" 0 0 -4037 14143 0
rnode "Vss.n223" 0 0 -4032 13788 0
rnode "Vss.n224" 0 0 -4032 13788 0
rnode "Vss.n225" 0 0 -4806 11072 0
rnode "Vss.n226" 0 0 -5859 12357 0
rnode "Vss.n227" 0 0 -3214 11583 0
rnode "Vss.t524" 0 0 -3847 11938 0
rnode "Vss.n228" 0 0 -3209 11938 0
rnode "Vss.n229" 0 0 -3209 11938 0
rnode "Vss.t293" 0 0 -3439 11938 0
rnode "Vss.t669" 0 0 -3623 11938 0
rnode "Vss.t523" 0 0 -3807 11938 0
rnode "Vss.t446" 0 0 -3807 9733 0
rnode "Vss.n230" 0 0 -3209 9733 0
rnode "Vss.t447" 0 0 -3847 9733 0
rnode "Vss.n231" 0 0 -3214 9378 0
rnode "Vss.n232" 0 0 -1728 11583 0
rnode "Vss.n233" 0 0 -2785 13642 0
rnode "Vss.n234" 0 0 289 12357 0
rnode "Vss.n235" 0 0 -1728 11583 0
rnode "Vss.t134" 0 0 -2361 11938 0
rnode "Vss.n236" 0 0 -1723 11938 0
rnode "Vss.n237" 0 0 -55 19216 0
rnode "Vss.t5" 0 0 -2321 19310 0
rnode "Vss.t89" 0 0 -2137 19310 0
rnode "Vss.t650" 0 0 -1953 19310 0
rnode "Vss.n238" 0 0 -1723 19310 0
rnode "Vss.t65" 0 0 235 21514 0
rnode "Vss.n239" 0 0 828 21159 0
rnode "Vss.n240" 0 0 893 19216 0
rnode "Vss.n241" 0 0 1431 21422 0
rnode "Vss.n242" 0 0 1491 19310 0
rnode "Vss.n243" 0 0 833 17104 0
rnode "Vss.n244" 0 0 893 14050 0
rnode "Vss.n245" 0 0 1491 11938 0
rnode "Vss.t284" 0 0 603 11938 0
rnode "Vss.t665" 0 0 419 11938 0
rnode "Vss.t444" 0 0 235 11938 0
rnode "Vss.n246" 0 0 5 11938 0
rnode "Vss.n247" 0 0 5 11938 0
rnode "Vss.n248" 0 0 3278 11072 0
rnode "Vss.n249" 0 0 1496 11583 0
rnode "Vss.n250" 0 0 4870 13788 0
rnode "Vss.n251" 0 0 4052 13788 0
rnode "Vss.n252" 0 0 739 17118 0
rnode "Vss.n253" 0 0 4870 16749 0
rnode "Vss.t251" 0 0 4237 17104 0
rnode "Vss.n254" 0 0 4875 17104 0
rnode "Vss.t250" 0 0 4277 17104 0
rnode "Vss.n255" 0 0 4047 19309 0
rnode "Vss.n256" 0 0 4047 14143 0
rnode "Vss.n257" 0 0 3987 21421 0
rnode "Vss.t343" 0 0 1721 19310 0
rnode "Vss.t520" 0 0 1905 19310 0
rnode "Vss.t597" 0 0 2089 19310 0
rnode "Vss.n258" 0 0 2319 19310 0
rnode "Vss.n259" 0 0 3987 11845 0
rnode "Vss.t149" 0 0 1721 11938 0
rnode "Vss.t592" 0 0 1905 11938 0
rnode "Vss.t563" 0 0 2089 11938 0
rnode "Vss.n260" 0 0 1491 11938 0
rnode "Vss.t150" 0 0 1681 11938 0
rnode "Vss.n261" 0 0 1491 11938 0
rnode "Vss.n262" 0 0 1496 11583 0
rnode "Vss.n263" 0 0 2225 12357 0
rnode "Vss.n264" 0 0 4870 11583 0
rnode "Vss.t505" 0 0 4237 11938 0
rnode "Vss.n265" 0 0 4875 11938 0
rnode "Vss.n266" 0 0 5533 11938 0
rnode "Vss.n267" 0 0 5204 19860 0
rnode "Vss.n268" 0 0 5533 9734 0
rnode "Vss.t564" 0 0 4645 9733 0
rnode "Vss.t423" 0 0 4237 9733 0
rnode "Vss.n269" 0 0 4047 9733 0
rnode "Vss.n270" 0 0 4047 9733 0
rnode "Vss.n271" 0 0 5538 9379 0
rnode "Vss.n272" 0 0 8094 9378 0
rnode "Vss.n273" 0 0 8823 7941 0
rnode "Vss.n274" 0 0 8094 7173 0
rnode "Vss.n275" 0 0 10 7173 0
rnode "Vss.t400" 0 0 195 7528 0
rnode "Vss.n276" 0 0 5 7528 0
rnode "Vss.n277" 0 0 5 7528 0
rnode "Vss.n278" 0 0 833 7528 0
rnode "Vss.n279" 0 0 828 7173 0
rnode "Vss.n280" 0 0 828 7173 0
rnode "Vss.n281" 0 0 4052 7173 0
rnode "Vss.t570" 0 0 4237 7528 0
rnode "Vss.n282" 0 0 4047 7528 0
rnode "Vss.n283" 0 0 4047 7528 0
rnode "Vss.n284" 0 0 7225 10284 0
rnode "Vss.t113" 0 0 5763 9734 0
rnode "Vss.t568" 0 0 5947 9734 0
rnode "Vss.t600" 0 0 6131 9734 0
rnode "Vss.n285" 0 0 5533 9734 0
rnode "Vss.t114" 0 0 5723 9734 0
rnode "Vss.n286" 0 0 5533 9734 0
rnode "Vss.n287" 0 0 5538 9379 0
rnode "Vss.n288" 0 0 6361 9734 0
rnode "Vss.n289" 0 0 6361 9734 0
rnode "Vss.t580" 0 0 8319 7528 0
rnode "Vss.n290" 0 0 8912 7173 0
rnode "Vss.n291" 0 0 12131 7528 0
rnode "Vss.n292" 0 0 11267 10284 0
rnode "Vss.t657" 0 0 10173 9734 0
rnode "Vss.n293" 0 0 9575 9734 0
rnode "Vss.n294" 0 0 8823 10152 0
rnode "Vss.n295" 0 0 12136 9378 0
rnode "Vss.t499" 0 0 8279 9733 0
rnode "Vss.n296" 0 0 8089 9733 0
rnode "Vss.n297" 0 0 8089 9733 0
rnode "Vss.n298" 0 0 9575 11938 0
rnode "Vss.n299" 0 0 8917 11938 0
rnode "Vss.n300" 0 0 9246 20779 0
rnode "Vss.n301" 0 0 9575 19310 0
rnode "Vss.n302" 0 0 8917 19309 0
rnode "Vss.n303" 0 0 8917 14143 0
rnode "Vss.t224" 0 0 8687 17104 0
rnode "Vss.n304" 0 0 8089 17104 0
rnode "Vss.n305" 0 0 8912 16749 0
rnode "Vss.n306" 0 0 4781 17118 0
rnode "Vss.n307" 0 0 8912 13788 0
rnode "Vss.n308" 0 0 8094 13788 0
rnode "Vss.n309" 0 0 5538 11583 0
rnode "Vss.n310" 0 0 4870 11583 0
rnode "Vss.n311" 0 0 8373 12357 0
rnode "Vss.n312" 0 0 8094 11583 0
rnode "Vss.n313" 0 0 5538 11583 0
rnode "Vss.t167" 0 0 5723 11938 0
rnode "Vss.n314" 0 0 5533 11938 0
rnode "Vss.n315" 0 0 5533 11938 0
rnode "Vss.n316" 0 0 7225 19860 0
rnode "Vss.t286" 0 0 8687 11938 0
rnode "Vss.t655" 0 0 8503 11938 0
rnode "Vss.t496" 0 0 8319 11938 0
rnode "Vss.n317" 0 0 11362 11072 0
rnode "Vss.n318" 0 0 9580 11583 0
rnode "Vss.n319" 0 0 12954 13788 0
rnode "Vss.n320" 0 0 10309 12357 0
rnode "Vss.n321" 0 0 12954 13788 0
rnode "Vss.t144" 0 0 12321 14143 0
rnode "Vss.n322" 0 0 12959 14143 0
rnode "Vss.t143" 0 0 12361 14143 0
rnode "Vss.n323" 0 0 12131 19309 0
rnode "Vss.n324" 0 0 12131 17104 0
rnode "Vss.n325" 0 0 10463 11846 0
rnode "Vss.t637" 0 0 9805 19310 0
rnode "Vss.t13" 0 0 9989 19310 0
rnode "Vss.t594" 0 0 10173 19310 0
rnode "Vss.n326" 0 0 10403 19310 0
rnode "Vss.n327" 0 0 10463 21422 0
rnode "Vss.t531" 0 0 12361 21514 0
rnode "Vss.n328" 0 0 12959 21514 0
rnode "Vss.t532" 0 0 12321 21514 0
rnode "Vss.n329" 0 0 12954 21159 0
rnode "Vss.n330" 0 0 12415 21933 0
rnode "Vss.n331" 0 0 11362 20648 0
rnode "Vss.n332" 0 0 10403 21514 0
rnode "Vss.t378" 0 0 9765 21514 0
rnode "Vss.n333" 0 0 10403 21514 0
rnode "Vss.t271" 0 0 10173 21514 0
rnode "Vss.t385" 0 0 9989 21514 0
rnode "Vss.t377" 0 0 9805 21514 0
rnode "Vss.n334" 0 0 9575 21514 0
rnode "Vss.n335" 0 0 9575 21514 0
rnode "Vss.n336" 0 0 9575 21514 0
rnode "Vss.n337" 0 0 8912 21159 0
rnode "Vss.n338" 0 0 12415 24138 0
rnode "Vss.n339" 0 0 6267 24138 0
rnode "Vss.n340" 0 0 8094 23364 0
rnode "Vss.t380" 0 0 8279 23719 0
rnode "Vss.n341" 0 0 8089 23719 0
rnode "Vss.n342" 0 0 8089 23719 0
rnode "Vss.n343" 0 0 9246 22984 0
rnode "Vss.n344" 0 0 6482 25189 0
rnode "Vss.n345" 0 0 8029 21421 0
rnode "Vss.t355" 0 0 6131 21514 0
rnode "Vss.n346" 0 0 5533 21514 0
rnode "Vss.t493" 0 0 5723 21514 0
rnode "Vss.n347" 0 0 5533 21514 0
rnode "Vss.n348" 0 0 5538 21159 0
rnode "Vss.n349" 0 0 8094 23364 0
rnode "Vss.n350" 0 0 6267 21933 0
rnode "Vss.n351" 0 0 8912 21159 0
rnode "Vss.t270" 0 0 8279 21514 0
rnode "Vss.n352" 0 0 8917 21514 0
rnode "Vss.n353" 0 0 8917 21514 0
rnode "Vss.t388" 0 0 8687 21514 0
rnode "Vss.t599" 0 0 8503 21514 0
rnode "Vss.t269" 0 0 8319 21514 0
rnode "Vss.n354" 0 0 8089 21514 0
rnode "Vss.n355" 0 0 8089 21514 0
rnode "Vss.n356" 0 0 8089 21514 0
rnode "Vss.n357" 0 0 8094 21159 0
rnode "Vss.n358" 0 0 5538 21159 0
rnode "Vss.n359" 0 0 5299 22853 0
rnode "Vss.n360" 0 0 1257 23218 0
rnode "Vss.n361" 0 0 1257 22853 0
rnode "Vss.n362" 0 0 2225 21933 0
rnode "Vss.n363" 0 0 4870 21159 0
rnode "Vss.n364" 0 0 4870 21159 0
rnode "Vss.t562" 0 0 4237 21514 0
rnode "Vss.n365" 0 0 4875 21514 0
rnode "Vss.t405" 0 0 4645 23719 0
rnode "Vss.t329" 0 0 4461 23719 0
rnode "Vss.t494" 0 0 4277 23719 0
rnode "Vss.n366" 0 0 4047 23719 0
rnode "Vss.n367" 0 0 4047 23719 0
rnode "Vss.n368" 0 0 4052 23364 0
rnode "Vss.t495" 0 0 4237 23719 0
rnode "Vss.n369" 0 0 4047 23719 0
rnode "Vss.n370" 0 0 4052 23364 0
rnode "Vss.n371" 0 0 5299 23218 0
rnode "Vss.n372" 0 0 4870 23364 0
rnode "Vss.n373" 0 0 4870 23364 0
rnode "Vss.n374" 0 0 4875 23719 0
rnode "Vss.n375" 0 0 4875 23719 0
rnode "Vss.n376" 0 0 5204 22984 0
rnode "Vss.t402" 0 0 5947 21514 0
rnode "Vss.t492" 0 0 5763 21514 0
rnode "Vss.n377" 0 0 5533 21514 0
rnode "Vss.n378" 0 0 5204 20779 0
rnode "Vss.n379" 0 0 4875 21514 0
rnode "Vss.t641" 0 0 4645 21514 0
rnode "Vss.t666" 0 0 4461 21514 0
rnode "Vss.t561" 0 0 4277 21514 0
rnode "Vss.n380" 0 0 4047 21514 0
rnode "Vss.n381" 0 0 4047 21514 0
rnode "Vss.n382" 0 0 4047 21514 0
rnode "Vss.n383" 0 0 4052 21159 0
rnode "Vss.n384" 0 0 1496 21159 0
rnode "Vss.n385" 0 0 1496 21159 0
rnode "Vss.t585" 0 0 1681 21514 0
rnode "Vss.n386" 0 0 1491 21514 0
rnode "Vss.n387" 0 0 1491 21514 0
rnode "Vss.n388" 0 0 2379 21422 0
rnode "Vss.n389" 0 0 1491 21514 0
rnode "Vss.t584" 0 0 1721 21514 0
rnode "Vss.t517" 0 0 1905 21514 0
rnode "Vss.t80" 0 0 2089 21514 0
rnode "Vss.n390" 0 0 2319 21514 0
rnode "Vss.n391" 0 0 2319 21514 0
rnode "Vss.n392" 0 0 2314 21159 0
rnode "Vss.n393" 0 0 2314 21159 0
rnode "Vss.n394" 0 0 3278 20648 0
rnode "Vss.n395" 0 0 739 19728 0
rnode "Vss.n396" 0 0 8823 19728 0
rnode "Vss.t442" 0 0 5723 19310 0
rnode "Vss.n397" 0 0 5533 19310 0
rnode "Vss.n398" 0 0 5533 19310 0
rnode "Vss.n399" 0 0 5533 19310 0
rnode "Vss.t441" 0 0 5763 19310 0
rnode "Vss.t252" 0 0 5947 19310 0
rnode "Vss.t603" 0 0 6131 19310 0
rnode "Vss.n400" 0 0 6361 19310 0
rnode "Vss.n401" 0 0 6361 19310 0
rnode "Vss.n402" 0 0 6356 18955 0
rnode "Vss.n403" 0 0 10403 19310 0
rnode "Vss.t638" 0 0 9765 19310 0
rnode "Vss.n404" 0 0 9575 19310 0
rnode "Vss.n405" 0 0 9575 19310 0
rnode "Vss.n406" 0 0 9580 18955 0
rnode "Vss.n407" 0 0 9580 18955 0
rnode "Vss.n408" 0 0 12136 18954 0
rnode "Vss.n409" 0 0 14943 18619 0
rnode "SARlogic_0.dffrs_11.vss" 0 0 13661 16591 0
rnode "Vss.n410" 0 0 12136 16749 0
rnode "Vss.t202" 0 0 12321 17104 0
rnode "Vss.n411" 0 0 12131 17104 0
rnode "Vss.n412" 0 0 12131 17104 0
rnode "Vss.t323" 0 0 12361 19309 0
rnode "Vss.t487" 0 0 12545 19309 0
rnode "Vss.t242" 0 0 12729 19309 0
rnode "Vss.n413" 0 0 12959 19309 0
rnode "Vss.t508" 0 0 12545 14143 0
rnode "Vss.t455" 0 0 12729 14143 0
rnode "Vss.n414" 0 0 12959 14143 0
rnode "Vss.t608" 0 0 12545 21514 0
rnode "Vss.t490" 0 0 12729 21514 0
rnode "Vss.n415" 0 0 12959 21514 0
rnode "Vss.n416" 0 0 13288 20779 0
rnode "Vss.n417" 0 0 13288 12488 0
rnode "Vss.t392" 0 0 13847 19310 0
rnode "Vss.n418" 0 0 14445 19310 0
rnode "Vss.t393" 0 0 13807 19310 0
rnode "Vss.n419" 0 0 12954 21159 0
rnode "Vss.n420" 0 0 13383 22853 0
rnode "Vss.n421" 0 0 14351 21933 0
rnode "Vss.n422" 0 0 13622 21159 0
rnode "Vss.n423" 0 0 13622 21159 0
rnode "Vss.t534" 0 0 13807 21514 0
rnode "Vss.n424" 0 0 13617 21514 0
rnode "Vss.n425" 0 0 13617 21514 0
rnode "Vss.n426" 0 0 15309 22984 0
rnode "Vss.n427" 0 0 16113 19216 0
rnode "Vss.t236" 0 0 16403 21514 0
rnode "Vss.n428" 0 0 17001 21514 0
rnode "Vss.t237" 0 0 16363 21514 0
rnode "Vss.n429" 0 0 16996 21159 0
rnode "Vss.n430" 0 0 16457 21933 0
rnode "Vss.n431" 0 0 16907 19728 0
rnode "Vss.n432" 0 0 16996 18954 0
rnode "Vss.t645" 0 0 16363 19309 0
rnode "Vss.n433" 0 0 17001 19309 0
rnode "Vss.n434" 0 0 17330 19860 0
rnode "Vss.t104" 0 0 16771 17104 0
rnode "Vss.t658" 0 0 16587 17104 0
rnode "Vss.t451" 0 0 16403 17104 0
rnode "Vss.t203" 0 0 14031 19310 0
rnode "Vss.t653" 0 0 14215 19310 0
rnode "Vss.n435" 0 0 14445 19310 0
rnode "Vss.n436" 0 0 14445 9734 0
rnode "Vss.t374" 0 0 14215 11938 0
rnode "Vss.t456" 0 0 14031 11938 0
rnode "Vss.t117" 0 0 13847 11938 0
rnode "Vss.n437" 0 0 13617 11938 0
rnode "Vss.n438" 0 0 13617 11938 0
rnode "Vss.t118" 0 0 13807 11938 0
rnode "Vss.n439" 0 0 13617 11938 0
rnode "Vss.n440" 0 0 13622 11583 0
rnode "Vss.n441" 0 0 14617 11437 0
rnode "Vss.n442" 0 0 13383 13642 0
rnode "Vss.n443" 0 0 12959 11938 0
rnode "Vss.n444" 0 0 9580 11583 0
rnode "Vss.t148" 0 0 9765 11938 0
rnode "Vss.n445" 0 0 9575 11938 0
rnode "Vss.n446" 0 0 9575 11938 0
rnode "Vss.t147" 0 0 9805 11938 0
rnode "Vss.t500" 0 0 9989 11938 0
rnode "Vss.t535" 0 0 10173 11938 0
rnode "Vss.n447" 0 0 10403 11938 0
rnode "Vss.n448" 0 0 10403 11938 0
rnode "Vss.n449" 0 0 10398 11583 0
rnode "Vss.n450" 0 0 10398 11583 0
rnode "Vss.t425" 0 0 12321 11938 0
rnode "Vss.n451" 0 0 12959 11938 0
rnode "Vss.t292" 0 0 12729 11938 0
rnode "Vss.t648" 0 0 12545 11938 0
rnode "Vss.t424" 0 0 12361 11938 0
rnode "Vss.n452" 0 0 12071 11845 0
rnode "Vss.n453" 0 0 12131 11938 0
rnode "Vss.n454" 0 0 12131 11938 0
rnode "Vss.n455" 0 0 12131 11938 0
rnode "Vss.n456" 0 0 12136 11583 0
rnode "Vss.n457" 0 0 12954 11583 0
rnode "Vss.n458" 0 0 12954 11583 0
rnode "Vss.n459" 0 0 14440 9379 0
rnode "Vss.n460" 0 0 12865 7941 0
rnode "Vss.t454" 0 0 12321 9733 0
rnode "Vss.n461" 0 0 12131 9733 0
rnode "Vss.n462" 0 0 12131 9733 0
rnode "Vss.t571" 0 0 12361 7528 0
rnode "Vss.t593" 0 0 12545 7528 0
rnode "Vss.t525" 0 0 12729 7528 0
rnode "Vss.n463" 0 0 12131 7528 0
rnode "Vss.n464" 0 0 8912 7173 0
rnode "Vss.t572" 0 0 12321 7528 0
rnode "Vss.n465" 0 0 12131 7528 0
rnode "Vss.n466" 0 0 12136 7173 0
rnode "Vss.n467" 0 0 12954 7173 0
rnode "Vss.n468" 0 0 12959 7528 0
rnode "Vss.n469" 0 0 12959 7528 0
rnode "Vss.t652" 0 0 14215 9734 0
rnode "Vss.t573" 0 0 14031 9734 0
rnode "Vss.t257" 0 0 13847 9734 0
rnode "Vss.n470" 0 0 14445 9734 0
rnode "Vss.t258" 0 0 13807 9734 0
rnode "Vss.n471" 0 0 13617 9734 0
rnode "Vss.n472" 0 0 13617 9734 0
rnode "Vss.n473" 0 0 13617 9734 0
rnode "Vss.n474" 0 0 13288 10284 0
rnode "Vss.n475" 0 0 13019 9640 0
rnode "Vss.n476" 0 0 12131 9733 0
rnode "Vss.t453" 0 0 12361 9733 0
rnode "Vss.t289" 0 0 12545 9733 0
rnode "Vss.t509" 0 0 12729 9733 0
rnode "Vss.n477" 0 0 12959 9733 0
rnode "Vss.n478" 0 0 12959 9733 0
rnode "Vss.n479" 0 0 12954 9378 0
rnode "Vss.n480" 0 0 12954 9378 0
rnode "Vss.n481" 0 0 13622 9379 0
rnode "Vss.n482" 0 0 12865 10152 0
rnode "Vss.n483" 0 0 14617 11072 0
rnode "Vss.n484" 0 0 13383 11437 0
rnode "Vss.n485" 0 0 13622 11583 0
rnode "Vss.n486" 0 0 14440 11583 0
rnode "Vss.n487" 0 0 14440 11583 0
rnode "Vss.n488" 0 0 14445 11938 0
rnode "Vss.n489" 0 0 14445 11938 0
rnode "Vss.n490" 0 0 14505 15531 0
rnode "Vss.n491" 0 0 16173 17104 0
rnode "Vss.n492" 0 0 16173 17104 0
rnode "Vss.t452" 0 0 16363 17104 0
rnode "Vss.n493" 0 0 16173 17104 0
rnode "Vss.n494" 0 0 16178 16749 0
rnode "Vss.t677" 0 0 16771 18114 0
rnode "Vss.t103" 0 0 16771 17104 0
rnode "Vss.n495" 0 0 16771 17418 0
rnode "SARlogic_0.dffrs_12.nand3_8.A" 0 0 15975 17415 0
rnode "SARlogic_0.dffrs_12.d" 0 0 15487 17417 0
rnode "Vss.n496" 0 0 15414 17418 0
rnode "Vss.n497" 0 0 16457 17517 0
rnode "Vss.t489" 0 0 17849 19310 0
rnode "Vss.n498" 0 0 17659 19310 0
rnode "Vss.n499" 0 0 17659 19310 0
rnode "Vss.n500" 0 0 18453 28200 0
rnode "Vss.n501" 0 0 18246 29530 0
rnode "Vss.n502" 0 0 18487 21514 0
rnode "Vss.n503" 0 0 19137 29630 0
rnode "Vss.t439" 0 0 19377 28200 0
rnode "Vss.n504" 0 0 19137 28414 0
rnode "Vss.n505" 0 0 19137 27986 0
rnode "Vss.t72" 0 0 18947 28200 0
rnode "Vss.n506" 0 0 19821 27890 0
rnode "Vss.t74" 0 0 18643 28200 0
rnode "Vss.n507" 0 0 18453 28200 0
rnode "Vss.n508" 0 0 18039 28810 0
rnode "Vss.n509" 0 0 13057 29364 0
rnode "Vss.n510" 0 0 12577 29054 0
rnode "Vss.n511" 0 0 14223 28897 0
rnode "Vss.n512" 0 0 14351 24138 0
rnode "Vss.n513" 0 0 23211 27880 0
rnode "Vss.n514" 0 0 16996 23364 0
rnode "Vss.n515" 0 0 14943 22853 0
rnode "Vss.n516" 0 0 16996 23364 0
rnode "Vss.t371" 0 0 16363 23719 0
rnode "Vss.n517" 0 0 17001 23719 0
rnode "Vss.n518" 0 0 16497 29192 0
rnode "Vss.n519" 0 0 14566 25189 0
rnode "Vss.t241" 0 0 18257 21514 0
rnode "Vss.t642" 0 0 18073 21514 0
rnode "Vss.t372" 0 0 17889 21514 0
rnode "Vss.n520" 0 0 18487 21514 0
rnode "Vss.t373" 0 0 17849 21514 0
rnode "Vss.n521" 0 0 18482 21159 0
rnode "Vss.n522" 0 0 18482 21159 0
rnode "Vss.n523" 0 0 17425 23218 0
rnode "Vss.n524" 0 0 18659 22853 0
rnode "Vss.n525" 0 0 17425 20648 0
rnode "Vss.n526" 0 0 16996 21159 0
rnode "Vss.n527" 0 0 17425 22853 0
rnode "Vss.n528" 0 0 17664 21159 0
rnode "Vss.n529" 0 0 17664 21159 0
rnode "Vss.n530" 0 0 17659 21514 0
rnode "Vss.n531" 0 0 17659 21514 0
rnode "Vss.n532" 0 0 17659 21514 0
rnode "Vss.t649" 0 0 16587 21514 0
rnode "Vss.t109" 0 0 16771 21514 0
rnode "Vss.n533" 0 0 17001 21514 0
rnode "Vss.n534" 0 0 17330 22064 0
rnode "Vss.t630" 0 0 17799 29120 0
rnode "Vss.n535" 0 0 18039 29120 0
rnode "Vss.n536" 0 0 18039 29120 0
rnode "Vss.t631" 0 0 17749 29120 0
rnode "Vss.n537" 0 0 17559 29120 0
rnode "Vss.n538" 0 0 17559 29120 0
rnode "Vss.n539" 0 0 17559 29120 0
rnode "Vss.n540" 0 0 17330 22984 0
rnode "Vss.n541" 0 0 16497 31063 0
rnode "Vss.n542" 0 0 16497 29867 0
rnode "Vss.n543" 0 0 16497 37008 0
rnode "Vss.t25" 0 0 16207 33820 0
rnode "Vss.n544" 0 0 15609 33820 0
rnode "Vss.n545" 0 0 16432 33465 0
rnode "Vss.n546" 0 0 16609 32954 0
rnode "Vss.n547" 0 0 16609 35159 0
rnode "Vss.n548" 0 0 15375 35524 0
rnode "Vss.n549" 0 0 14128 33465 0
rnode "Vss.n550" 0 0 14951 33820 0
rnode "Vss.t376" 0 0 14313 33820 0
rnode "Vss.t375" 0 0 14353 33820 0
rnode "Vss.n551" 0 0 10889 35348 0
rnode "Vss.n552" 0 0 14123 31615 0
rnode "Vss.n553" 0 0 14807 29774 0
rnode "Vss.n554" 0 0 11209 29364 0
rnode "Vss.t309" 0 0 10589 30540 0
rnode "Vss.n555" 0 0 10349 30754 0
rnode "Vss.n556" 0 0 10349 30326 0
rnode "Vss.n557" 0 0 10349 30230 0
rnode "Vss.n558" 0 0 12373 29054 0
rnode "Vss.n559" 0 0 11791 29183 0
rnode "Vss.n560" 0 0 11209 29364 0
rnode "Vss.n561" 0 0 10829 28200 0
rnode "Vss.t407" 0 0 10539 28200 0
rnode "Vss.n562" 0 0 10349 28200 0
rnode "Vss.t350" 0 0 9475 28200 0
rnode "Vss.n563" 0 0 9665 28200 0
rnode "Vss.t348" 0 0 9171 28200 0
rnode "Vss.n564" 0 0 8981 28200 0
rnode "Vss.n565" 0 0 8567 29120 0
rnode "Vss.t617" 0 0 8277 29120 0
rnode "Vss.n566" 0 0 6965 31615 0
rnode "Vss.n567" 0 0 8921 35445 0
rnode "Vss.t528" 0 0 6735 33819 0
rnode "Vss.n568" 0 0 6137 33819 0
rnode "Vss.n569" 0 0 6960 33464 0
rnode "Vss.n570" 0 0 5903 35523 0
rnode "Vss.n571" 0 0 7137 35158 0
rnode "Vss.n572" 0 0 5903 32953 0
rnode "Vss.n573" 0 0 4656 33464 0
rnode "Vss.n574" 0 0 4656 33464 0
rnode "Vss.t433" 0 0 4841 33819 0
rnode "Vss.n575" 0 0 4651 33819 0
rnode "Vss.n576" 0 0 4651 33819 0
rnode "Vss.t435" 0 0 6551 33819 0
rnode "Vss.t121" 0 0 6367 33819 0
rnode "Vss.n577" 0 0 6137 33819 0
rnode "Vss.n578" 0 0 5808 34369 0
rnode "Vss.n579" 0 0 1431 34759 0
rnode "Vss.n580" 0 0 4651 31614 0
rnode "Vss.n581" 0 0 5836 29773 0
rnode "Vss.t633" 0 0 637 30539 0
rnode "Vss.n582" 0 0 877 30753 0
rnode "Vss.n583" 0 0 877 30325 0
rnode "Vss.n584" 0 0 877 30539 0
rnode "Vss.n585" 0 0 877 30539 0
rnode "Vss.t253" 0 0 1117 30539 0
rnode "Vss.n586" 0 0 1357 30539 0
rnode "Vss.n587" 0 0 1417 30289 0
rnode "Vss.t304" 0 0 4881 29409 0
rnode "Vss.n588" 0 0 3585 29363 0
rnode "Vss.t119" 0 0 5065 29409 0
rnode "Vss.t10" 0 0 5249 29409 0
rnode "Vss.n589" 0 0 5479 29409 0
rnode "Vss.n590" 0 0 5479 29409 0
rnode "Vss.t305" 0 0 4841 29409 0
rnode "Vss.n591" 0 0 5474 29054 0
rnode "Vss.n592" 0 0 5474 35669 0
rnode "Vss.n593" 0 0 5474 35669 0
rnode "Vss.t172" 0 0 4841 36024 0
rnode "Vss.n594" 0 0 5479 36024 0
rnode "Vss.t171" 0 0 4881 36024 0
rnode "Vss.t255" 0 0 5065 36024 0
rnode "Vss.t434" 0 0 5249 36024 0
rnode "Vss.n595" 0 0 5479 36024 0
rnode "Vss.n596" 0 0 5539 35931 0
rnode "Vss.n597" 0 0 7025 37007 0
rnode "Vss.n598" 0 0 4591 35931 0
rnode "Vss.n599" 0 0 4651 36024 0
rnode "Vss.n600" 0 0 4651 36024 0
rnode "Vss.n601" 0 0 4651 36024 0
rnode "Vss.n602" 0 0 4656 35669 0
rnode "Vss.n603" 0 0 4656 35669 0
rnode "Vss.n604" 0 0 4519 33318 0
rnode "Vss.n605" 0 0 5385 32033 0
rnode "Vss.n606" 0 0 5474 31259 0
rnode "Vss.t437" 0 0 4841 31614 0
rnode "Vss.n607" 0 0 6783 30550 0
rnode "Vss.t125" 0 0 6735 31615 0
rnode "Vss.t491" 0 0 6551 31615 0
rnode "Vss.t364" 0 0 6367 31615 0
rnode "Vss.n608" 0 0 6965 31615 0
rnode "Vss.t365" 0 0 6327 31615 0
rnode "Vss.n609" 0 0 5474 29054 0
rnode "Vss.n610" 0 0 5474 31259 0
rnode "Vss.n611" 0 0 6142 31260 0
rnode "Vss.n612" 0 0 6960 31260 0
rnode "Vss.n613" 0 0 6137 31615 0
rnode "Vss.n614" 0 0 6137 31615 0
rnode "Vss.n615" 0 0 6137 31615 0
rnode "Vss.n616" 0 0 5808 32165 0
rnode "Vss.t436" 0 0 4881 31614 0
rnode "Vss.t211" 0 0 5065 31614 0
rnode "Vss.t256" 0 0 5249 31614 0
rnode "Vss.n617" 0 0 5479 31614 0
rnode "Vss.n618" 0 0 5479 31614 0
rnode "Vss.n619" 0 0 4651 31614 0
rnode "Vss.n620" 0 0 4651 31614 0
rnode "Vss.n621" 0 0 4656 31259 0
rnode "Vss.n622" 0 0 4656 31259 0
rnode "Vss.n623" 0 0 4656 29054 0
rnode "Vss.n624" 0 0 4656 29054 0
rnode "Vss.n625" 0 0 4651 29409 0
rnode "Vss.n626" 0 0 4651 29409 0
rnode "Vss.n627" 0 0 4651 29409 0
rnode "Vss.n628" 0 0 4729 29530 0
rnode "Vss.n629" 0 0 1554 29773 0
rnode "Vss.n630" 0 0 1431 30283 0
rnode "Vss.n631" 0 0 1554 30793 0
rnode "Vss.n632" 0 0 4591 31521 0
rnode "Vss.n633" 0 0 4591 33726 0
rnode "Vss.n634" 0 0 4651 33819 0
rnode "Vss.t432" 0 0 4881 33819 0
rnode "Vss.t129" 0 0 5065 33819 0
rnode "Vss.t215" 0 0 5249 33819 0
rnode "Vss.n635" 0 0 5479 33819 0
rnode "Vss.n636" 0 0 5479 33819 0
rnode "Vss.n637" 0 0 5474 33464 0
rnode "Vss.n638" 0 0 5474 33464 0
rnode "Vss.n639" 0 0 5903 35158 0
rnode "Vss.n640" 0 0 6142 33464 0
rnode "Vss.t122" 0 0 6327 33819 0
rnode "Vss.n641" 0 0 6137 33819 0
rnode "Vss.n642" 0 0 6142 33464 0
rnode "Vss.n643" 0 0 6960 33464 0
rnode "Vss.n644" 0 0 6965 33819 0
rnode "Vss.n645" 0 0 6965 33819 0
rnode "Vss.n646" 0 0 7025 33727 0
rnode "Vss.n647" 0 0 7973 32165 0
rnode "Vss.n648" 0 0 8921 32067 0
rnode "Vss.t347" 0 0 9221 28200 0
rnode "Vss.n649" 0 0 9665 28414 0
rnode "Vss.n650" 0 0 9665 28200 0
rnode "Vss.n651" 0 0 10349 28414 0
rnode "Vss.t61" 0 0 14721 29410 0
rnode "Vss.t120" 0 0 14537 29410 0
rnode "Vss.t217" 0 0 14353 29410 0
rnode "Vss.n652" 0 0 14951 29410 0
rnode "Vss.n653" 0 0 14951 29410 0
rnode "Vss.t218" 0 0 14313 29410 0
rnode "Vss.n654" 0 0 14946 29055 0
rnode "Vss.n655" 0 0 14857 32034 0
rnode "Vss.n656" 0 0 14946 31260 0
rnode "Vss.t512" 0 0 14313 31615 0
rnode "Vss.t513" 0 0 16023 33820 0
rnode "Vss.t123" 0 0 15839 33820 0
rnode "Vss.n657" 0 0 15609 33820 0
rnode "Vss.t130" 0 0 14537 33820 0
rnode "Vss.t208" 0 0 14721 33820 0
rnode "Vss.n658" 0 0 14951 33820 0
rnode "Vss.t510" 0 0 14721 36025 0
rnode "Vss.t60" 0 0 14537 36025 0
rnode "Vss.t176" 0 0 14353 36025 0
rnode "Vss.n659" 0 0 14063 35932 0
rnode "Vss.n660" 0 0 14123 36025 0
rnode "Vss.n661" 0 0 14123 36025 0
rnode "Vss.t177" 0 0 14313 36025 0
rnode "Vss.n662" 0 0 14123 36025 0
rnode "Vss.n663" 0 0 14128 35670 0
rnode "Vss.n664" 0 0 13991 35159 0
rnode "Vss.n665" 0 0 14128 35670 0
rnode "Vss.n666" 0 0 14946 35670 0
rnode "Vss.n667" 0 0 14946 35670 0
rnode "Vss.n668" 0 0 14951 36025 0
rnode "Vss.n669" 0 0 14951 36025 0
rnode "Vss.n670" 0 0 15011 35932 0
rnode "Vss.n671" 0 0 15280 34370 0
rnode "Vss.n672" 0 0 15754 29960 0
rnode "Vss.t554" 0 0 15839 31616 0
rnode "Vss.t219" 0 0 16023 31616 0
rnode "Vss.t132" 0 0 16207 31616 0
rnode "Vss.n673" 0 0 16437 31616 0
rnode "Vss.n674" 0 0 16437 31616 0
rnode "Vss.t555" 0 0 15799 31616 0
rnode "Vss.n675" 0 0 14946 29055 0
rnode "Vss.n676" 0 0 14946 31260 0
rnode "Vss.n677" 0 0 15614 31261 0
rnode "Vss.n678" 0 0 16432 31261 0
rnode "Vss.n679" 0 0 15609 31616 0
rnode "Vss.n680" 0 0 15609 31616 0
rnode "Vss.n681" 0 0 15609 31616 0
rnode "Vss.n682" 0 0 15280 32166 0
rnode "Vss.t511" 0 0 14353 31615 0
rnode "Vss.t207" 0 0 14537 31615 0
rnode "Vss.t59" 0 0 14721 31615 0
rnode "Vss.n683" 0 0 14951 31615 0
rnode "Vss.n684" 0 0 14951 31615 0
rnode "Vss.n685" 0 0 14123 31615 0
rnode "Vss.n686" 0 0 14123 31615 0
rnode "Vss.n687" 0 0 14128 31260 0
rnode "Vss.n688" 0 0 14128 31260 0
rnode "Vss.n689" 0 0 14128 29055 0
rnode "Vss.n690" 0 0 14128 29055 0
rnode "Vss.n691" 0 0 14123 29410 0
rnode "Vss.n692" 0 0 14123 29410 0
rnode "Vss.n693" 0 0 14123 29410 0
rnode "Vss.t327" 0 0 12133 29364 0
rnode "Vss.t328" 0 0 12083 29364 0
rnode "Vss.n694" 0 0 11893 29364 0
rnode "Vss.t313" 0 0 11449 29364 0
rnode "Vss.t314" 0 0 11499 29364 0
rnode "Vss.n695" 0 0 11689 29364 0
rnode "Vss.n696" 0 0 11689 29364 0
rnode "Vss.n697" 0 0 11689 29364 0
rnode "Vss.n698" 0 0 11893 29364 0
rnode "Vss.n699" 0 0 11893 29364 0
rnode "Vss.n700" 0 0 12373 29364 0
rnode "Vss.n701" 0 0 12373 29364 0
rnode "Vss.t539" 0 0 12767 29364 0
rnode "Vss.n702" 0 0 12577 29364 0
rnode "Vss.n703" 0 0 12577 29364 0
rnode "Vss.n704" 0 0 12577 29364 0
rnode "Vss.t538" 0 0 12817 29364 0
rnode "Vss.n705" 0 0 13057 29364 0
rnode "Vss.n706" 0 0 13693 28610 0
rnode "Vss.n707" 0 0 10829 28200 0
rnode "Vss.t406" 0 0 10589 28200 0
rnode "Vss.t536" 0 0 12361 23719 0
rnode "Vss.n708" 0 0 13288 22984 0
rnode "Vss.t243" 0 0 12545 23719 0
rnode "Vss.t326" 0 0 12729 23719 0
rnode "Vss.n709" 0 0 12959 23719 0
rnode "Vss.n710" 0 0 12959 23719 0
rnode "Vss.t537" 0 0 12321 23719 0
rnode "Vss.n711" 0 0 13383 23218 0
rnode "Vss.n712" 0 0 12954 23364 0
rnode "Vss.n713" 0 0 12954 23364 0
rnode "Vss.n714" 0 0 12136 23364 0
rnode "Vss.n715" 0 0 12136 23364 0
rnode "Vss.n716" 0 0 12131 23719 0
rnode "Vss.n717" 0 0 12131 23719 0
rnode "Vss.n718" 0 0 12131 23719 0
rnode "Vss.n719" 0 0 11267 22984 0
rnode "Vss.n720" 0 0 10524 25189 0
rnode "Vss.t310" 0 0 10539 30540 0
rnode "Vss.n721" 0 0 10349 30540 0
rnode "Vss.n722" 0 0 10349 30540 0
rnode "Vss.n723" 0 0 10349 30540 0
rnode "Vss.t614" 0 0 10109 30540 0
rnode "Vss.t622" 0 0 9905 30540 0
rnode "Vss.n724" 0 0 9665 30540 0
rnode "Vss.n725" 0 0 9665 30754 0
rnode "Vss.n726" 0 0 9665 30326 0
rnode "Vss.t369" 0 0 9171 30540 0
rnode "Vss.t367" 0 0 9475 30540 0
rnode "Vss.n727" 0 0 9665 30540 0
rnode "Vss.n728" 0 0 9665 30230 0
rnode "Vss.n729" 0 0 8981 30540 0
rnode "Vss.n730" 0 0 8981 30540 0
rnode "Vss.n731" 0 0 8981 30540 0
rnode "Vss.t368" 0 0 9221 30540 0
rnode "Vss.t366" 0 0 9425 30540 0
rnode "Vss.n732" 0 0 9665 29630 0
rnode "Vss.t349" 0 0 9425 28200 0
rnode "Vss.n733" 0 0 9665 28610 0
rnode "Vss.t342" 0 0 9905 28200 0
rnode "Vss.t339" 0 0 10109 28200 0
rnode "Vss.n734" 0 0 10349 28200 0
rnode "Vss.n735" 0 0 10349 28200 0
rnode "Vss.n736" 0 0 10349 27986 0
rnode "Vss.n737" 0 0 9665 27986 0
rnode "Vss.n738" 0 0 8981 28200 0
rnode "Vss.n739" 0 0 8981 28200 0
rnode "Vss.n740" 0 0 8774 29530 0
rnode "Vss.n741" 0 0 8567 29120 0
rnode "Vss.t616" 0 0 8327 29120 0
rnode "Vss.n742" 0 0 8087 29120 0
rnode "Vss.n743" 0 0 8087 29120 0
rnode "Vss.n744" 0 0 8087 29120 0
rnode "Vss.n745" 0 0 8567 28810 0
rnode "Vss.n746" 0 0 8027 27889 0
rnode "Vss.n747" 0 0 8981 27890 0
rnode "Vss.n748" 0 0 9665 27890 0
rnode "Vss.n749" 0 0 10349 27890 0
rnode "Vss.n750" 0 0 10829 27890 0
rnode "Vss.n751" 0 0 11209 29054 0
rnode "Vss.n752" 0 0 11791 29054 0
rnode "Vss.n753" 0 0 12133 28944 0
rnode "Vss.n754" 0 0 10489 30130 0
rnode "Vss.n755" 0 0 10829 30540 0
rnode "Vss.n756" 0 0 10829 30540 0
rnode "Vss.n757" 0 0 10889 30872 0
rnode "Vss.n758" 0 0 14063 31522 0
rnode "Vss.n759" 0 0 14063 33727 0
rnode "Vss.n760" 0 0 14123 33820 0
rnode "Vss.n761" 0 0 14123 33820 0
rnode "Vss.n762" 0 0 14123 33820 0
rnode "Vss.n763" 0 0 14128 33465 0
rnode "Vss.n764" 0 0 14946 33465 0
rnode "Vss.n765" 0 0 14946 33465 0
rnode "Vss.n766" 0 0 15375 35159 0
rnode "Vss.n767" 0 0 15614 33465 0
rnode "Vss.t124" 0 0 15799 33820 0
rnode "Vss.n768" 0 0 15609 33820 0
rnode "Vss.n769" 0 0 15614 33465 0
rnode "Vss.n770" 0 0 16432 33465 0
rnode "Vss.n771" 0 0 16437 33820 0
rnode "Vss.n772" 0 0 16437 33820 0
rnode "Vss.n773" 0 0 16497 33728 0
rnode "Vss.n774" 0 0 17061 34638 0
rnode "Vss.t30" 0 0 18897 30540 0
rnode "Vss.t552" 0 0 18693 30540 0
rnode "Vss.n775" 0 0 19137 30754 0
rnode "Vss.n776" 0 0 19137 30326 0
rnode "Vss.t553" 0 0 18643 30540 0
rnode "Vss.t31" 0 0 18947 30540 0
rnode "Vss.n777" 0 0 19137 30540 0
rnode "Vss.n778" 0 0 19137 30540 0
rnode "Vss.t17" 0 0 20011 30540 0
rnode "Vss.n779" 0 0 19821 30540 0
rnode "Vss.n780" 0 0 20301 30540 0
rnode "Vss.n781" 0 0 21845 29054 0
rnode "Vss.n782" 0 0 21263 29183 0
rnode "Vss.n783" 0 0 20681 29364 0
rnode "Vss.n784" 0 0 19821 28414 0
rnode "Vss.n785" 0 0 19821 27986 0
rnode "Vss.n786" 0 0 27925 28200 0
rnode "Vss.t194" 0 0 24193 29410 0
rnode "Vss.n787" 0 0 24780 29774 0
rnode "Vss.n788" 0 0 22529 29364 0
rnode "Vss.n789" 0 0 24423 29410 0
rnode "Vss.t308" 0 0 23785 29410 0
rnode "Vss.n790" 0 0 24418 29055 0
rnode "Vss.n791" 0 0 23695 28897 0
rnode "Vss.n792" 0 0 24329 32034 0
rnode "Vss.n793" 0 0 24418 31260 0
rnode "Vss.t45" 0 0 23785 31615 0
rnode "Vss.n794" 0 0 24423 31615 0
rnode "Vss.t44" 0 0 23825 31615 0
rnode "Vss.n795" 0 0 20361 35348 0
rnode "Vss.t482" 0 0 23825 33820 0
rnode "Vss.n796" 0 0 24423 33820 0
rnode "Vss.t483" 0 0 23785 33820 0
rnode "Vss.n797" 0 0 24418 33465 0
rnode "Vss.n798" 0 0 24418 33465 0
rnode "Vss.n799" 0 0 24418 35670 0
rnode "Vss.n800" 0 0 24418 35670 0
rnode "Vss.t146" 0 0 23785 36025 0
rnode "Vss.n801" 0 0 24423 36025 0
rnode "Vss.t145" 0 0 23825 36025 0
rnode "Vss.n802" 0 0 27865 35446 0
rnode "Vss.t205" 0 0 24009 31615 0
rnode "Vss.t48" 0 0 24193 31615 0
rnode "Vss.n803" 0 0 24423 31615 0
rnode "Vss.n804" 0 0 24752 32166 0
rnode "Vss.t151" 0 0 25311 33820 0
rnode "Vss.n805" 0 0 27925 30540 0
rnode "Vss.n806" 0 0 27511 29120 0
rnode "Vss.n807" 0 0 29833 35348 0
rnode "Vss.t351" 0 0 28165 28200 0
rnode "Vss.t353" 0 0 28369 28200 0
rnode "Vss.n808" 0 0 28609 28610 0
rnode "Vss.t628" 0 0 28849 30540 0
rnode "Vss.n809" 0 0 28609 30754 0
rnode "Vss.n810" 0 0 28609 30326 0
rnode "Vss.t549" 0 0 28419 30540 0
rnode "Vss.t477" 0 0 29483 30540 0
rnode "Vss.n811" 0 0 29293 30540 0
rnode "Vss.n812" 0 0 29773 30540 0
rnode "Vss.n813" 0 0 31317 29054 0
rnode "Vss.n814" 0 0 30735 29183 0
rnode "Vss.n815" 0 0 30153 29364 0
rnode "Vss.n816" 0 0 29773 28200 0
rnode "Vss.t567" 0 0 29483 28200 0
rnode "Vss.n817" 0 0 29293 28200 0
rnode "Vss.t354" 0 0 28419 28200 0
rnode "Vss.n818" 0 0 28609 28200 0
rnode "Vss.t352" 0 0 28115 28200 0
rnode "Vss.n819" 0 0 28609 28414 0
rnode "Vss.n820" 0 0 28609 28200 0
rnode "Vss.n821" 0 0 29293 28414 0
rnode "Vss.t359" 0 0 33665 29410 0
rnode "Vss.t157" 0 0 33481 29410 0
rnode "Vss.t96" 0 0 37637 28200 0
rnode "Vss.n822" 0 0 38081 28414 0
rnode "Vss.n823" 0 0 38081 27986 0
rnode "Vss.t97" 0 0 37587 28200 0
rnode "Vss.n824" 0 0 38081 27890 0
rnode "Vss.n825" 0 0 32001 29054 0
rnode "Vss.n826" 0 0 36983 29120 0
rnode "Vss.t635" 0 0 36693 29120 0
rnode "Vss.t634" 0 0 36743 29120 0
rnode "Vss.n827" 0 0 33067 29410 0
rnode "Vss.t358" 0 0 33257 29410 0
rnode "Vss.n828" 0 0 33067 29410 0
rnode "Vss.n829" 0 0 34810 30749 0
rnode "Vss.n830" 0 0 31711 28290 0
rnode "Vss.n831" 0 0 41183 28290 0
rnode "Vss.n832" 0 0 43362 29055 0
rnode "Vss.n833" 0 0 42544 31260 0
rnode "Vss.n834" 0 0 43362 29055 0
rnode "Vss.t321" 0 0 42729 29410 0
rnode "Vss.n835" 0 0 43367 29410 0
rnode "Vss.t320" 0 0 42769 29410 0
rnode "Vss.n836" 0 0 41473 29364 0
rnode "Vss.t23" 0 0 39005 28200 0
rnode "Vss.n837" 0 0 38765 28414 0
rnode "Vss.n838" 0 0 38765 27986 0
rnode "Vss.n839" 0 0 39625 29054 0
rnode "Vss.t24" 0 0 38955 28200 0
rnode "Vss.n840" 0 0 38081 31970 0
rnode "Vss.t613" 0 0 38321 30540 0
rnode "Vss.n841" 0 0 38081 30540 0
rnode "Vss.n842" 0 0 42479 33727 0
rnode "Vss.n843" 0 0 42479 32067 0
rnode "Vss.n844" 0 0 35441 33728 0
rnode "Vss.n845" 0 0 35199 30550 0
rnode "Vss.n846" 0 0 34553 31616 0
rnode "Vss.t429" 0 0 34743 31616 0
rnode "Vss.n847" 0 0 34553 31616 0
rnode "Vss.n848" 0 0 33801 32034 0
rnode "Vss.n849" 0 0 33895 31615 0
rnode "Vss.t470" 0 0 33257 31615 0
rnode "Vss.t469" 0 0 33297 31615 0
rnode "Vss.t416" 0 0 33297 33820 0
rnode "Vss.n850" 0 0 33895 33820 0
rnode "Vss.t417" 0 0 33257 33820 0
rnode "Vss.n851" 0 0 33890 33465 0
rnode "Vss.n852" 0 0 33890 33465 0
rnode "Vss.n853" 0 0 33890 35670 0
rnode "Vss.n854" 0 0 33890 35670 0
rnode "Vss.t156" 0 0 33257 36025 0
rnode "Vss.n855" 0 0 33895 36025 0
rnode "Vss.t155" 0 0 33297 36025 0
rnode "Vss.n856" 0 0 42539 36025 0
rnode "Vss.n857" 0 0 43696 35290 0
rnode "Vss.t163" 0 0 42769 36025 0
rnode "Vss.t2" 0 0 42953 36025 0
rnode "Vss.t259" 0 0 43137 36025 0
rnode "Vss.n858" 0 0 42539 36025 0
rnode "Vss.t164" 0 0 42729 36025 0
rnode "Vss.n859" 0 0 42539 36025 0
rnode "Vss.n860" 0 0 42544 35670 0
rnode "Vss.n861" 0 0 43791 35524 0
rnode "Vss.n862" 0 0 42544 33465 0
rnode "Vss.n863" 0 0 43791 32954 0
rnode "Vss.n864" 0 0 44848 31261 0
rnode "Vss.n865" 0 0 43367 31615 0
rnode "Vss.t262" 0 0 42729 31615 0
rnode "Vss.n866" 0 0 43696 34370 0
rnode "Vss.t514" 0 0 44255 31616 0
rnode "Vss.t29" 0 0 44623 33820 0
rnode "Vss.t260" 0 0 44439 33820 0
rnode "Vss.t174" 0 0 44255 33820 0
rnode "Vss.n867" 0 0 44025 33820 0
rnode "Vss.n868" 0 0 44025 33820 0
rnode "Vss.n869" 0 0 45025 35159 0
rnode "Vss.n870" 0 0 44848 33465 0
rnode "Vss.n871" 0 0 42544 33465 0
rnode "Vss.t503" 0 0 42729 33820 0
rnode "Vss.n872" 0 0 42539 33820 0
rnode "Vss.n873" 0 0 42539 33820 0
rnode "Vss.n874" 0 0 42539 33820 0
rnode "Vss.t502" 0 0 42769 33820 0
rnode "Vss.t173" 0 0 42953 33820 0
rnode "Vss.t210" 0 0 43137 33820 0
rnode "Vss.n875" 0 0 43367 33820 0
rnode "Vss.n876" 0 0 43367 33820 0
rnode "Vss.n877" 0 0 43362 33465 0
rnode "Vss.n878" 0 0 43362 33465 0
rnode "Vss.n879" 0 0 43791 35159 0
rnode "Vss.n880" 0 0 44030 33465 0
rnode "Vss.t175" 0 0 44215 33820 0
rnode "Vss.n881" 0 0 44025 33820 0
rnode "Vss.n882" 0 0 44030 33465 0
rnode "Vss.n883" 0 0 44848 33465 0
rnode "Vss.n884" 0 0 44853 33820 0
rnode "Vss.n885" 0 0 44853 33820 0
rnode "Vss.n886" 0 0 45332 34370 0
rnode "Vss.t165" 0 0 42953 29410 0
rnode "Vss.t541" 0 0 43137 29410 0
rnode "Vss.n887" 0 0 43367 29410 0
rnode "Vss.n888" 0 0 42006 30794 0
rnode "Vss.n889" 0 0 43642 29774 0
rnode "Vss.t322" 0 0 44439 31616 0
rnode "Vss.n890" 0 0 44589 29960 0
rnode "Vss.t131" 0 0 44623 31616 0
rnode "Vss.n891" 0 0 44853 31616 0
rnode "Vss.n892" 0 0 44853 31616 0
rnode "Vss.t515" 0 0 44215 31616 0
rnode "Vss.n893" 0 0 44025 31616 0
rnode "Vss.n894" 0 0 44025 31616 0
rnode "Vss.n895" 0 0 44025 31616 0
rnode "Vss.n896" 0 0 43696 32166 0
rnode "Vss.n897" 0 0 43367 31615 0
rnode "Vss.t3" 0 0 43137 31615 0
rnode "Vss.t212" 0 0 42953 31615 0
rnode "Vss.t261" 0 0 42769 31615 0
rnode "Vss.n898" 0 0 42539 31615 0
rnode "Vss.n899" 0 0 42539 31615 0
rnode "Vss.n900" 0 0 42539 31615 0
rnode "Vss.n901" 0 0 42544 31260 0
rnode "Vss.n902" 0 0 43362 31260 0
rnode "Vss.n903" 0 0 43362 31260 0
rnode "Vss.n904" 0 0 44030 31261 0
rnode "Vss.n905" 0 0 43273 32034 0
rnode "Vss.n906" 0 0 42407 33319 0
rnode "Vss.n907" 0 0 42544 35670 0
rnode "Vss.n908" 0 0 43362 35670 0
rnode "Vss.n909" 0 0 43362 35670 0
rnode "Vss.n910" 0 0 43367 36025 0
rnode "Vss.n911" 0 0 43367 36025 0
rnode "Vss.n912" 0 0 43427 35932 0
rnode "Vss.n913" 0 0 42479 35932 0
rnode "Vss.n914" 0 0 37337 35446 0
rnode "Vss.t170" 0 0 35151 31616 0
rnode "Vss.t356" 0 0 34967 31616 0
rnode "Vss.t428" 0 0 34783 31616 0
rnode "Vss.n915" 0 0 34553 31616 0
rnode "Vss.t214" 0 0 33481 31615 0
rnode "Vss.t418" 0 0 33665 31615 0
rnode "Vss.n916" 0 0 33895 31615 0
rnode "Vss.n917" 0 0 34224 32166 0
rnode "Vss.t158" 0 0 34783 33820 0
rnode "Vss.t472" 0 0 34967 33820 0
rnode "Vss.t64" 0 0 35151 33820 0
rnode "Vss.n918" 0 0 35381 33820 0
rnode "Vss.n919" 0 0 35381 33820 0
rnode "Vss.t159" 0 0 34743 33820 0
rnode "Vss.n920" 0 0 35376 33465 0
rnode "Vss.n921" 0 0 35376 33465 0
rnode "Vss.n922" 0 0 34319 35524 0
rnode "Vss.n923" 0 0 35553 33319 0
rnode "Vss.n924" 0 0 35553 32954 0
rnode "Vss.n925" 0 0 34319 33319 0
rnode "Vss.n926" 0 0 34558 33465 0
rnode "Vss.n927" 0 0 34558 33465 0
rnode "Vss.n928" 0 0 34553 33820 0
rnode "Vss.n929" 0 0 34553 33820 0
rnode "Vss.n930" 0 0 34553 33820 0
rnode "Vss.t168" 0 0 33481 33820 0
rnode "Vss.t204" 0 0 33665 33820 0
rnode "Vss.n931" 0 0 33895 33820 0
rnode "Vss.n932" 0 0 34224 34370 0
rnode "Vss.t419" 0 0 33481 36025 0
rnode "Vss.t471" 0 0 33665 36025 0
rnode "Vss.n933" 0 0 33895 36025 0
rnode "Vss.n934" 0 0 33955 35932 0
rnode "Vss.n935" 0 0 35441 37008 0
rnode "Vss.n936" 0 0 33007 35932 0
rnode "Vss.n937" 0 0 33067 36025 0
rnode "Vss.n938" 0 0 33067 36025 0
rnode "Vss.n939" 0 0 33067 36025 0
rnode "Vss.n940" 0 0 33072 35670 0
rnode "Vss.n941" 0 0 33072 35670 0
rnode "Vss.n942" 0 0 32935 35159 0
rnode "Vss.n943" 0 0 33072 33465 0
rnode "Vss.n944" 0 0 33072 33465 0
rnode "Vss.n945" 0 0 33067 33820 0
rnode "Vss.n946" 0 0 33067 33820 0
rnode "Vss.n947" 0 0 33067 33820 0
rnode "Vss.n948" 0 0 33007 33727 0
rnode "Vss.t615" 0 0 29053 30540 0
rnode "Vss.n949" 0 0 29293 30754 0
rnode "Vss.n950" 0 0 29293 30326 0
rnode "Vss.n951" 0 0 29293 30540 0
rnode "Vss.n952" 0 0 29293 30540 0
rnode "Vss.t476" 0 0 29533 30540 0
rnode "Vss.n953" 0 0 29773 30540 0
rnode "Vss.t357" 0 0 33297 29410 0
rnode "Vss.t382" 0 0 31761 29364 0
rnode "Vss.t383" 0 0 31711 29364 0
rnode "Vss.n954" 0 0 31521 29054 0
rnode "Vss.n955" 0 0 31521 29364 0
rnode "Vss.t294" 0 0 31077 29364 0
rnode "Vss.t295" 0 0 31027 29364 0
rnode "Vss.n956" 0 0 30837 29364 0
rnode "Vss.t276" 0 0 30393 29364 0
rnode "Vss.t277" 0 0 30443 29364 0
rnode "Vss.n957" 0 0 30633 29364 0
rnode "Vss.n958" 0 0 30633 29364 0
rnode "Vss.n959" 0 0 30633 29364 0
rnode "Vss.n960" 0 0 30837 29364 0
rnode "Vss.n961" 0 0 30837 29364 0
rnode "Vss.n962" 0 0 31317 29364 0
rnode "Vss.n963" 0 0 31317 29364 0
rnode "Vss.n964" 0 0 31521 29364 0
rnode "Vss.n965" 0 0 31521 29364 0
rnode "Vss.n966" 0 0 32001 29364 0
rnode "Vss.n967" 0 0 32001 29364 0
rnode "Vss.n968" 0 0 33067 29410 0
rnode "Vss.n969" 0 0 33138 29530 0
rnode "Vss.n970" 0 0 34252 29774 0
rnode "Vss.n971" 0 0 29833 30872 0
rnode "Vss.n972" 0 0 33007 31522 0
rnode "Vss.n973" 0 0 33067 31615 0
rnode "Vss.n974" 0 0 33067 31615 0
rnode "Vss.n975" 0 0 33067 31615 0
rnode "Vss.n976" 0 0 33072 31260 0
rnode "Vss.n977" 0 0 33072 31260 0
rnode "Vss.n978" 0 0 33890 31260 0
rnode "Vss.n979" 0 0 33890 31260 0
rnode "Vss.n980" 0 0 34558 31261 0
rnode "Vss.n981" 0 0 35376 31261 0
rnode "Vss.n982" 0 0 35381 31616 0
rnode "Vss.n983" 0 0 35381 31616 0
rnode "Vss.n984" 0 0 36389 32166 0
rnode "Vss.n985" 0 0 36983 29120 0
rnode "Vss.n986" 0 0 37337 30090 0
rnode "Vss.n987" 0 0 38081 30754 0
rnode "Vss.n988" 0 0 38081 30326 0
rnode "Vss.t431" 0 0 37587 30540 0
rnode "Vss.t427" 0 0 37891 30540 0
rnode "Vss.n989" 0 0 38081 30540 0
rnode "Vss.t578" 0 0 38955 30540 0
rnode "Vss.n990" 0 0 38765 30540 0
rnode "Vss.n991" 0 0 39245 30540 0
rnode "Vss.n992" 0 0 40789 29054 0
rnode "Vss.t317" 0 0 40499 29364 0
rnode "Vss.n993" 0 0 40309 29364 0
rnode "Vss.t63" 0 0 39915 29364 0
rnode "Vss.n994" 0 0 39625 29364 0
rnode "Vss.t316" 0 0 40549 29364 0
rnode "Vss.t506" 0 0 41233 29364 0
rnode "Vss.n995" 0 0 41473 29364 0
rnode "Vss.t507" 0 0 41183 29364 0
rnode "Vss.n996" 0 0 40993 29054 0
rnode "Vss.n997" 0 0 40993 29364 0
rnode "Vss.n998" 0 0 40993 29364 0
rnode "Vss.n999" 0 0 40993 29364 0
rnode "Vss.n1000" 0 0 40789 29364 0
rnode "Vss.n1001" 0 0 40789 29364 0
rnode "Vss.n1002" 0 0 40309 29364 0
rnode "Vss.n1003" 0 0 40309 29364 0
rnode "Vss.t629" 0 0 38525 30540 0
rnode "Vss.n1004" 0 0 38765 30754 0
rnode "Vss.n1005" 0 0 38765 30326 0
rnode "Vss.n1006" 0 0 38765 30540 0
rnode "Vss.n1007" 0 0 38765 30540 0
rnode "Vss.t577" 0 0 39005 30540 0
rnode "Vss.n1008" 0 0 39245 30540 0
rnode "Vss.n1009" 0 0 39305 30872 0
rnode "Vss.n1010" 0 0 39625 29364 0
rnode "Vss.t62" 0 0 39865 29364 0
rnode "Vss.n1011" 0 0 40105 29364 0
rnode "Vss.n1012" 0 0 40105 29364 0
rnode "Vss.n1013" 0 0 40105 29364 0
rnode "Vss.n1014" 0 0 40207 29183 0
rnode "Vss.n1015" 0 0 40207 29054 0
rnode "Vss.n1016" 0 0 40549 28944 0
rnode "Vss.n1017" 0 0 38905 30130 0
rnode "Vss.n1018" 0 0 38765 30230 0
rnode "Vss.n1019" 0 0 38081 30230 0
rnode "Vss.n1020" 0 0 37397 30540 0
rnode "Vss.n1021" 0 0 37397 30540 0
rnode "Vss.n1022" 0 0 37397 30540 0
rnode "Vss.t430" 0 0 37637 30540 0
rnode "Vss.t426" 0 0 37841 30540 0
rnode "Vss.n1023" 0 0 38081 30950 0
rnode "Vss.t95" 0 0 37891 28200 0
rnode "Vss.n1024" 0 0 38081 28200 0
rnode "Vss.n1025" 0 0 38081 28200 0
rnode "Vss.t94" 0 0 37841 28200 0
rnode "Vss.n1026" 0 0 38081 28610 0
rnode "Vss.t391" 0 0 38321 28200 0
rnode "Vss.t390" 0 0 38525 28200 0
rnode "Vss.n1027" 0 0 38765 28200 0
rnode "Vss.n1028" 0 0 38765 28200 0
rnode "Vss.n1029" 0 0 38765 28200 0
rnode "Vss.n1030" 0 0 38765 27890 0
rnode "Vss.n1031" 0 0 39245 27890 0
rnode "Vss.n1032" 0 0 39245 28200 0
rnode "Vss.n1033" 0 0 39245 28200 0
rnode "Vss.n1034" 0 0 42528 28610 0
rnode "Vss.n1035" 0 0 42539 29410 0
rnode "Vss.n1036" 0 0 42539 29410 0
rnode "Vss.n1037" 0 0 42539 29410 0
rnode "Vss.n1038" 0 0 42544 29055 0
rnode "Vss.n1039" 0 0 42544 29055 0
rnode "Vss.n1040" 0 0 42639 28897 0
rnode "Vss.n1041" 0 0 41533 28290 0
rnode "Vss.n1042" 0 -0 32519 28290 0
rnode "adc_PISO_0.dffrs_4.vss" 0 0 34448 28897 0
rnode "Vss.n1043" 0 0 33072 29055 0
rnode "Vss.n1044" 0 0 33890 29055 0
rnode "Vss.n1045" 0 0 33895 29410 0
rnode "Vss.n1046" 0 0 33895 29410 0
rnode "Vss.n1047" 0 0 36503 29120 0
rnode "Vss.n1048" 0 0 36503 29120 0
rnode "Vss.n1049" 0 0 36503 29120 0
rnode "Vss.n1050" 0 0 36983 28810 0
rnode "Vss.n1051" 0 0 36443 27890 0
rnode "Vss.n1052" 0 0 37397 27890 0
rnode "Vss.n1053" 0 0 37397 28200 0
rnode "Vss.n1054" 0 0 37397 28200 0
rnode "Vss.n1055" 0 0 37397 28200 0
rnode "Vss.n1056" 0 0 33585 28610 0
rnode "Vss.n1057" 0 0 29773 28200 0
rnode "Vss.t566" 0 0 29533 28200 0
rnode "Vss.t639" 0 0 28849 28200 0
rnode "Vss.t640" 0 0 29053 28200 0
rnode "Vss.n1058" 0 0 29293 28200 0
rnode "Vss.n1059" 0 0 29293 28200 0
rnode "Vss.n1060" 0 0 29293 27986 0
rnode "Vss.n1061" 0 0 28609 27986 0
rnode "Vss.n1062" 0 0 27925 28200 0
rnode "Vss.n1063" 0 0 27925 28200 0
rnode "Vss.n1064" 0 0 27511 29120 0
rnode "Vss.t626" 0 0 27221 29120 0
rnode "Vss.t625" 0 0 27271 29120 0
rnode "Vss.n1065" 0 0 24423 29410 0
rnode "Vss.n1066" 0 0 27031 29120 0
rnode "Vss.n1067" 0 0 27031 29120 0
rnode "Vss.n1068" 0 0 27031 29120 0
rnode "Vss.n1069" 0 0 27511 28810 0
rnode "Vss.n1070" 0 0 22529 29364 0
rnode "Vss.t43" 0 0 22239 29364 0
rnode "Vss.t42" 0 0 22289 29364 0
rnode "Vss.t188" 0 0 21605 29364 0
rnode "Vss.t189" 0 0 21555 29364 0
rnode "Vss.n1071" 0 0 21365 29364 0
rnode "Vss.t78" 0 0 20921 29364 0
rnode "Vss.t79" 0 0 20971 29364 0
rnode "Vss.n1072" 0 0 21161 29364 0
rnode "Vss.n1073" 0 0 21161 29364 0
rnode "Vss.n1074" 0 0 21161 29364 0
rnode "Vss.n1075" 0 0 21365 29364 0
rnode "Vss.n1076" 0 0 21365 29364 0
rnode "Vss.n1077" 0 0 21845 29364 0
rnode "Vss.n1078" 0 0 21845 29364 0
rnode "Vss.n1079" 0 0 22049 29364 0
rnode "Vss.n1080" 0 0 22049 29364 0
rnode "Vss.n1081" 0 0 22049 29364 0
rnode "Vss.n1082" 0 0 22049 29054 0
rnode "Vss.n1083" 0 0 22239 28290 0
rnode "Vss.n1084" 0 0 22529 29054 0
rnode "Vss.n1085" 0 0 26971 27890 0
rnode "Vss.n1086" 0 0 27925 27890 0
rnode "Vss.n1087" 0 0 28609 27890 0
rnode "Vss.n1088" 0 0 29293 27890 0
rnode "Vss.n1089" 0 0 29773 27890 0
rnode "Vss.n1090" 0 0 30153 29054 0
rnode "Vss.n1091" 0 0 30735 29054 0
rnode "Vss.n1092" 0 0 31077 28944 0
rnode "Vss.n1093" 0 0 29433 30130 0
rnode "Vss.n1094" 0 0 29293 30230 0
rnode "Vss.t545" 0 0 28115 30540 0
rnode "Vss.n1095" 0 0 27925 30540 0
rnode "Vss.n1096" 0 0 27925 30540 0
rnode "Vss.n1097" 0 0 28609 30230 0
rnode "Vss.n1098" 0 0 28609 30540 0
rnode "Vss.n1099" 0 0 28609 30540 0
rnode "Vss.t544" 0 0 28165 30540 0
rnode "Vss.t548" 0 0 28369 30540 0
rnode "Vss.n1100" 0 0 28609 30950 0
rnode "Vss.n1101" 0 0 27865 32068 0
rnode "Vss.n1102" 0 0 25727 30550 0
rnode "Vss.t138" 0 0 25679 31616 0
rnode "Vss.t306" 0 0 25495 31616 0
rnode "Vss.t546" 0 0 25311 31616 0
rnode "Vss.n1103" 0 0 25081 31616 0
rnode "Vss.n1104" 0 0 25081 31616 0
rnode "Vss.t547" 0 0 25271 31616 0
rnode "Vss.n1105" 0 0 25081 31616 0
rnode "Vss.n1106" 0 0 24418 29055 0
rnode "Vss.n1107" 0 0 24418 31260 0
rnode "Vss.n1108" 0 0 25086 31261 0
rnode "Vss.n1109" 0 0 25904 31261 0
rnode "Vss.n1110" 0 0 25909 31616 0
rnode "Vss.n1111" 0 0 25909 31616 0
rnode "Vss.n1112" 0 0 26917 32166 0
rnode "Vss.n1113" 0 0 25969 33728 0
rnode "Vss.t47" 0 0 25495 33820 0
rnode "Vss.t77" 0 0 25679 33820 0
rnode "Vss.n1114" 0 0 25909 33820 0
rnode "Vss.n1115" 0 0 25909 33820 0
rnode "Vss.t152" 0 0 25271 33820 0
rnode "Vss.n1116" 0 0 25904 33465 0
rnode "Vss.n1117" 0 0 25904 33465 0
rnode "Vss.n1118" 0 0 24847 35524 0
rnode "Vss.n1119" 0 0 26081 35159 0
rnode "Vss.n1120" 0 0 24847 32954 0
rnode "Vss.n1121" 0 0 24847 35159 0
rnode "Vss.n1122" 0 0 25086 33465 0
rnode "Vss.n1123" 0 0 25086 33465 0
rnode "Vss.n1124" 0 0 25081 33820 0
rnode "Vss.n1125" 0 0 25081 33820 0
rnode "Vss.n1126" 0 0 25081 33820 0
rnode "Vss.t137" 0 0 24009 33820 0
rnode "Vss.t206" 0 0 24193 33820 0
rnode "Vss.n1127" 0 0 24423 33820 0
rnode "Vss.n1128" 0 0 24752 34370 0
rnode "Vss.t49" 0 0 24009 36025 0
rnode "Vss.t46" 0 0 24193 36025 0
rnode "Vss.n1129" 0 0 24423 36025 0
rnode "Vss.n1130" 0 0 24483 35932 0
rnode "Vss.n1131" 0 0 25969 37008 0
rnode "Vss.n1132" 0 0 23535 35932 0
rnode "Vss.n1133" 0 0 23595 36025 0
rnode "Vss.n1134" 0 0 23595 36025 0
rnode "Vss.n1135" 0 0 23595 36025 0
rnode "Vss.n1136" 0 0 23600 35670 0
rnode "Vss.n1137" 0 0 23600 35670 0
rnode "Vss.n1138" 0 0 23463 33319 0
rnode "Vss.n1139" 0 0 23600 33465 0
rnode "Vss.n1140" 0 0 23600 33465 0
rnode "Vss.n1141" 0 0 23595 33820 0
rnode "Vss.n1142" 0 0 23595 33820 0
rnode "Vss.n1143" 0 0 23595 33820 0
rnode "Vss.n1144" 0 0 23535 33727 0
rnode "Vss.t632" 0 0 19377 30540 0
rnode "Vss.t620" 0 0 19581 30540 0
rnode "Vss.n1145" 0 0 19821 30754 0
rnode "Vss.n1146" 0 0 19821 30326 0
rnode "Vss.n1147" 0 0 19821 30540 0
rnode "Vss.n1148" 0 0 19821 30540 0
rnode "Vss.t16" 0 0 20061 30540 0
rnode "Vss.n1149" 0 0 20301 30540 0
rnode "Vss.n1150" 0 0 20361 30872 0
rnode "Vss.n1151" 0 0 23535 31522 0
rnode "Vss.n1152" 0 0 23595 31615 0
rnode "Vss.n1153" 0 0 23595 31615 0
rnode "Vss.n1154" 0 0 23595 31615 0
rnode "Vss.n1155" 0 0 23600 31260 0
rnode "Vss.n1156" 0 0 23600 31260 0
rnode "Vss.n1157" 0 0 23600 29055 0
rnode "Vss.n1158" 0 0 23600 29055 0
rnode "Vss.n1159" 0 0 23595 29410 0
rnode "Vss.n1160" 0 0 23595 29410 0
rnode "Vss.n1161" 0 0 23595 29410 0
rnode "Vss.n1162" 0 0 23666 29530 0
rnode "Vss.t307" 0 0 23825 29410 0
rnode "Vss.t127" 0 0 24009 29410 0
rnode "Vss.n1163" 0 0 24113 28610 0
rnode "Vss.t443" 0 0 19581 28200 0
rnode "Vss.t486" 0 0 20011 28200 0
rnode "Vss.n1164" 0 0 19821 28200 0
rnode "Vss.n1165" 0 0 19821 28200 0
rnode "Vss.n1166" 0 0 19821 28200 0
rnode "Vss.t485" 0 0 20061 28200 0
rnode "Vss.n1167" 0 0 20301 28200 0
rnode "Vss.n1168" 0 0 20301 28200 0
rnode "Vss.n1169" 0 0 20301 27890 0
rnode "Vss.n1170" 0 0 20681 29054 0
rnode "Vss.n1171" 0 0 21263 29054 0
rnode "Vss.n1172" 0 0 21605 28944 0
rnode "Vss.n1173" 0 0 19961 30130 0
rnode "Vss.n1174" 0 0 19821 30230 0
rnode "Vss.n1175" 0 0 19137 30230 0
rnode "Vss.n1176" 0 0 18453 30540 0
rnode "Vss.n1177" 0 0 18453 30540 0
rnode "Vss.n1178" 0 0 18453 30540 0
rnode "Vss.n1179" 0 0 18393 30750 0
rnode "Vss.n1180" 0 0 17061 30040 0
rnode "Vss.n1181" 0 0 17280 29530 0
rnode "Vss.n1182" 0 0 17061 27359 0
rnode "Vss.n1183" 0 0 17001 23719 0
rnode "Vss.t643" 0 0 16771 23719 0
rnode "Vss.t279" 0 0 16587 23719 0
rnode "Vss.t370" 0 0 16403 23719 0
rnode "Vss.n1184" 0 0 16173 23719 0
rnode "Vss.n1185" 0 0 16173 23719 0
rnode "Vss.n1186" 0 0 16173 23719 0
rnode "Vss.n1187" 0 0 16178 23364 0
rnode "Vss.n1188" 0 0 16178 23364 0
rnode "Vss.n1189" 0 0 16457 24138 0
rnode "Vss.n1190" 0 0 15284 25058 0
rnode "Vss.n1191" 0 0 15284 25058 0
rnode "Vss.n1192" 0 0 11212 25370 0
rnode "Vss.n1193" 0 0 13739 27880 0
rnode "Vss.n1194" 0 0 12767 28290 0
rnode "Vss.n1195" 0 0 13057 29054 0
rnode "Vss.n1196" 0 0 17499 27890 0
rnode "Vss.n1197" 0 0 18453 27890 0
rnode "Vss.n1198" 0 0 19137 27890 0
rnode "Vss.n1199" 0 0 19137 28200 0
rnode "Vss.n1200" 0 0 19137 28200 0
rnode "Vss.n1201" 0 0 19137 28610 0
rnode "Vss.t71" 0 0 18897 28200 0
rnode "Vss.t73" 0 0 18693 28200 0
rnode "Vss.n1202" 0 0 18547 25797 0
rnode "Vss.n1203" 0 0 17659 19310 0
rnode "Vss.t488" 0 0 17889 19310 0
rnode "Vss.t450" 0 0 18073 19310 0
rnode "Vss.t596" 0 0 18257 19310 0
rnode "Vss.n1204" 0 0 18487 19310 0
rnode "Vss.n1205" 0 0 18487 19310 0
rnode "Vss.n1206" 0 0 18482 18955 0
rnode "Vss.n1207" 0 0 18482 18955 0
rnode "Vss.n1208" 0 0 16996 18954 0
rnode "Vss.n1209" 0 0 16907 17517 0
rnode "Vss.n1210" 0 0 16996 16749 0
rnode "Vss.n1211" 0 0 17001 17104 0
rnode "Vss.n1212" 0 0 17001 17104 0
rnode "Vss.n1213" 0 0 17061 6476 0
rnode "Vss.n1214" 0 0 17001 19309 0
rnode "Vss.t278" 0 0 16771 19309 0
rnode "Vss.t102" 0 0 16587 19309 0
rnode "Vss.t644" 0 0 16403 19309 0
rnode "Vss.n1215" 0 0 16173 19309 0
rnode "Vss.n1216" 0 0 16173 19309 0
rnode "Vss.n1217" 0 0 16173 19309 0
rnode "Vss.n1218" 0 0 16178 18954 0
rnode "Vss.n1219" 0 0 16178 18954 0
rnode "Vss.n1220" 0 0 16457 19728 0
rnode "Vss.t681" 0 0 16771 22524 0
rnode "Vss.t108" 0 0 16771 21514 0
rnode "Vss.n1221" 0 0 16771 21828 0
rnode "SARlogic_0.dffrs_12.nand3_1.A" 0 0 15975 21825 0
rnode "Vss.t679" 0 0 16587 20319 0
rnode "Vss.t101" 0 0 16587 19309 0
rnode "Vss.n1222" 0 0 16587 19739 0
rnode "SARlogic_0.dffrs_12.nand3_6.B" 0 0 15975 19739 0
rnode "Vss.n1223" 0 0 15867 21070 0
rnode "SARlogic_0.dffrs_12.clk" 0 0 15487 21042 0
rnode "Vss.n1224" 0 0 15414 21042 0
rnode "Vss.n1225" 0 0 16178 21159 0
rnode "Vss.n1226" 0 0 16178 21159 0
rnode "Vss.n1227" 0 0 16173 21514 0
rnode "Vss.n1228" 0 0 16173 21514 0
rnode "Vss.n1229" 0 0 16173 21514 0
rnode "Vss.n1230" 0 0 16113 21421 0
rnode "Vss.n1231" 0 0 14505 21422 0
rnode "Vss.n1232" 0 0 13617 21514 0
rnode "Vss.t533" 0 0 13847 21514 0
rnode "Vss.t325" 0 0 14031 21514 0
rnode "Vss.t540" 0 0 14215 21514 0
rnode "Vss.n1233" 0 0 14445 21514 0
rnode "Vss.n1234" 0 0 14445 21514 0
rnode "Vss.n1235" 0 0 14440 21159 0
rnode "Vss.n1236" 0 0 14440 21159 0
rnode "Vss.n1237" 0 0 14647 20648 0
rnode "Vss.n1238" 0 0 12865 19728 0
rnode "Vss.t324" 0 0 12321 19309 0
rnode "Vss.n1239" 0 0 12131 19309 0
rnode "Vss.n1240" 0 0 12131 19309 0
rnode "Vss.n1241" 0 0 12959 19309 0
rnode "Vss.n1242" 0 0 12954 18954 0
rnode "Vss.n1243" 0 0 12954 18954 0
rnode "Vss.n1244" 0 0 13622 18955 0
rnode "Vss.n1245" 0 0 13622 18955 0
rnode "Vss.n1246" 0 0 13617 19310 0
rnode "Vss.n1247" 0 0 13617 19310 0
rnode "Vss.n1248" 0 0 13617 19310 0
rnode "Vss.n1249" 0 0 13288 19860 0
rnode "Vss.n1250" 0 0 13019 19216 0
rnode "Vss.t201" 0 0 12361 17104 0
rnode "Vss.t602" 0 0 12545 17104 0
rnode "Vss.t227" 0 0 12729 17104 0
rnode "Vss.n1251" 0 0 12959 17104 0
rnode "Vss.n1252" 0 0 12959 17104 0
rnode "Vss.n1253" 0 0 12954 16749 0
rnode "Vss.n1254" 0 0 12954 16749 0
rnode "Vss.n1255" 0 0 12865 17118 0
rnode "Vss.n1256" 0 0 8823 17118 0
rnode "Vss.n1257" 0 0 8912 18954 0
rnode "Vss.n1258" 0 0 8912 18954 0
rnode "Vss.t387" 0 0 8279 19309 0
rnode "Vss.n1259" 0 0 8917 19309 0
rnode "Vss.t190" 0 0 8687 19309 0
rnode "Vss.t389" 0 0 8503 19309 0
rnode "Vss.t386" 0 0 8319 19309 0
rnode "Vss.t501" 0 0 8687 14143 0
rnode "Vss.t583" 0 0 8503 14143 0
rnode "Vss.t115" 0 0 8319 14143 0
rnode "Vss.n1260" 0 0 8917 14143 0
rnode "Vss.t116" 0 0 8279 14143 0
rnode "Vss.n1261" 0 0 8912 13788 0
rnode "Vss.n1262" 0 0 8094 13788 0
rnode "Vss.n1263" 0 0 8089 14143 0
rnode "Vss.n1264" 0 0 8089 14143 0
rnode "Vss.n1265" 0 0 8089 14143 0
rnode "Vss.t647" 0 0 8503 17104 0
rnode "Vss.t14" 0 0 8319 17104 0
rnode "Vss.n1266" 0 0 8089 17104 0
rnode "Vss.n1267" 0 0 8029 19216 0
rnode "Vss.n1268" 0 0 8089 19309 0
rnode "Vss.n1269" 0 0 8089 19309 0
rnode "Vss.n1270" 0 0 8089 19309 0
rnode "Vss.n1271" 0 0 8094 18954 0
rnode "Vss.t672" 0 0 4461 17104 0
rnode "Vss.t222" 0 0 4645 17104 0
rnode "Vss.n1272" 0 0 4875 17104 0
rnode "Vss.t141" 0 0 4277 14143 0
rnode "Vss.t565" 0 0 4461 14143 0
rnode "Vss.t421" 0 0 4645 14143 0
rnode "Vss.n1273" 0 0 4047 14143 0
rnode "Vss.t142" 0 0 4237 14143 0
rnode "Vss.n1274" 0 0 4047 14143 0
rnode "Vss.n1275" 0 0 4052 13788 0
rnode "Vss.n1276" 0 0 4870 13788 0
rnode "Vss.n1277" 0 0 4875 14143 0
rnode "Vss.n1278" 0 0 4875 14143 0
rnode "Vss.n1279" 0 0 4935 19216 0
rnode "Vss.t403" 0 0 4277 19309 0
rnode "Vss.t646" 0 0 4461 19309 0
rnode "Vss.t330" 0 0 4645 19309 0
rnode "Vss.n1280" 0 0 4875 19309 0
rnode "Vss.n1281" 0 0 4875 19309 0
rnode "Vss.t344" 0 0 1681 19310 0
rnode "Vss.n1282" 0 0 1491 19310 0
rnode "Vss.n1283" 0 0 1491 19310 0
rnode "Vss.n1284" 0 0 2319 19310 0
rnode "Vss.n1285" 0 0 2314 18955 0
rnode "Vss.n1286" 0 0 1496 18955 0
rnode "Vss.n1287" 0 0 -1723 19310 0
rnode "Vss.t6" 0 0 -2361 19310 0
rnode "Vss.n1288" 0 0 -2551 19310 0
rnode "Vss.n1289" 0 0 -2551 19310 0
rnode "Vss.n1290" 0 0 -2546 18955 0
rnode "Vss.n1291" 0 0 -2546 18955 0
rnode "Vss.n1292" 0 0 -3753 17118 0
rnode "Vss.n1293" 0 0 -3303 17118 0
rnode "Vss.n1294" 0 0 -4032 18954 0
rnode "Vss.n1295" 0 0 -4032 18954 0
rnode "Vss.t231" 0 0 -3847 19309 0
rnode "Vss.n1296" 0 0 -4037 19309 0
rnode "Vss.t67" 0 0 -3439 19309 0
rnode "Vss.t340" 0 0 -3623 19309 0
rnode "Vss.t230" 0 0 -3807 19309 0
rnode "Vss.n1297" 0 0 -4037 19309 0
rnode "Vss.n1298" 0 0 -4037 19309 0
rnode "Vss.n1299" 0 0 -3209 19309 0
rnode "Vss.n1300" 0 0 -3214 18954 0
rnode "Vss.n1301" 0 0 -3214 18954 0
rnode "Vss.n1302" 0 0 10 18954 0
rnode "Vss.t519" 0 0 195 19309 0
rnode "Vss.n1303" 0 0 5 19309 0
rnode "Vss.n1304" 0 0 5 19309 0
rnode "Vss.n1305" 0 0 5 19309 0
rnode "Vss.t518" 0 0 235 19309 0
rnode "Vss.t440" 0 0 419 19309 0
rnode "Vss.t83" 0 0 603 19309 0
rnode "Vss.n1306" 0 0 833 19309 0
rnode "Vss.n1307" 0 0 833 19309 0
rnode "Vss.n1308" 0 0 828 18954 0
rnode "Vss.n1309" 0 0 828 18954 0
rnode "Vss.t404" 0 0 4237 19309 0
rnode "Vss.n1310" 0 0 4047 19309 0
rnode "Vss.n1311" 0 0 4047 19309 0
rnode "Vss.n1312" 0 0 4052 18954 0
rnode "Vss.n1313" 0 0 4870 18954 0
rnode "Vss.n1314" 0 0 4870 18954 0
rnode "Vss.n1315" 0 0 5538 18955 0
rnode "Vss.n1316" 0 0 4781 19728 0
rnode "Vss.n1317" 0 0 7320 20648 0
rnode "Vss.n1318" 0 0 6356 21159 0
rnode "Vss.n1319" 0 0 6356 21159 0
rnode "Vss.n1320" 0 0 6361 21514 0
rnode "Vss.n1321" 0 0 6361 21514 0
rnode "Vss.n1322" 0 0 6421 21422 0
rnode "Vss.n1323" 0 0 7225 22984 0
rnode "Vss.n1324" 0 0 8089 23719 0
rnode "Vss.t379" 0 0 8319 23719 0
rnode "Vss.t191" 0 0 8503 23719 0
rnode "Vss.t384" 0 0 8687 23719 0
rnode "Vss.n1325" 0 0 8917 23719 0
rnode "Vss.n1326" 0 0 8917 23719 0
rnode "Vss.n1327" 0 0 8912 23364 0
rnode "Vss.n1328" 0 0 8912 23364 0
rnode "Vss.n1329" 0 0 9341 23218 0
rnode "Vss.n1330" 0 0 9341 22853 0
rnode "Vss.n1331" 0 0 9580 21159 0
rnode "Vss.n1332" 0 0 9580 21159 0
rnode "Vss.n1333" 0 0 10398 21159 0
rnode "Vss.n1334" 0 0 10398 21159 0
rnode "Vss.n1335" 0 0 12136 21159 0
rnode "Vss.n1336" 0 0 12131 21514 0
rnode "Vss.n1337" 0 0 12131 21514 0
rnode "Vss.n1338" 0 0 12131 21514 0
rnode "Vss.n1339" 0 0 12071 21421 0
rnode "Vss.n1340" 0 0 11267 19860 0
rnode "Vss.n1341" 0 0 12071 19216 0
rnode "Vss.n1342" 0 0 12131 14143 0
rnode "Vss.n1343" 0 0 12131 14143 0
rnode "Vss.n1344" 0 0 12131 14143 0
rnode "Vss.n1345" 0 0 12136 13788 0
rnode "Vss.n1346" 0 0 12136 13788 0
rnode "SARlogic_0.dffrs_10.vss" 0 0 9619 16591 0
rnode "Vss.n1347" 0 0 10309 14689 0
rnode "Vss.n1348" 0 0 9341 13642 0
rnode "Vss.n1349" 0 0 9341 13277 0
rnode "Vss.n1350" 0 0 8912 11583 0
rnode "Vss.n1351" 0 0 8912 11583 0
rnode "Vss.n1352" 0 0 8917 11938 0
rnode "Vss.t497" 0 0 8279 11938 0
rnode "Vss.n1353" 0 0 8089 11938 0
rnode "Vss.n1354" 0 0 8089 11938 0
rnode "Vss.n1355" 0 0 8089 11938 0
rnode "Vss.n1356" 0 0 8029 11845 0
rnode "Vss.n1357" 0 0 6421 11846 0
rnode "Vss.t166" 0 0 5763 11938 0
rnode "Vss.t420" 0 0 5947 11938 0
rnode "Vss.t381" 0 0 6131 11938 0
rnode "Vss.n1358" 0 0 6361 11938 0
rnode "Vss.n1359" 0 0 6361 11938 0
rnode "Vss.n1360" 0 0 6356 11583 0
rnode "Vss.n1361" 0 0 6356 11583 0
rnode "Vss.n1362" 0 0 8373 10152 0
rnode "Vss.n1363" 0 0 7320 11072 0
rnode "Vss.n1364" 0 0 5299 11437 0
rnode "Vss.n1365" 0 0 5299 13642 0
rnode "Vss.n1366" 0 0 6267 15145 0
rnode "SARlogic_0.dffrs_9.vss" 0 0 5577 16591 0
rnode "Vss.n1367" 0 0 4870 16749 0
rnode "Vss.t15" 0 0 8279 17104 0
rnode "Vss.n1368" 0 0 8089 17104 0
rnode "Vss.n1369" 0 0 8094 16749 0
rnode "Vss.n1370" 0 0 8912 16749 0
rnode "Vss.n1371" 0 0 8917 17104 0
rnode "Vss.n1372" 0 0 8917 17104 0
rnode "Vss.n1373" 0 0 8977 19216 0
rnode "Vss.n1374" 0 0 9246 19860 0
rnode "Vss.n1375" 0 0 9246 12488 0
rnode "Vss.t579" 0 0 9989 9734 0
rnode "Vss.t526" 0 0 9805 9734 0
rnode "Vss.n1376" 0 0 9575 9734 0
rnode "Vss.n1377" 0 0 9246 10284 0
rnode "Vss.n1378" 0 0 8089 9733 0
rnode "Vss.t498" 0 0 8319 9733 0
rnode "Vss.t282" 0 0 8503 9733 0
rnode "Vss.t582" 0 0 8687 9733 0
rnode "Vss.n1379" 0 0 8917 9733 0
rnode "Vss.n1380" 0 0 8917 9733 0
rnode "Vss.n1381" 0 0 8912 9378 0
rnode "Vss.n1382" 0 0 8912 9378 0
rnode "Vss.n1383" 0 0 9580 9379 0
rnode "Vss.t527" 0 0 9765 9734 0
rnode "Vss.n1384" 0 0 9575 9734 0
rnode "Vss.n1385" 0 0 9580 9379 0
rnode "Vss.n1386" 0 0 10403 9734 0
rnode "Vss.n1387" 0 0 10403 9734 0
rnode "Vss.n1388" 0 0 10524 8078 0
rnode "Vss.t662" 0 0 8503 7528 0
rnode "Vss.t112" 0 0 8687 7528 0
rnode "Vss.n1389" 0 0 8917 7528 0
rnode "Vss.n1390" 0 0 8917 7528 0
rnode "Vss.t581" 0 0 8279 7528 0
rnode "Vss.n1391" 0 0 8089 7528 0
rnode "Vss.n1392" 0 0 8089 7528 0
rnode "Vss.n1393" 0 0 8089 7528 0
rnode "Vss.n1394" 0 0 6482 8078 0
rnode "Vss.t280" 0 0 4461 9733 0
rnode "Vss.t422" 0 0 4277 9733 0
rnode "Vss.n1395" 0 0 4047 9733 0
rnode "Vss.t401" 0 0 1905 9734 0
rnode "Vss.t668" 0 0 2089 9734 0
rnode "Vss.n1396" 0 0 2319 9734 0
rnode "Vss.n1397" 0 0 3183 10284 0
rnode "Vss.n1398" 0 0 3987 9640 0
rnode "Vss.n1399" 0 0 4047 7528 0
rnode "Vss.t569" 0 0 4277 7528 0
rnode "Vss.t663" 0 0 4461 7528 0
rnode "Vss.t479" 0 0 4645 7528 0
rnode "Vss.n1400" 0 0 4875 7528 0
rnode "Vss.n1401" 0 0 4875 7528 0
rnode "Vss.n1402" 0 0 4870 7173 0
rnode "Vss.n1403" 0 0 4870 7173 0
rnode "Vss.n1404" 0 0 4781 7941 0
rnode "Vss.n1405" 0 0 4870 9378 0
rnode "Vss.n1406" 0 0 4870 9378 0
rnode "Vss.n1407" 0 0 4875 9733 0
rnode "Vss.n1408" 0 0 4875 9733 0
rnode "Vss.n1409" 0 0 5204 10284 0
rnode "Vss.n1410" 0 0 5204 11203 0
rnode "Vss.n1411" 0 0 4875 11938 0
rnode "Vss.t290" 0 0 4645 11938 0
rnode "Vss.t598" 0 0 4461 11938 0
rnode "Vss.t504" 0 0 4277 11938 0
rnode "Vss.n1412" 0 0 4047 11938 0
rnode "Vss.n1413" 0 0 4047 11938 0
rnode "Vss.n1414" 0 0 4047 11938 0
rnode "Vss.n1415" 0 0 4052 11583 0
rnode "Vss.n1416" 0 0 2314 11583 0
rnode "Vss.n1417" 0 0 2314 11583 0
rnode "Vss.n1418" 0 0 2319 11938 0
rnode "Vss.n1419" 0 0 2319 11938 0
rnode "Vss.n1420" 0 0 2379 11846 0
rnode "Vss.n1421" 0 0 3183 13408 0
rnode "Vss.n1422" 0 0 3987 19216 0
rnode "Vss.n1423" 0 0 4047 17104 0
rnode "Vss.n1424" 0 0 4047 17104 0
rnode "Vss.n1425" 0 0 4047 17104 0
rnode "Vss.n1426" 0 0 4052 16749 0
rnode "Vss.n1427" 0 0 10 16749 0
rnode "Vss.t522" 0 0 195 17104 0
rnode "Vss.n1428" 0 0 5 17104 0
rnode "Vss.t225" 0 0 603 17104 0
rnode "Vss.t661" 0 0 419 17104 0
rnode "Vss.t521" 0 0 235 17104 0
rnode "Vss.n1429" 0 0 5 17104 0
rnode "Vss.n1430" 0 0 5 17104 0
rnode "Vss.n1431" 0 0 833 17104 0
rnode "Vss.n1432" 0 0 828 16749 0
rnode "Vss.n1433" 0 0 828 16749 0
rnode "SARlogic_0.dffrs_8.vss" 0 0 1535 16591 0
rnode "Vss.n1434" 0 0 2225 14689 0
rnode "SARlogic_0.dffrs_7.vss" 0 0 -2507 16591 0
rnode "Vss.n1435" 0 0 289 14105 0
rnode "Vss.n1436" 0 0 10 13788 0
rnode "Vss.n1437" 0 0 10 13788 0
rnode "Vss.t179" 0 0 195 14143 0
rnode "Vss.n1438" 0 0 5 14143 0
rnode "Vss.n1439" 0 0 5 14143 0
rnode "Vss.n1440" 0 0 5 14143 0
rnode "Vss.t178" 0 0 235 14143 0
rnode "Vss.t18" 0 0 419 14143 0
rnode "Vss.t589" 0 0 603 14143 0
rnode "Vss.n1441" 0 0 833 14143 0
rnode "Vss.n1442" 0 0 833 14143 0
rnode "Vss.n1443" 0 0 828 13788 0
rnode "Vss.n1444" 0 0 828 13788 0
rnode "Vss.n1445" 0 0 1257 13642 0
rnode "Vss.n1446" 0 0 1257 13277 0
rnode "Vss.n1447" 0 0 828 11583 0
rnode "Vss.t445" 0 0 195 11938 0
rnode "Vss.n1448" 0 0 5 11938 0
rnode "Vss.n1449" 0 0 10 11583 0
rnode "Vss.n1450" 0 0 828 11583 0
rnode "Vss.n1451" 0 0 833 11938 0
rnode "Vss.n1452" 0 0 833 11938 0
rnode "Vss.n1453" 0 0 1155 12488 0
rnode "Vss.n1454" 0 0 1155 12488 0
rnode "Vss.n1455" 0 0 1431 11846 0
rnode "Vss.n1456" 0 0 1417 16633 0
rnode "Vss.n1457" 0 0 1431 16634 0
rnode "Vss.n1458" 0 0 1417 21421 0
rnode "Vss.n1459" 0 0 1155 22064 0
rnode "Vss.t654" 0 0 419 21514 0
rnode "Vss.t438" 0 0 603 21514 0
rnode "Vss.n1460" 0 0 833 21514 0
rnode "Vss.n1461" 0 0 833 21514 0
rnode "Vss.t66" 0 0 195 21514 0
rnode "Vss.n1462" 0 0 5 21514 0
rnode "Vss.n1463" 0 0 5 21514 0
rnode "Vss.n1464" 0 0 5 21514 0
rnode "Vss.n1465" 0 0 -55 21421 0
rnode "Vss.n1466" 0 0 -859 19860 0
rnode "Vss.n1467" 0 0 -1663 11846 0
rnode "Vss.n1468" 0 0 -1723 11938 0
rnode "Vss.t588" 0 0 -1953 11938 0
rnode "Vss.t449" 0 0 -2137 11938 0
rnode "Vss.t133" 0 0 -2321 11938 0
rnode "Vss.n1469" 0 0 -2551 11938 0
rnode "Vss.n1470" 0 0 -2551 11938 0
rnode "Vss.n1471" 0 0 -2551 11938 0
rnode "Vss.n1472" 0 0 -2546 11583 0
rnode "Vss.n1473" 0 0 -2546 11583 0
rnode "Vss.n1474" 0 0 -3214 11583 0
rnode "Vss.n1475" 0 0 -2785 11437 0
rnode "Vss.n1476" 0 0 -764 11072 0
rnode "Vss.n1477" 0 0 -3303 7941 0
rnode "Vss.n1478" 0 0 -3214 9378 0
rnode "Vss.n1479" 0 0 -1723 9734 0
rnode "Vss.t558" 0 0 -2361 9734 0
rnode "Vss.t601" 0 0 -1953 9734 0
rnode "Vss.t574" 0 0 -2137 9734 0
rnode "Vss.t557" 0 0 -2321 9734 0
rnode "Vss.t291" 0 0 -3623 9733 0
rnode "Vss.t221" 0 0 -3439 9733 0
rnode "Vss.n1480" 0 0 -3209 9733 0
rnode "Vss.n1481" 0 0 -2880 10284 0
rnode "Vss.n1482" 0 0 -2551 9734 0
rnode "Vss.n1483" 0 0 -2551 9734 0
rnode "Vss.n1484" 0 0 -2551 9734 0
rnode "Vss.n1485" 0 0 -2546 9379 0
rnode "Vss.n1486" 0 0 -2546 9379 0
rnode "Vss.n1487" 0 0 289 10152 0
rnode "Vss.n1488" 0 0 -7345 10152 0
rnode "Vss.n1489" 0 0 -5765 9734 0
rnode "Vss.t200" 0 0 -6403 9734 0
rnode "Vss.n1490" 0 0 -5765 9734 0
rnode "Vss.t607" 0 0 -5995 9734 0
rnode "Vss.t195" 0 0 -6179 9734 0
rnode "Vss.t199" 0 0 -6363 9734 0
rnode "Vss.n1491" 0 0 -6593 9734 0
rnode "Vss.n1492" 0 0 -6593 9734 0
rnode "Vss.n1493" 0 0 -6593 9734 0
rnode "Vss.n1494" 0 0 -6588 9379 0
rnode "Vss.n1495" 0 0 -6588 9379 0
rnode "Vss.t51" 0 0 -7889 9733 0
rnode "Vss.n1496" 0 0 -8079 9733 0
rnode "Vss.n1497" 0 0 -8079 9733 0
rnode "Vss.n1498" 0 0 -8079 9733 0
rnode "Vss.t50" 0 0 -7849 9733 0
rnode "Vss.t283" 0 0 -7665 9733 0
rnode "Vss.t248" 0 0 -7481 9733 0
rnode "Vss.n1499" 0 0 -7251 9733 0
rnode "Vss.n1500" 0 0 -7251 9733 0
rnode "Vss.n1501" 0 0 -7256 9378 0
rnode "Vss.n1502" 0 0 -7256 9378 0
rnode "Vss.n1503" 0 0 -4032 9378 0
rnode "Vss.n1504" 0 0 -4037 9733 0
rnode "Vss.n1505" 0 0 -4037 9733 0
rnode "Vss.n1506" 0 0 -4037 9733 0
rnode "Vss.n1507" 0 0 -4901 10284 0
rnode "Vss.n1508" 0 0 -4097 11845 0
rnode "Vss.n1509" 0 0 -4037 11938 0
rnode "Vss.n1510" 0 0 -4037 11938 0
rnode "Vss.n1511" 0 0 -4037 11938 0
rnode "Vss.n1512" 0 0 -4032 11583 0
rnode "Vss.n1513" 0 0 -5770 11583 0
rnode "Vss.n1514" 0 0 -5770 11583 0
rnode "Vss.t154" 0 0 -6403 11938 0
rnode "Vss.t153" 0 0 -6363 11938 0
rnode "Vss.t52" 0 0 -6179 11938 0
rnode "Vss.t298" 0 0 -5995 11938 0
rnode "Vss.n1515" 0 0 -5765 11938 0
rnode "Vss.n1516" 0 0 -5765 11938 0
rnode "Vss.n1517" 0 0 -6593 11938 0
rnode "Vss.n1518" 0 0 -6593 11938 0
rnode "Vss.n1519" 0 0 -6588 11583 0
rnode "Vss.n1520" 0 0 -6588 11583 0
rnode "Vss.n1521" 0 0 -7256 11583 0
rnode "Vss.n1522" 0 0 -6827 13277 0
rnode "Vss.n1523" 0 0 -6827 13642 0
rnode "Vss.n1524" 0 0 -5859 14689 0
rnode "SARlogic_0.dffrs_14.vss" 0 0 -6549 16594 0
rnode "Vss.n1525" 0 0 -4032 16749 0
rnode "Vss.t88" 0 0 -3847 17104 0
rnode "Vss.n1526" 0 0 -4037 17104 0
rnode "Vss.n1527" 0 0 -4032 16749 0
rnode "Vss.n1528" 0 0 -3214 16749 0
rnode "Vss.n1529" 0 0 -3209 17104 0
rnode "Vss.n1530" 0 0 -3209 17104 0
rnode "Vss.n1531" 0 0 -3149 19216 0
rnode "Vss.n1532" 0 0 -2880 19860 0
rnode "Vss.n1533" 0 0 -2880 20779 0
rnode "Vss.n1534" 0 0 -2551 21514 0
rnode "Vss.t296" 0 0 -2321 21514 0
rnode "Vss.t228" 0 0 -2137 21514 0
rnode "Vss.t268" 0 0 -1953 21514 0
rnode "Vss.n1535" 0 0 -1723 21514 0
rnode "Vss.n1536" 0 0 -1723 21514 0
rnode "Vss.n1537" 0 0 -1728 21159 0
rnode "Vss.n1538" 0 0 -1728 21159 0
rnode "Vss.n1539" 0 0 -1817 21933 0
rnode "Vss.n1540" 0 0 828 23364 0
rnode "Vss.t587" 0 0 195 23719 0
rnode "Vss.n1541" 0 0 833 23719 0
rnode "Vss.n1542" 0 0 833 23719 0
rnode "Vss.t516" 0 0 603 23719 0
rnode "Vss.t84" 0 0 419 23719 0
rnode "Vss.t586" 0 0 235 23719 0
rnode "Vss.n1543" 0 0 5 23719 0
rnode "Vss.n1544" 0 0 5 23719 0
rnode "Vss.n1545" 0 0 5 23719 0
rnode "Vss.n1546" 0 0 10 23364 0
rnode "Vss.n1547" 0 0 10 23364 0
rnode "Vss.n1548" 0 0 -1817 24138 0
rnode "Vss.n1549" 0 0 -914 25370 0
rnode "Vss.n1550" 0 0 3128 25370 0
rnode "Vss.n1551" 0 0 4267 27880 0
rnode "Vss.n1552" 0 0 3295 28289 0
rnode "Vss.n1553" 0 0 3105 29053 0
rnode "Vss.n1554" 0 0 3105 29363 0
rnode "Vss.n1555" 0 0 3105 29363 0
rnode "Vss.n1556" 0 0 3105 29363 0
rnode "Vss.n1557" 0 0 2901 29363 0
rnode "Vss.n1558" 0 0 1737 29363 0
rnode "Vss.t75" 0 0 1977 29363 0
rnode "Vss.t76" 0 0 2027 29363 0
rnode "Vss.n1559" 0 0 2217 29363 0
rnode "Vss.n1560" 0 0 2217 29363 0
rnode "Vss.n1561" 0 0 2217 29363 0
rnode "Vss.n1562" 0 0 2901 29363 0
rnode "Vss.t273" 0 0 2611 29363 0
rnode "Vss.n1563" 0 0 2421 29363 0
rnode "Vss.n1564" 0 0 2421 29363 0
rnode "Vss.n1565" 0 0 2421 29363 0
rnode "Vss.t272" 0 0 2661 29363 0
rnode "Vss.n1566" 0 0 2709 25189 0
rnode "Vss.n1567" 0 0 1431 24086 0
rnode "Vss.n1568" 0 0 1417 26899 0
rnode "Vss.n1569" 0 0 1357 28199 0
rnode "Vss.n1570" 0 0 1155 25189 0
rnode "Vss.t246" 0 0 1117 28199 0
rnode "Vss.t7" 0 0 433 28199 0
rnode "Vss.t9" 0 0 637 28199 0
rnode "Vss.n1571" 0 0 877 28199 0
rnode "Vss.n1572" 0 0 877 28199 0
rnode "Vss.n1573" 0 0 877 28199 0
rnode "Vss.n1574" 0 0 877 27889 0
rnode "Vss.n1575" 0 0 1357 27889 0
rnode "Vss.n1576" 0 0 1737 29053 0
rnode "Vss.n1577" 0 0 2319 29053 0
rnode "Vss.n1578" 0 0 2661 28943 0
rnode "Vss.n1579" 0 0 1017 30129 0
rnode "Vss.n1580" 0 0 877 30229 0
rnode "Vss.t39" 0 0 -301 30539 0
rnode "Vss.n1581" 0 0 -491 30539 0
rnode "Vss.n1582" 0 0 -491 30539 0
rnode "Vss.n1583" 0 0 193 30229 0
rnode "Vss.n1584" 0 0 193 30539 0
rnode "Vss.n1585" 0 0 193 30539 0
rnode "Vss.t38" 0 0 -251 30539 0
rnode "Vss.t40" 0 0 -47 30539 0
rnode "Vss.n1586" 0 0 193 30949 0
rnode "Vss.n1587" 0 0 -2447 33727 0
rnode "Vss.n1588" 0 0 -2689 30549 0
rnode "Vss.n1589" 0 0 -3335 31615 0
rnode "Vss.t37" 0 0 -3145 31615 0
rnode "Vss.n1590" 0 0 -3335 31615 0
rnode "Vss.n1591" 0 0 -5327 32033 0
rnode "Vss.n1592" 0 0 -4816 31259 0
rnode "Vss.n1593" 0 0 -4816 31259 0
rnode "Vss.t266" 0 0 -4631 31614 0
rnode "Vss.n1594" 0 0 -4821 31614 0
rnode "Vss.n1595" 0 0 -4821 31614 0
rnode "Vss.t169" 0 0 -2737 31615 0
rnode "Vss.t301" 0 0 -2921 31615 0
rnode "Vss.t36" 0 0 -3105 31615 0
rnode "Vss.n1596" 0 0 -3335 31615 0
rnode "Vss.n1597" 0 0 -3664 32165 0
rnode "Vss.n1598" 0 0 -4881 33726 0
rnode "Vss.n1599" 0 0 -4821 36024 0
rnode "Vss.t180" 0 0 -4591 36024 0
rnode "Vss.t542" 0 0 -4407 36024 0
rnode "Vss.t264" 0 0 -4223 36024 0
rnode "Vss.n1600" 0 0 -3993 36024 0
rnode "Vss.n1601" 0 0 -3335 33819 0
rnode "Vss.t209" 0 0 -4223 33819 0
rnode "Vss.t126" 0 0 -4407 33819 0
rnode "Vss.t192" 0 0 -4591 33819 0
rnode "Vss.n1602" 0 0 -4821 33819 0
rnode "Vss.n1603" 0 0 -4821 33819 0
rnode "Vss.t193" 0 0 -4631 33819 0
rnode "Vss.n1604" 0 0 -4821 33819 0
rnode "Vss.n1605" 0 0 -4816 33464 0
rnode "Vss.n1606" 0 0 -3569 35158 0
rnode "Vss.n1607" 0 0 -2335 32953 0
rnode "Vss.n1608" 0 0 -3330 33464 0
rnode "Vss.t135" 0 0 -3105 33819 0
rnode "Vss.t267" 0 0 -2921 33819 0
rnode "Vss.t315" 0 0 -2737 33819 0
rnode "Vss.n1609" 0 0 -2507 33819 0
rnode "Vss.n1610" 0 0 -2507 33819 0
rnode "Vss.t136" 0 0 -3145 33819 0
rnode "Vss.n1611" 0 0 -3335 33819 0
rnode "Vss.n1612" 0 0 -3335 33819 0
rnode "Vss.n1613" 0 0 -3330 33464 0
rnode "Vss.n1614" 0 0 -2512 33464 0
rnode "Vss.n1615" 0 0 -2512 33464 0
rnode "Vss.n1616" 0 0 -2335 35158 0
rnode "Vss.n1617" 0 0 -3569 35523 0
rnode "Vss.n1618" 0 0 -3998 35669 0
rnode "Vss.n1619" 0 0 -3998 35669 0
rnode "Vss.t181" 0 0 -4631 36024 0
rnode "Vss.n1620" 0 0 -3993 36024 0
rnode "Vss.n1621" 0 0 -4821 36024 0
rnode "Vss.n1622" 0 0 -4821 36024 0
rnode "Vss.n1623" 0 0 -4816 35669 0
rnode "Vss.n1624" 0 0 -4816 35669 0
rnode "Vss.n1625" 0 0 -4932 35523 0
rnode "Vss.n1626" 0 0 -4816 33464 0
rnode "Vss.n1627" 0 0 -3998 33464 0
rnode "Vss.n1628" 0 0 -3998 33464 0
rnode "Vss.n1629" 0 0 -3993 33819 0
rnode "Vss.n1630" 0 0 -3993 33819 0
rnode "Vss.n1631" 0 0 -3664 33084 0
rnode "Vss.n1632" 0 0 -3933 35931 0
rnode "Vss.n1633" 0 0 -551 35445 0
rnode "Vss.n1634" 0 0 -2447 37007 0
rnode "Vss.n1635" 0 0 -4881 35931 0
rnode "Vss.n1636" 0 0 -5705 35347 0
rnode "Vss.n1637" 0 0 -6880 31969 0
rnode "Vss.n1638" 0 0 -5705 30376 0
rnode "Vss.n1639" 0 0 -4881 31521 0
rnode "Vss.n1640" 0 0 -4821 31614 0
rnode "Vss.t265" 0 0 -4591 31614 0
rnode "Vss.t213" 0 0 -4407 31614 0
rnode "Vss.t543" 0 0 -4223 31614 0
rnode "Vss.n1641" 0 0 -3993 31614 0
rnode "Vss.n1642" 0 0 -3993 31614 0
rnode "Vss.n1643" 0 0 -3998 31259 0
rnode "Vss.n1644" 0 0 -3998 31259 0
rnode "Vss.n1645" 0 0 -3330 31260 0
rnode "Vss.n1646" 0 0 -2512 31260 0
rnode "Vss.n1647" 0 0 -2507 31615 0
rnode "Vss.n1648" 0 0 -2507 31615 0
rnode "Vss.n1649" 0 0 -1499 32165 0
rnode "Vss.n1650" 0 0 -551 32067 0
rnode "Vss.t623" 0 0 -1145 29119 0
rnode "Vss.n1651" 0 0 -905 29119 0
rnode "Vss.n1652" 0 0 -905 29119 0
rnode "Vss.t624" 0 0 -1195 29119 0
rnode "Vss.n1653" 0 0 -1385 29119 0
rnode "Vss.n1654" 0 0 -1385 29119 0
rnode "Vss.n1655" 0 0 -905 28809 0
rnode "Vss.n1656" 0 0 -1445 27889 0
rnode "Vss.n1657" 0 0 -491 27889 0
rnode "Vss.n1658" 0 0 -491 28199 0
rnode "Vss.n1659" 0 0 -491 28199 0
rnode "Vss.n1660" 0 0 -491 28199 0
rnode "Vss.n1661" 0 0 -1602 25189 0
rnode "Vss.n1662" 0 0 -3128 28609 0
rnode "Vss.n1663" 0 0 -5887 29363 0
rnode "Vss.n1664" 0 0 -5705 29866 0
rnode "Vss.n1665" 0 0 -4821 29409 0
rnode "Vss.n1666" 0 0 -4821 29409 0
rnode "Vss.n1667" 0 0 -4821 29409 0
rnode "Vss.n1668" 0 0 -4816 29054 0
rnode "Vss.n1669" 0 0 -4816 29054 0
rnode "Vss.n1670" 0 0 -4700 28896 0
rnode "Vss.n1671" 0 0 -5327 28797 0
rnode "Vss.n1672" 0 0 -5348 28699 0
rnode "Vss.n1673" 0 0 -5832 27880 0
rnode "Vss.n1674" 0 0 -6177 28289 0
rnode "Vss.n1675" 0 0 -6367 29053 0
rnode "Vss.n1676" 0 0 -6367 29363 0
rnode "Vss.n1677" 0 0 -6367 29363 0
rnode "Vss.n1678" 0 0 -6367 29363 0
rnode "Vss.t318" 0 0 -6811 29363 0
rnode "Vss.n1679" 0 0 -6571 29363 0
rnode "Vss.n1680" 0 0 -6571 29363 0
rnode "Vss.t319" 0 0 -6861 29363 0
rnode "Vss.n1681" 0 0 -7051 29363 0
rnode "Vss.n1682" 0 0 -7051 29363 0
rnode "Vss.n1683" 0 0 -7051 29363 0
rnode "Vss.n1684" 0 0 -7191 23629 0
rnode "Vss.t410" 0 0 -7849 23722 0
rnode "Vss.t240" 0 0 -7665 23722 0
rnode "Vss.t610" 0 0 -7481 23722 0
rnode "Vss.n1685" 0 0 -7251 23722 0
rnode "Vss.n1686" 0 0 -7251 23722 0
rnode "Vss.t411" 0 0 -7889 23722 0
rnode "Vss.n1687" 0 0 -8079 23722 0
rnode "Vss.n1688" 0 0 -8079 23722 0
rnode "Vss.n1689" 0 0 -8074 23367 0
rnode "Vss.n1690" 0 0 -7256 23367 0
rnode "Vss.n1691" 0 0 -7256 23367 0
rnode "Vss.n1692" 0 0 -6827 23221 0
rnode "Vss.n1693" 0 0 -6827 22856 0
rnode "Vss.n1694" 0 0 -6588 21162 0
rnode "Vss.n1695" 0 0 -6588 21162 0
rnode "Vss.t409" 0 0 -6403 21517 0
rnode "Vss.n1696" 0 0 -6593 21517 0
rnode "Vss.n1697" 0 0 -6593 21517 0
rnode "Vss.n1698" 0 0 -6593 21517 0
rnode "Vss.t408" 0 0 -6363 21517 0
rnode "Vss.t609" 0 0 -6179 21517 0
rnode "Vss.t245" 0 0 -5995 21517 0
rnode "Vss.n1699" 0 0 -5765 21517 0
rnode "Vss.n1700" 0 0 -5765 21517 0
rnode "Vss.n1701" 0 0 -5770 21162 0
rnode "Vss.n1702" 0 0 -5770 21162 0
rnode "Vss.n1703" 0 0 -4032 21159 0
rnode "Vss.n1704" 0 0 -4032 21159 0
rnode "Vss.n1705" 0 0 -4037 21514 0
rnode "Vss.n1706" 0 0 -4037 21514 0
rnode "Vss.n1707" 0 0 -4037 21514 0
rnode "Vss.n1708" 0 0 -4097 21421 0
rnode "Vss.n1709" 0 0 -4901 19863 0
rnode "Vss.t362" 0 0 -6363 19313 0
rnode "Vss.t674" 0 0 -6179 19313 0
rnode "Vss.t673" 0 0 -5995 19313 0
rnode "Vss.n1710" 0 0 -5765 19313 0
rnode "Vss.n1711" 0 0 -5765 19313 0
rnode "Vss.t363" 0 0 -6403 19313 0
rnode "Vss.n1712" 0 0 -6593 19313 0
rnode "Vss.n1713" 0 0 -6593 19313 0
rnode "Vss.n1714" 0 0 -6588 18958 0
rnode "Vss.n1715" 0 0 -6588 18958 0
rnode "Vss.n1716" 0 0 -3753 19728 0
rnode "Vss.n1717" 0 0 -7345 19731 0
rnode "Vss.n1718" 0 0 -8211 21016 0
rnode "Vss.n1719" 0 0 -8074 21162 0
rnode "Vss.n1720" 0 0 -8074 21162 0
rnode "Vss.n1721" 0 0 -8079 21517 0
rnode "Vss.n1722" 0 0 -8079 21517 0
rnode "Vss.n1723" 0 0 -8079 21517 0
rnode "Vss.n1724" 0 0 -8139 26900 0
rnode "Vss.n1725" 0 0 -8079 17107 0
rnode "Vss.n1726" 0 0 -8079 17107 0
rnode "Vss.n1727" 0 0 -8079 17107 0
rnode "Vss.n1728" 0 0 -8074 16752 0
rnode "Vss.n1729" 0 0 -8074 16752 0
rnode "Vss.n1730" 0 0 -7795 14105 0
rnode "Vss.n1731" 0 0 -8074 13788 0
rnode "Vss.t140" 0 0 -7889 14143 0
rnode "Vss.n1732" 0 0 -8079 14143 0
rnode "Vss.n1733" 0 0 -8074 13788 0
rnode "Vss.n1734" 0 0 -7256 13788 0
rnode "Vss.n1735" 0 0 -7251 14143 0
rnode "Vss.n1736" 0 0 -7251 14143 0
rnode "Vss.n1737" 0 0 -7191 19219 0
rnode "Vss.n1738" 0 0 -6922 19863 0
rnode "Vss.n1739" 0 0 -6922 12488 0
rnode "Vss.t660" 0 0 -7665 11938 0
rnode "Vss.t287" 0 0 -7481 11938 0
rnode "Vss.n1740" 0 0 -7251 11938 0
rnode "Vss.n1741" 0 0 -7251 11938 0
rnode "Vss.t33" 0 0 -7889 11938 0
rnode "Vss.n1742" 0 0 -8079 11938 0
rnode "Vss.n1743" 0 0 -8079 11938 0
rnode "Vss.n1744" 0 0 -8079 11938 0
rnode "Vss.n1745" 0 0 -8139 11845 0
rnode "Vss.n1746" 0 0 -9717 11846 0
rnode "Vss.n1747" 0 0 -10605 11938 0
rnode "Vss.t670" 0 0 -10375 11938 0
rnode "Vss.t233" 0 0 -10191 11938 0
rnode "Vss.t412" 0 0 -10007 11938 0
rnode "Vss.n1748" 0 0 -9777 11938 0
rnode "Vss.n1749" 0 0 -9777 11938 0
rnode "Vss.n1750" 0 0 -9782 11583 0
rnode "Vss.n1751" 0 0 -9782 11583 0
rnode "Vss.n1752" 0 0 -8833 11072 0
rnode "Vss.n1753" 0 0 -10839 11437 0
rnode "Vss.n1754" 0 0 -11268 11583 0
rnode "Vss.n1755" 0 0 -11268 11583 0
rnode "Vss.t530" 0 0 -11901 11938 0
rnode "Vss.t529" 0 0 -11861 11938 0
rnode "Vss.t182" 0 0 -11677 11938 0
rnode "Vss.t281" 0 0 -11493 11938 0
rnode "Vss.n1756" 0 0 -11263 11938 0
rnode "Vss.n1757" 0 0 -11263 11938 0
rnode "Vss.n1758" 0 0 -12091 11938 0
rnode "Vss.n1759" 0 0 -12091 11938 0
rnode "Vss.n1760" 0 0 -12086 11583 0
rnode "Vss.n1761" 0 0 -12086 11583 0
rnode "Vss.n1762" 0 0 -12223 13277 0
rnode "Vss.n1763" 0 0 -12086 13788 0
rnode "Vss.n1764" 0 0 -11268 13788 0
rnode "Vss.n1765" 0 0 -11268 13788 0
rnode "Vss.n1766" 0 0 -11263 14143 0
rnode "Vss.n1767" 0 0 -11263 14143 0
rnode "Vss.n1768" 0 0 -10934 13408 0
rnode "Vss.t92" 0 0 -9723 28199 0
rnode "Vss.n1769" 0 0 -9671 15613 0
rnode "Vss.t90" 0 0 -9519 28199 0
rnode "Vss.n1770" 0 0 -9279 28609 0
rnode "Vss.t361" 0 0 -9039 28199 0
rnode "Vss.t360" 0 0 -8835 28199 0
rnode "Vss.n1771" 0 0 -8595 28199 0
rnode "Vss.n1772" 0 0 -8595 28199 0
rnode "Vss.n1773" 0 0 -8595 27985 0
rnode "Vss.n1774" 0 0 -9279 27985 0
rnode "Vss.n1775" 0 0 -9963 28199 0
rnode "Vss.n1776" 0 0 -9963 28199 0
rnode "Vss.n1777" 0 0 -10377 29119 0
rnode "Vss.t619" 0 0 -10667 29119 0
rnode "Vss.n1778" 0 0 -10857 29119 0
rnode "Vss.n1779" 0 0 -10857 29119 0
rnode "Vss.n1780" 0 0 -10377 28809 0
rnode "adc_PISO_0.avss" 0 0 -10921 27713 0
rnode "Vss.n1781" 0 0 -10317 27789 0
rnode "Vss.n1782" 0 0 -9963 27889 0
rnode "Vss.n1783" 0 0 -9279 27889 0
rnode "Vss.n1784" 0 0 -8595 27889 0
rnode "Vss.n1785" 0 0 -8115 27889 0
rnode "Vss.n1786" 0 0 -7735 29053 0
rnode "Vss.n1787" 0 0 -7153 29053 0
rnode "Vss.n1788" 0 0 -6811 28943 0
rnode "Vss.n1789" 0 0 -8455 30129 0
rnode "Vss.n1790" 0 0 -8595 30229 0
rnode "Vss.n1791" 0 0 -9279 30229 0
rnode "Vss.t678" 0 0 -9723 31459 0
rnode "Vss.t98" 0 0 -9519 30539 0
rnode "Vss.t105" 0 0 -9723 30539 0
rnode "Vss.n1792" 0 0 -9675 30708 0
rnode "Vss.n1793" 0 0 -9723 30977 0
rnode "adc_PISO_0.2inmux_0.Bit" 0 0 -11141 30976 0
rnode "Vss.n1794" 0 0 -10171 30977 0
rnode "Vss.n1795" 0 0 -9945 30128 0
rnode "Vss.n1796" 0 0 -9963 30539 0
rnode "Vss.n1797" 0 0 -9963 30539 0
rnode "Vss.n1798" 0 0 -9963 30539 0
rnode "Vss.t106" 0 0 -9723 30539 0
rnode "Vss.n1799" 0 0 -11959 30949 0
rnode "Vss.n1800" 0 0 -12570 27189 0
rnode "Vss.n1801" 0 0 -12406 29529 0
rnode "Vss.n1802" 0 0 -11027 28619 0
rnode "Vss.n1803" 0 0 -11027 28609 0
rnode "Vss.n1804" 0 0 -12030 21606 0
rnode "Vss.n1805" 0 0 -12091 9733 0
rnode "Vss.n1806" 0 0 -12091 9733 0
rnode "Vss.n1807" 0 0 -12091 9733 0
rnode "Vss.n1808" 0 0 -12086 9378 0
rnode "Vss.n1809" 0 0 -11268 9378 0
rnode "Vss.n1810" 0 0 -11268 9378 0
rnode "Vss.n1811" 0 0 -11357 7941 0
rnode "Vss.n1812" 0 0 -11268 7173 0
rnode "Vss.n1813" 0 0 -11268 7173 0
rnode "Vss.n1814" 0 0 -11263 7528 0
rnode "Vss.n1815" 0 0 -11263 7528 0
rnode "Vss.n1816" 0 0 -9671 8078 0
rnode "Vss.n1817" 0 0 -8079 7528 0
rnode "Vss.t196" 0 0 -7849 7528 0
rnode "Vss.t656" 0 0 -7665 7528 0
rnode "Vss.t415" 0 0 -7481 7528 0
rnode "Vss.n1818" 0 0 -7251 7528 0
rnode "Vss.n1819" 0 0 -7251 7528 0
rnode "Vss.n1820" 0 0 -7256 7173 0
rnode "Vss.n1821" 0 0 -7256 7173 0
rnode "Vss.t576" 0 0 -3847 7528 0
rnode "Vss.n1822" 0 0 -4037 7528 0
rnode "Vss.n1823" 0 0 -4032 7173 0
rnode "Vss.n1824" 0 0 -3214 7173 0
rnode "Vss.n1825" 0 0 -3209 7528 0
rnode "Vss.n1826" 0 0 -3209 7528 0
rnode "Vss.n1827" 0 0 -1602 8078 0
rnode "Vss.n1828" 0 0 -859 10284 0
rnode "Vss.n1829" 0 0 5 9733 0
rnode "Vss.t590" 0 0 235 9733 0
rnode "Vss.t288" 0 0 419 9733 0
rnode "Vss.t19" 0 0 603 9733 0
rnode "Vss.n1830" 0 0 833 9733 0
rnode "Vss.n1831" 0 0 833 9733 0
rnode "Vss.n1832" 0 0 828 9378 0
rnode "Vss.n1833" 0 0 828 9378 0
rnode "Vss.n1834" 0 0 1496 9379 0
rnode "Vss.n1835" 0 0 2314 9379 0
rnode "Vss.n1836" 0 0 1491 9734 0
rnode "Vss.n1837" 0 0 1491 9734 0
rnode "Vss.n1838" 0 0 1491 9734 0
rnode "Vss.n1839" 0 0 1424 10284 0
rnode "Vss.n1840" 0 0 -6365 -459 0
rnode "Vss.n1841" 0 0 -6068 -3098 0
rnode "Vss.n1842" 0 0 -10254 -1653 0
rnode "Vss.n1843" 0 0 -6365 -459 0
rnode "Vss" 0 0 34239 -4702 0
rnode "Vss.t461" 0 0 -6921 1914 0
rnode "Vss.t460" 0 0 -6961 1914 0
rnode "Vss.n1844" 0 0 -6961 1612 0
rnode "Vss.n1845" 0 0 -6869 1643 0
rnode "comparator_no_offsetcal_0.x5.avss" 0 0 -6733 1598 0
rnode "Vss.n1846" 0 0 -4710 -4505 0
rnode "Vss.n1847" 0 0 -10254 -3098 0
rnode "Vss.t458" 0 0 -8201 -3713 0
rnode "Vss.t560" 0 0 -8305 -3713 0
rnode "Vss.n1848" 0 0 -8253 -3713 0
rnode "Vss.n1849" 0 0 -8575 -3519 0
rnode "Vss.n1850" 0 0 -7747 -3519 0
rnode "Vss.n1851" 0 0 -7747 -3713 0
rnode "Vss.t244" 0 0 -8451 -459 0
rnode "Vss.n1852" 0 0 -10254 -1653 0
rnode "Vss.n1853" 0 0 -10254 -1653 0
rnode "Vss.n1854" 0 0 -8161 -145 0
rnode "Vss.t238" 0 0 -6489 -1894 0
rnode "Vss.t1" 0 0 -6655 -459 0
rnode "Vss.t398" 0 0 -6793 -1894 0
rnode "Vss.t468" 0 0 -6959 -459 0
rnode "Vss.t57" 0 0 -7097 -1894 0
rnode "Vss.t464" 0 0 -7263 -459 0
rnode "Vss.t396" 0 0 -7401 -1894 0
rnode "Vss.t465" 0 0 -7567 -459 0
rnode "Vss.t56" 0 0 -7705 -1894 0
rnode "Vss.n1855" 0 0 -7747 -3713 0
rnode "Vss.t475" 0 0 -7871 -459 0
rnode "Vss.t484" 0 0 -7977 -3713 0
rnode "Vss.t397" 0 0 -8009 -1894 0
rnode "Vss.t559" 0 0 -8345 -3713 0
rnode "Vss.t54" 0 0 -8313 -1894 0
rnode "Vss.t457" 0 0 -8161 -459 0
rnode "Vss.n1856" 0 -0 -8161 -459 0
rnode "Vss.n1857" 0 0 -8161 -773 0
rnode "Vss.n1858" 0 0 -10254 -1265 0
rnode "Vss.n1859" 0 0 -9957 -459 0
rnode "Vss.n1860" 0 0 -9957 -459 0
rnode "Vss.t0" 0 0 -9833 -1894 0
rnode "Vss.t478" 0 0 -9667 -459 0
rnode "Vss.t395" 0 0 -9529 -1894 0
rnode "Vss.t463" 0 0 -9363 -459 0
rnode "Vss.t55" 0 0 -9225 -1894 0
rnode "Vss.t459" 0 0 -9059 -459 0
rnode "Vss.t58" 0 0 -8921 -1894 0
rnode "Vss.t462" 0 0 -8755 -459 0
rnode "Vss.t394" 0 0 -8617 -1894 0
rnode "Vss.n1861" 0 0 -8575 -3713 0
rnode "Vss.n1862" 0 0 -8575 -3713 0
rnode "Vss.n1863" 0 0 -8575 -3713 0
rnode "comparator_no_offsetcal_0.lvsclean_SAlatch_0.VSS" 0 0 -8799 -3720 0
rnode "Vss.n1864" 0 0 -10078 -3713 0
rnode "Vss.n1865" 0 0 -9906 -4487 0
rnode "Vss.n1866" 0 0 -6075 -4477 0
rnode "Vss.n1867" 0 0 -5602 -4480 0
rnode "Vss.n1868" 0 0 -6068 -1360 0
rnode "Vss.n1869" 0 0 -6068 -1653 0
rnode "Vss.n1870" 0 0 -6068 -1653 0
rnode "Vss.n1871" 0 0 -6068 -1653 0
rnode "Vss.n1872" 0 0 -2513 287 0
rnode "Vss.n1873" 0 0 1417 597 0
rnode "Vss.n1874" 0 0 -3112 4077 0
rnode "Vss.n1875" 0 0 -3112 4077 0
rnode "Vss.t69" 0 0 -7931 2947 0
rnode "Vss.n1876" 0 0 -7701 2947 0
rnode "Vss.n1877" 0 0 -7701 2947 0
rnode "Vss.n1878" 0 0 -7701 2947 0
rnode "Vss.n1879" 0 0 -8172 2557 0
rnode "Vss.n1880" 0 0 -8621 2947 0
rnode "Vss.n1881" 0 0 -8621 2947 0
rnode "Vss.n1882" 0 0 -8621 2947 0
rnode "Vss.n1883" 0 0 -9286 3790 0
rnode "Vss.t274" 0 0 -10121 3455 0
rnode "Vss.n1884" 0 0 -10121 3455 0
rnode "Vss.t333" 0 0 -10291 3455 0
rnode "Vss.t335" 0 0 -10461 3455 0
rnode "Vss.n1885" 0 0 -10461 3455 0
rnode "Vss.t331" 0 0 -10631 3455 0
rnode "Vss.n1886" 0 0 -10631 3455 0
rnode "Vss.t337" 0 0 -10801 3455 0
rnode "Vss.n1887" 0 0 -10901 3524 0
rnode "Vss.t466" 0 0 -9361 1914 0
rnode "Vss.n1888" 0 0 -9361 1612 0
rnode "Vss.n1889" 0 0 -9453 1643 0
rnode "comparator_no_offsetcal_0.x3.avss" 0 0 -9589 1598 0
rnode "Vss.n1890" 0 0 -11598 -4487 0
rnode "comparator_no_offsetcal_0.VSS" 0 0 -12534 -4521 0
resist "Vss.n1309" "Vss.n1286" 2.50557e-05
resist "Vss.n1834" "Vss.n1833" 2.50557e-05
resist "Vss.n1486" "Vss.n1478" 2.50557e-05
resist "Vss.n1301" "Vss.n1291" 2.50557e-05
resist "Vss.n1257" "Vss.n407" 2.50557e-05
resist "Vss.n1383" "Vss.n1382" 2.50557e-05
resist "Vss.n1405" "Vss.n271" 2.50557e-05
resist "Vss.n1315" "Vss.n1314" 2.50557e-05
resist "Vss.n1715" "Vss.n131" 2.50557e-05
resist "Vss.n1502" "Vss.n1495" 2.50557e-05
resist "Vss.n1810" "Vss.n46" 2.52667e-05
resist "Vss.n186" "Vss.n139" 4.2735e-05
resist "Vss.n1244" "Vss.n1243" 4.33109e-05
resist "Vss.n1108" "Vss.n1107" 4.45986e-05
resist "Vss.n1208" "Vss.n1207" 4.45986e-05
resist "Vss.n980" "Vss.n979" 4.45986e-05
resist "Vss.n904" "Vss.n903" 4.45986e-05
resist "Vss.n1645" "Vss.n1644" 4.45986e-05
resist "Vss.n611" "Vss.n610" 4.45986e-05
resist "Vss.n677" "Vss.n676" 4.45986e-05
resist "Vss.n481" "Vss.n480" 4.45986e-05
resist "Vss.n1292" "Vss.n104" 5.01114e-05
resist "Vss.n1525" "Vss.n216" 7.5167e-05
resist "Vss.n1294" "Vss.n131" 7.5167e-05
resist "Vss.n1717" "Vss.n1716" 7.5167e-05
resist "Vss.n1703" "Vss.n1702" 0.000128205
resist "Vss.n138" "Vss.n137" 0.000128205
resist "Vss.n150" "Vss.n148" 0.00125057
resist "Vss.n11" "comparator_no_offsetcal_0.x4.VSS" 0.00321429
resist "Vss.n1525" "SARlogic_0.dffrs_14.vss" 0.00388363
resist "SARlogic_0.dffrs_8.vss" "Vss.n1433" 0.0039588
resist "SARlogic_0.dffrs_7.vss" "Vss.n215" 0.0039588
resist "SARlogic_0.dffrs_10.vss" "Vss.n305" 0.0039588
resist "Vss.n1367" "SARlogic_0.dffrs_9.vss" 0.0039588
resist "Vss.n1191" "Vss.n1190" 0.00428552
resist "Vss.n1043" "adc_PISO_0.dffrs_4.vss" 0.00430909
resist "Vss.n1157" "Vss.n791" 0.00461663
resist "Vss.n689" "Vss.n511" 0.00461663
resist "Vss.n1040" "Vss.n1039" 0.00461663
resist "Vss.n623" "Vss.n183" 0.00461663
resist "Vss.n1669" "Vss.n150" 0.00563715
resist "Vss.n1670" "Vss.n1669" 0.00563715
resist "Vss.n1626" "Vss.n1625" 0.00567391
resist "Vss.n1625" "Vss.n1624" 0.00567391
resist "Vss.n497" "Vss.n496" 0.00588507
resist "Vss.n1139" "Vss.n1138" 0.00670109
resist "Vss.n664" "Vss.n549" 0.00670109
resist "Vss.n943" "Vss.n942" 0.00670109
resist "Vss.n906" "Vss.n862" 0.00670109
resist "Vss.n1719" "Vss.n1718" 0.00670109
resist "Vss.n1762" "Vss.n1761" 0.00670109
resist "Vss.n604" "Vss.n573" 0.00670109
resist "Vss.n1254" "SARlogic_0.dffrs_11.vss" 0.00684312
resist "Vss.n1225" "Vss.n1224" 0.00695509
resist "Vss.n1671" "Vss.n1670" 0.00710526
resist "Vss.n1119" "Vss.n1117" 0.00865761
resist "Vss.n524" "Vss.n522" 0.00865761
resist "Vss.n547" "Vss.n545" 0.00865761
resist "Vss.n923" "Vss.n921" 0.00865761
resist "Vss.n870" "Vss.n869" 0.00865761
resist "Vss.n1616" "Vss.n1615" 0.00865761
resist "Vss.n571" "Vss.n569" 0.00865761
resist "Vss.n486" "Vss.n441" 0.00865761
resist "Vss.n1292" "Vss.n216" 0.00917038
resist "Vss.n147" "Vss.n146" 0.00917928
resist "Vss.n1433" "Vss.n252" 0.00924555
resist "Vss.n1293" "Vss.n215" 0.00924555
resist "Vss.n1256" "Vss.n305" 0.00924555
resist "Vss.n1367" "Vss.n306" 0.00924555
resist "Vss.n1811" "Vss.n45" 0.00975819
resist "Vss.n1592" "Vss.n150" 0.0105968
resist "Vss.n1781" "adc_PISO_0.avss" 0.0113245
resist "Vss.n1446" "Vss.n249" 0.0116902
resist "Vss.n1122" "Vss.n1121" 0.0116902
resist "Vss.n528" "Vss.n527" 0.0116902
resist "Vss.n422" "Vss.n420" 0.0116902
resist "Vss.n1349" "Vss.n318" 0.0116902
resist "Vss.n359" "Vss.n358" 0.0116902
resist "Vss.n1331" "Vss.n1330" 0.0116902
resist "Vss.n767" "Vss.n766" 0.0116902
resist "Vss.n926" "Vss.n925" 0.0116902
resist "Vss.n880" "Vss.n879" 0.0116902
resist "Vss.n202" "Vss.n199" 0.0116902
resist "Vss.n1522" "Vss.n1520" 0.0116902
resist "Vss.n1694" "Vss.n1693" 0.0116902
resist "Vss.n1753" "Vss.n88" 0.0116902
resist "Vss.n1608" "Vss.n1606" 0.0116902
resist "Vss.n1475" "Vss.n1473" 0.0116902
resist "Vss.n384" "Vss.n361" 0.0116902
resist "Vss.n640" "Vss.n639" 0.0116902
resist "Vss.n1364" "Vss.n309" 0.0116902
resist "Vss.n485" "Vss.n484" 0.0116902
resist "Vss.n1194" "Vss.n510" 0.0125367
resist "Vss.n1083" "Vss.n1082" 0.0125367
resist "Vss.n954" "Vss.n830" 0.0125367
resist "Vss.n996" "Vss.n831" 0.0125367
resist "Vss.n1553" "Vss.n1552" 0.0125367
resist "Vss.n1675" "Vss.n1674" 0.0125367
resist "Vss.n558" "Vss.n510" 0.0134604
resist "Vss.n1082" "Vss.n781" 0.0134604
resist "Vss.n954" "Vss.n813" 0.0134604
resist "Vss.n996" "Vss.n992" 0.0134604
resist "Vss.n1553" "Vss.n172" 0.0134604
resist "Vss.n1675" "Vss.n63" 0.0134604
resist "Vss.n1434" "Vss.n251" 0.013547
resist "Vss.n1436" "Vss.n1435" 0.013547
resist "Vss.n1347" "Vss.n1346" 0.013547
resist "Vss.n1366" "Vss.n308" 0.013547
resist "Vss.n1524" "Vss.n224" 0.013547
resist "Vss.n1731" "Vss.n1730" 0.0137428
resist "Vss.n1243" "Vss.n409" 0.0145091
resist "Vss.n1293" "Vss.n1292" 0.0152888
resist "Vss.n1256" "Vss.n306" 0.0152888
resist "Vss.n306" "Vss.n252" 0.0152888
resist "Vss.n1256" "Vss.n1255" 0.0152888
resist "Vss.n1293" "Vss.n252" 0.0152888
resist "Vss.n753" "Vss.n558" 0.0158358
resist "Vss.n1172" "Vss.n781" 0.0158358
resist "Vss.n1092" "Vss.n813" 0.0158358
resist "Vss.n1016" "Vss.n992" 0.0158358
resist "Vss.n1578" "Vss.n172" 0.0158358
resist "Vss.n1788" "Vss.n63" 0.0158358
resist "Vss.n1255" "Vss.n1254" 0.0159817
resist "adc_PISO_0.dffrs_4.vss" "Vss.n1042" 0.0165545
resist "Vss.n1195" "Vss.n1194" 0.0191349
resist "Vss.n1084" "Vss.n1083" 0.0191349
resist "Vss.n830" "Vss.n825" 0.0191349
resist "Vss.n1552" "Vss.n182" 0.0191349
resist "Vss.n1674" "Vss.n145" 0.0191349
resist "Vss.n280" "Vss.n23" 0.0192428
resist "Vss.n1477" "Vss.n32" 0.0192428
resist "Vss.n464" "Vss.n273" 0.0192428
resist "Vss.n1404" "Vss.n1403" 0.0192428
resist "Vss.n1821" "Vss.n33" 0.0192428
resist "Vss.n7" "Vss.n6" 0.0192857
resist "Vss.n1716" "Vss.n1715" 0.0192929
resist "Vss.n1286" "Vss.n395" 0.019368
resist "Vss.n1834" "Vss.n21" 0.019368
resist "Vss.n1487" "Vss.n1486" 0.019368
resist "Vss.n1291" "Vss.n125" 0.019368
resist "Vss.n407" "Vss.n396" 0.019368
resist "Vss.n1383" "Vss.n294" 0.019368
resist "Vss.n1362" "Vss.n271" 0.019368
resist "Vss.n1316" "Vss.n1315" 0.019368
resist "Vss.n1495" "Vss.n1488" 0.019368
resist "Vss.n1812" "Vss.n1811" 0.0194048
resist "Vss.n87" "Vss.n46" 0.0195312
resist "Vss.n1219" "Vss.n409" 0.0199141
resist "Vss.n1445" "Vss.n1444" 0.0209837
resist "Vss.n1447" "Vss.n1446" 0.0209837
resist "Vss.n1121" "Vss.n798" 0.0209837
resist "Vss.n1118" "Vss.n799" 0.0209837
resist "Vss.n527" "Vss.n526" 0.0209837
resist "Vss.n523" "Vss.n514" 0.0209837
resist "Vss.n420" "Vss.n419" 0.0209837
resist "Vss.n712" "Vss.n711" 0.0209837
resist "Vss.n1348" "Vss.n307" 0.0209837
resist "Vss.n1350" "Vss.n1349" 0.0209837
resist "Vss.n1329" "Vss.n1328" 0.0209837
resist "Vss.n372" "Vss.n371" 0.0209837
resist "Vss.n363" "Vss.n359" 0.0209837
resist "Vss.n1330" "Vss.n337" 0.0209837
resist "Vss.n766" "Vss.n765" 0.0209837
resist "Vss.n666" "Vss.n548" 0.0209837
resist "Vss.n925" "Vss.n852" 0.0209837
resist "Vss.n922" "Vss.n853" 0.0209837
resist "Vss.n879" "Vss.n878" 0.0209837
resist "Vss.n908" "Vss.n861" 0.0209837
resist "Vss.n202" "Vss.n201" 0.0209837
resist "Vss.n1523" "Vss.n103" 0.0209837
resist "Vss.n1522" "Vss.n1521" 0.0209837
resist "Vss.n1693" "Vss.n121" 0.0209837
resist "Vss.n1692" "Vss.n1691" 0.0209837
resist "Vss.n1754" "Vss.n1753" 0.0209837
resist "Vss.n1764" "Vss.n86" 0.0209837
resist "Vss.n1627" "Vss.n1606" 0.0209837
resist "Vss.n1618" "Vss.n1617" 0.0209837
resist "Vss.n1475" "Vss.n1474" 0.0209837
resist "Vss.n233" "Vss.n217" 0.0209837
resist "Vss.n360" "Vss.n197" 0.0209837
resist "Vss.n361" "Vss.n198" 0.0209837
resist "Vss.n196" "Vss.n195" 0.0209837
resist "Vss.n639" "Vss.n638" 0.0209837
resist "Vss.n592" "Vss.n570" 0.0209837
resist "Vss.n1364" "Vss.n310" 0.0209837
resist "Vss.n484" "Vss.n458" 0.0209837
resist "Vss.n442" "Vss.n319" 0.0209837
resist "Vss.n1365" "Vss.n250" 0.0209837
resist "Vss.n1853" "Vss.n1852" 0.0210413
resist "Vss.n1871" "Vss.n1870" 0.0210413
resist "Vss.n1703" "Vss.n124" 0.0217094
resist "Vss.n394" "Vss.n393" 0.0218376
resist "Vss.n1416" "Vss.n248" 0.0218376
resist "Vss.n1476" "Vss.n232" 0.0218376
resist "Vss.n1538" "Vss.n203" 0.0218376
resist "Vss.n1334" "Vss.n331" 0.0218376
resist "Vss.n450" "Vss.n317" 0.0218376
resist "Vss.n1363" "Vss.n1361" 0.0218376
resist "Vss.n1318" "Vss.n1317" 0.0218376
resist "Vss.n1513" "Vss.n225" 0.0218376
resist "Vss.n1209" "Vss.n497" 0.0218682
resist "Vss.n1811" "Vss.n33" 0.0218682
resist "Vss.n1477" "Vss.n33" 0.0218682
resist "Vss.n460" "Vss.n273" 0.0218682
resist "Vss.n1404" "Vss.n273" 0.0218682
resist "Vss.n1404" "Vss.n23" 0.0218682
resist "Vss.n1477" "Vss.n23" 0.0218682
resist "Vss.n1362" "Vss.n21" 0.0220109
resist "Vss.n1487" "Vss.n21" 0.0220109
resist "Vss.n1220" "Vss.n431" 0.0220109
resist "Vss.n482" "Vss.n294" 0.0220109
resist "Vss.n1362" "Vss.n294" 0.0220109
resist "Vss.n1488" "Vss.n1487" 0.0220109
resist "Vss.n1488" "Vss.n87" 0.0220109
resist "Vss.n1716" "Vss.n125" 0.0220109
resist "Vss.n1316" "Vss.n396" 0.0220109
resist "Vss.n1316" "Vss.n395" 0.0220109
resist "Vss.n1238" "Vss.n396" 0.0220109
resist "Vss.n395" "Vss.n125" 0.0220109
resist "Vss.n1752" "Vss.n1751" 0.0221532
resist "Vss.n753" "Vss.n752" 0.022566
resist "Vss.n1172" "Vss.n1171" 0.022566
resist "Vss.n1092" "Vss.n1091" 0.022566
resist "Vss.n1016" "Vss.n1015" 0.022566
resist "Vss.n1578" "Vss.n1577" 0.022566
resist "Vss.n1788" "Vss.n1787" 0.022566
resist "Vss.n979" "Vss.n829" 0.0227899
resist "Vss.n395" "Vss.n394" 0.0230512
resist "Vss.n248" "Vss.n21" 0.0230512
resist "Vss.n1487" "Vss.n1476" 0.0230512
resist "Vss.n203" "Vss.n125" 0.0230512
resist "Vss.n396" "Vss.n331" 0.0230512
resist "Vss.n317" "Vss.n294" 0.0230512
resist "Vss.n1363" "Vss.n1362" 0.0230512
resist "Vss.n1317" "Vss.n1316" 0.0230512
resist "Vss.n1717" "Vss.n124" 0.0230512
resist "Vss.n1488" "Vss.n225" 0.0230512
resist "Vss.n1752" "Vss.n87" 0.0232454
resist "Vss.n695" "Vss.n559" 0.0253591
resist "Vss.n694" "Vss.n559" 0.0253591
resist "Vss.n1072" "Vss.n782" 0.0253591
resist "Vss.n1071" "Vss.n782" 0.0253591
resist "Vss.n957" "Vss.n814" 0.0253591
resist "Vss.n956" "Vss.n814" 0.0253591
resist "Vss.n1014" "Vss.n1013" 0.0253591
resist "Vss.n1014" "Vss.n993" 0.0253591
resist "Vss.n1559" "Vss.n173" 0.0253591
resist "Vss.n1563" "Vss.n173" 0.0253591
resist "Vss.n140" "Vss.n64" 0.0253591
resist "Vss.n1681" "Vss.n64" 0.0253591
resist "Vss.n1729" "Vss.n104" 0.0258346
resist "Vss.n1444" "Vss.n1435" 0.0263641
resist "Vss.n1447" "Vss.n234" 0.0263641
resist "Vss.n526" "Vss.n430" 0.0263641
resist "Vss.n1189" "Vss.n514" 0.0263641
resist "Vss.n419" "Vss.n330" 0.0263641
resist "Vss.n712" "Vss.n338" 0.0263641
resist "Vss.n1366" "Vss.n307" 0.0263641
resist "Vss.n1350" "Vss.n311" 0.0263641
resist "Vss.n1328" "Vss.n339" 0.0263641
resist "Vss.n372" "Vss.n185" 0.0263641
resist "Vss.n363" "Vss.n362" 0.0263641
resist "Vss.n350" "Vss.n337" 0.0263641
resist "Vss.n201" "Vss.n137" 0.0263641
resist "Vss.n1730" "Vss.n103" 0.0263641
resist "Vss.n1521" "Vss.n89" 0.0263641
resist "Vss.n1474" "Vss.n226" 0.0263641
resist "Vss.n1524" "Vss.n217" 0.0263641
resist "Vss.n1548" "Vss.n197" 0.0263641
resist "Vss.n1539" "Vss.n198" 0.0263641
resist "Vss.n195" "Vss.n186" 0.0263641
resist "Vss.n310" "Vss.n263" 0.0263641
resist "Vss.n458" "Vss.n320" 0.0263641
resist "Vss.n1347" "Vss.n319" 0.0263641
resist "Vss.n1434" "Vss.n250" 0.0263641
resist "Vss.n1672" "Vss.n147" 0.0301923
resist "Vss.n1188" "Vss.n515" 0.0303765
resist "Vss.n1672" "Vss.n1671" 0.0312776
resist "Vss.n1446" "Vss.n1445" 0.0317085
resist "Vss.n1476" "Vss.n1475" 0.0317085
resist "Vss.n203" "Vss.n202" 0.0317085
resist "Vss.n1121" "Vss.n1120" 0.0317085
resist "Vss.n1121" "Vss.n1118" 0.0317085
resist "Vss.n527" "Vss.n525" 0.0317085
resist "Vss.n527" "Vss.n523" 0.0317085
resist "Vss.n1237" "Vss.n420" 0.0317085
resist "Vss.n711" "Vss.n420" 0.0317085
resist "Vss.n1349" "Vss.n1348" 0.0317085
resist "Vss.n1364" "Vss.n1363" 0.0317085
resist "Vss.n1317" "Vss.n359" 0.0317085
resist "Vss.n371" "Vss.n359" 0.0317085
resist "Vss.n1330" "Vss.n1329" 0.0317085
resist "Vss.n766" "Vss.n548" 0.0317085
resist "Vss.n925" "Vss.n924" 0.0317085
resist "Vss.n925" "Vss.n922" 0.0317085
resist "Vss.n879" "Vss.n863" 0.0317085
resist "Vss.n879" "Vss.n861" 0.0317085
resist "Vss.n1523" "Vss.n1522" 0.0317085
resist "Vss.n1753" "Vss.n1752" 0.0317085
resist "Vss.n1693" "Vss.n124" 0.0317085
resist "Vss.n1693" "Vss.n1692" 0.0317085
resist "Vss.n1753" "Vss.n86" 0.0317085
resist "Vss.n1607" "Vss.n1606" 0.0317085
resist "Vss.n1617" "Vss.n1606" 0.0317085
resist "Vss.n1475" "Vss.n233" 0.0317085
resist "Vss.n361" "Vss.n360" 0.0317085
resist "Vss.n394" "Vss.n361" 0.0317085
resist "Vss.n202" "Vss.n196" 0.0317085
resist "Vss.n1522" "Vss.n225" 0.0317085
resist "Vss.n639" "Vss.n572" 0.0317085
resist "Vss.n639" "Vss.n570" 0.0317085
resist "Vss.n766" "Vss.n546" 0.0317085
resist "Vss.n484" "Vss.n483" 0.0317085
resist "Vss.n484" "Vss.n442" 0.0317085
resist "Vss.n1330" "Vss.n331" 0.0317085
resist "Vss.n1365" "Vss.n1364" 0.0317085
resist "Vss.n1349" "Vss.n317" 0.0317085
resist "Vss.n1446" "Vss.n248" 0.0317085
resist "Vss.n1702" "Vss.n137" 0.0329487
resist "Vss.n393" "Vss.n362" 0.0330769
resist "Vss.n368" "Vss.n185" 0.0330769
resist "Vss.n1416" "Vss.n263" 0.0330769
resist "Vss.n234" "Vss.n232" 0.0330769
resist "Vss.n1539" "Vss.n1538" 0.0330769
resist "Vss.n1548" "Vss.n1547" 0.0330769
resist "Vss.n1334" "Vss.n330" 0.0330769
resist "Vss.n714" "Vss.n338" 0.0330769
resist "Vss.n450" "Vss.n320" 0.0330769
resist "Vss.n1361" "Vss.n311" 0.0330769
resist "Vss.n1318" "Vss.n350" 0.0330769
resist "Vss.n349" "Vss.n339" 0.0330769
resist "Vss.n187" "Vss.n186" 0.0330769
resist "Vss.n1513" "Vss.n226" 0.0330769
resist "Vss.n1244" "Vss.n1238" 0.0334793
resist "Vss.n1751" "Vss.n89" 0.0335549
resist "Vss.n1670" "Vss.n149" 0.0341145
resist "Vss.n1108" "Vss.n792" 0.0344747
resist "Vss.n1207" "Vss.n431" 0.0344747
resist "Vss.n980" "Vss.n848" 0.0344747
resist "Vss.n905" "Vss.n904" 0.0344747
resist "Vss.n1645" "Vss.n1591" 0.0344747
resist "Vss.n611" "Vss.n605" 0.0344747
resist "Vss.n677" "Vss.n655" 0.0344747
resist "Vss.n482" "Vss.n481" 0.0344747
resist "Vss.n1041" "Vss.n1040" 0.0347182
resist "Vss.n1106" "Vss.n791" 0.035135
resist "Vss.n675" "Vss.n511" 0.035135
resist "Vss.n1040" "Vss.n832" 0.035135
resist "Vss.n609" "Vss.n183" 0.035135
resist "Vss.n263" "Vss.n249" 0.0356576
resist "Vss.n422" "Vss.n421" 0.0356576
resist "Vss.n320" "Vss.n318" 0.0356576
resist "Vss.n358" "Vss.n350" 0.0356576
resist "Vss.n1331" "Vss.n330" 0.0356576
resist "Vss.n1539" "Vss.n199" 0.0356576
resist "Vss.n1520" "Vss.n226" 0.0356576
resist "Vss.n1694" "Vss.n138" 0.0356576
resist "Vss.n89" "Vss.n88" 0.0356576
resist "Vss.n1473" "Vss.n234" 0.0356576
resist "Vss.n384" "Vss.n362" 0.0356576
resist "Vss.n311" "Vss.n309" 0.0356576
resist "Vss.n1833" "Vss.n23" 0.036005
resist "Vss.n1478" "Vss.n1477" 0.036005
resist "Vss.n1382" "Vss.n273" 0.036005
resist "Vss.n1405" "Vss.n1404" 0.036005
resist "Vss.n1502" "Vss.n33" 0.036005
resist "Vss.n1811" "Vss.n1810" 0.0363083
resist "Vss.n752" "Vss.n751" 0.0384018
resist "Vss.n1171" "Vss.n1170" 0.0384018
resist "Vss.n1091" "Vss.n1090" 0.0384018
resist "Vss.n1015" "Vss.n839" 0.0384018
resist "Vss.n1577" "Vss.n1576" 0.0384018
resist "Vss.n1787" "Vss.n1786" 0.0384018
resist "Vss.n1238" "Vss.n1237" 0.039846
resist "Vss.n1139" "Vss.n798" 0.0400109
resist "Vss.n1122" "Vss.n1117" 0.0400109
resist "Vss.n1137" "Vss.n799" 0.0400109
resist "Vss.n528" "Vss.n522" 0.0400109
resist "Vss.n765" "Vss.n549" 0.0400109
resist "Vss.n767" "Vss.n545" 0.0400109
resist "Vss.n666" "Vss.n665" 0.0400109
resist "Vss.n943" "Vss.n852" 0.0400109
resist "Vss.n926" "Vss.n921" 0.0400109
resist "Vss.n941" "Vss.n853" 0.0400109
resist "Vss.n878" "Vss.n862" 0.0400109
resist "Vss.n880" "Vss.n870" 0.0400109
resist "Vss.n908" "Vss.n907" 0.0400109
resist "Vss.n1719" "Vss.n121" 0.0400109
resist "Vss.n1691" "Vss.n122" 0.0400109
resist "Vss.n1761" "Vss.n1754" 0.0400109
resist "Vss.n1764" "Vss.n1763" 0.0400109
resist "Vss.n1627" "Vss.n1626" 0.0400109
resist "Vss.n1615" "Vss.n1608" 0.0400109
resist "Vss.n1624" "Vss.n1618" 0.0400109
resist "Vss.n638" "Vss.n573" 0.0400109
resist "Vss.n640" "Vss.n569" 0.0400109
resist "Vss.n603" "Vss.n592" 0.0400109
resist "Vss.n486" "Vss.n485" 0.0400109
resist "Vss.n1551" "Vss.n1550" 0.0408406
resist "Vss.n1120" "Vss.n792" 0.0410307
resist "Vss.n525" "Vss.n431" 0.0410307
resist "Vss.n924" "Vss.n848" 0.0410307
resist "Vss.n905" "Vss.n863" 0.0410307
resist "Vss.n1607" "Vss.n1591" 0.0410307
resist "Vss.n605" "Vss.n572" 0.0410307
resist "Vss.n655" "Vss.n546" 0.0410307
resist "Vss.n483" "Vss.n482" 0.0410307
resist "Vss.n10" "Vss.n8" 0.045
resist "Vss.n1294" "Vss.n104" 0.0459521
resist "Vss.n1309" "Vss.n252" 0.0460022
resist "Vss.n1301" "Vss.n1293" 0.0460022
resist "Vss.n1257" "Vss.n1256" 0.0460022
resist "Vss.n1314" "Vss.n306" 0.0460022
resist "Vss.n1220" "Vss.n1219" 0.0460106
resist "Vss.n1225" "Vss.n430" 0.0460106
resist "Vss.n1189" "Vss.n1188" 0.0460106
resist "Vss.n1138" "Vss.n1137" 0.0461843
resist "Vss.n665" "Vss.n664" 0.0461843
resist "Vss.n942" "Vss.n941" 0.0461843
resist "Vss.n907" "Vss.n906" 0.0461843
resist "Vss.n1718" "Vss.n122" 0.0461843
resist "Vss.n1763" "Vss.n1762" 0.0461843
resist "Vss.n604" "Vss.n603" 0.0461843
resist "Vss.n1043" "Vss.n829" 0.0462
resist "Vss.n1445" "Vss.n1434" 0.0473478
resist "Vss.n711" "Vss.n512" 0.0473478
resist "Vss.n1348" "Vss.n1347" 0.0473478
resist "Vss.n1329" "Vss.n338" 0.0473478
resist "Vss.n371" "Vss.n339" 0.0473478
resist "Vss.n1524" "Vss.n1523" 0.0473478
resist "Vss.n1692" "Vss.n139" 0.0473478
resist "Vss.n1730" "Vss.n86" 0.0473478
resist "Vss.n1435" "Vss.n233" 0.0473478
resist "Vss.n360" "Vss.n185" 0.0473478
resist "Vss.n1548" "Vss.n196" 0.0473478
resist "Vss.n1366" "Vss.n1365" 0.0473478
resist "Vss.n1673" "Vss.n146" 0.0475028
resist "Vss.n976" "Vss.n829" 0.0497328
resist "Vss.n1193" "Vss.n1191" 0.0516009
resist "Vss.n1156" "Vss.n792" 0.054337
resist "Vss.n688" "Vss.n655" 0.054337
resist "Vss.n976" "Vss.n848" 0.054337
resist "Vss.n905" "Vss.n833" 0.054337
resist "Vss.n1717" "Vss.n123" 0.054337
resist "Vss.n87" "Vss.n43" 0.054337
resist "Vss.n622" "Vss.n605" 0.054337
resist "Vss.n515" "Vss.n430" 0.0546896
resist "Vss.n1190" "Vss.n1189" 0.0546896
resist "Vss.n1673" "Vss.n1672" 0.0556349
resist "Vss.n1592" "Vss.n1591" 0.0561774
resist "Vss.n1157" "Vss.n1156" 0.0563904
resist "Vss.n689" "Vss.n688" 0.0563904
resist "Vss.n1039" "Vss.n833" 0.0563904
resist "Vss.n623" "Vss.n622" 0.0563904
resist "Vss.n187" "Vss.n138" 0.0610256
resist "Vss.n368" "Vss.n362" 0.0611538
resist "Vss.n263" "Vss.n251" 0.0611538
resist "Vss.n1436" "Vss.n234" 0.0611538
resist "Vss.n1547" "Vss.n1539" 0.0611538
resist "Vss.n714" "Vss.n330" 0.0611538
resist "Vss.n1346" "Vss.n320" 0.0611538
resist "Vss.n311" "Vss.n308" 0.0611538
resist "Vss.n350" "Vss.n349" 0.0611538
resist "Vss.n226" "Vss.n224" 0.0611538
resist "Vss.n924" "Vss.n923" 0.0617481
resist "Vss.n869" "Vss.n863" 0.0617481
resist "Vss.n1616" "Vss.n1607" 0.0617481
resist "Vss.n572" "Vss.n571" 0.0617481
resist "Vss.n547" "Vss.n546" 0.0617481
resist "Vss.n483" "Vss.n441" 0.0617481
resist "Vss.n525" "Vss.n524" 0.0617481
resist "Vss.n1120" "Vss.n1119" 0.0617481
resist "Vss.n1731" "Vss.n89" 0.0620376
resist "Vss.n1018" "Vss.n1017" 0.063
resist "Vss.n1094" "Vss.n1093" 0.063
resist "Vss.n1174" "Vss.n1173" 0.063
resist "Vss.n1580" "Vss.n1579" 0.063
resist "Vss.n1790" "Vss.n1789" 0.063
resist "Vss.n754" "Vss.n557" 0.063
resist "Vss.n1209" "Vss.n1208" 0.0640882
resist "Vss.n480" "Vss.n460" 0.0640882
resist "Vss.n1255" "Vss.n409" 0.0650096
resist "Vss.n497" "Vss.n409" 0.0655086
resist "Vss.n791" "Vss.n513" 0.0668025
resist "Vss.n1193" "Vss.n511" 0.0668025
resist "Vss.n1551" "Vss.n183" 0.0668674
resist "Vss.n1107" "Vss.n1106" 0.0674983
resist "Vss.n903" "Vss.n832" 0.0674983
resist "Vss.n1644" "Vss.n149" 0.0674983
resist "Vss.n610" "Vss.n609" 0.0674983
resist "Vss.n676" "Vss.n675" 0.0674983
resist "Vss.n1625" "Vss.n1591" 0.0680048
resist "Vss.n752" "Vss.n559" 0.073481
resist "Vss.n1171" "Vss.n782" 0.073481
resist "Vss.n1091" "Vss.n814" 0.073481
resist "Vss.n1015" "Vss.n1014" 0.073481
resist "Vss.n1577" "Vss.n173" 0.073481
resist "Vss.n1787" "Vss.n64" 0.073481
resist "Vss.n1549" "Vss.n1548" 0.0771599
resist "Vss.n339" "Vss.n184" 0.0771599
resist "Vss.n1192" "Vss.n338" 0.0771599
resist "Vss.n1550" "Vss.n185" 0.0771599
resist "Vss.n1237" "Vss.n1236" 0.0776858
resist "Vss.n1224" "Vss.n1220" 0.078111
resist "Vss.n1193" "Vss.n1192" 0.0906096
resist "Vss.n1435" "SARlogic_0.dffrs_7.vss" 0.101037
resist "SARlogic_0.dffrs_9.vss" "Vss.n1366" 0.101037
resist "Vss.n1434" "SARlogic_0.dffrs_8.vss" 0.102037
resist "Vss.n1347" "SARlogic_0.dffrs_10.vss" 0.102037
resist "SARlogic_0.dffrs_14.vss" "Vss.n1524" 0.102112
resist "Vss.n1138" "Vss.n792" 0.10407
resist "Vss.n664" "Vss.n655" 0.10407
resist "Vss.n942" "Vss.n848" 0.10407
resist "Vss.n906" "Vss.n905" 0.10407
resist "Vss.n1718" "Vss.n1717" 0.10407
resist "Vss.n1762" "Vss.n87" 0.10407
resist "Vss.n605" "Vss.n604" 0.10407
resist "Vss.n1551" "Vss.n184" 0.104092
resist "Vss.n11" "Vss.n10" 0.109286
resist "Vss.n1867" "Vss.n1866" 0.112026
resist "Vss.n1811" "Vss.n43" 0.114741
resist "Vss.n1236" "Vss.n421" 0.117669
resist "Vss.n1119" "Vss.n1118" 0.122107
resist "Vss.n524" "Vss.n523" 0.122107
resist "Vss.n548" "Vss.n547" 0.122107
resist "Vss.n923" "Vss.n922" 0.122107
resist "Vss.n869" "Vss.n861" 0.122107
resist "Vss.n1617" "Vss.n1616" 0.122107
resist "Vss.n571" "Vss.n570" 0.122107
resist "Vss.n442" "Vss.n441" 0.122107
resist "Vss.n1889" "Vss.n1888" 0.127385
resist "Vss.n1845" "Vss.n1844" 0.128401
resist "Vss.n6" "Vss.n4" 0.135
resist "Vss.n1549" "Vss.n147" 0.135753
resist "Vss.n1196" "Vss.n508" 0.138
resist "Vss.n1085" "Vss.n1069" 0.138
resist "Vss.n1051" "Vss.n1050" 0.138
resist "Vss.n1656" "Vss.n1655" 0.138
resist "Vss.n746" "Vss.n745" 0.13815
resist "Vss.n515" "Vss.n421" 0.139865
resist "Vss.n123" "Vss.n104" 0.142822
resist "Vss.n1550" "Vss.n1549" 0.144932
resist "Vss.n1192" "Vss.n184" 0.144932
resist "Vss.n1170" "Vss.n1169" 0.147959
resist "Vss.n1090" "Vss.n1089" 0.147959
resist "Vss.n1031" "Vss.n839" 0.147959
resist "Vss.n751" "Vss.n750" 0.147959
resist "Vss.n1576" "Vss.n1575" 0.147959
resist "Vss.n1786" "Vss.n1785" 0.147959
resist "Vss.n1781" "Vss.n1780" 0.151987
resist "Vss.n8" "Vss.n7" 0.154286
resist "Vss.n1782" "Vss.n1781" 0.1593
resist "comparator_no_offsetcal_0.lvsclean_SAlatch_0.VSS" "Vss.n1863" 0.16
resist "Vss.n1865" "Vss.n0" 0.163184
resist "Vss.n747" "Vss.n746" 0.17415
resist "Vss.n1197" "Vss.n1196" 0.1743
resist "Vss.n1086" "Vss.n1085" 0.1743
resist "Vss.n1052" "Vss.n1051" 0.1743
resist "Vss.n1657" "Vss.n1656" 0.1743
resist "comparator_no_offsetcal_0.x3.avss" "Vss.n1889" 0.188308
resist "comparator_no_offsetcal_0.x5.avss" "Vss.n1845" 0.188308
resist "Vss.n515" "Vss.n512" 0.195355
resist "Vss.n1867" "Vss.n1846" 0.211263
resist "Vss.n1169" "Vss.n506" 0.216
resist "Vss.n1089" "Vss.n1088" 0.216
resist "Vss.n1031" "Vss.n1030" 0.216
resist "Vss.n750" "Vss.n749" 0.216
resist "Vss.n1575" "Vss.n1574" 0.216
resist "Vss.n1785" "Vss.n1784" 0.216
resist "comparator_no_offsetcal_0.VSS" "Vss.n1890" 0.221684
resist "Vss.n1890" "Vss.n0" 0.237553
resist "Vss.n1793" "Vss.n1792" 0.252187
resist "Vss.n1190" "Vss.n513" 0.284419
resist "Vss.n1795" "Vss.n1791" 0.2997
resist "Vss.n1198" "Vss.n1197" 0.3078
resist "Vss.n1198" "Vss.n506" 0.3078
resist "Vss.n1087" "Vss.n1086" 0.3078
resist "Vss.n1088" "Vss.n1087" 0.3078
resist "Vss.n1052" "Vss.n824" 0.3078
resist "Vss.n1030" "Vss.n824" 0.3078
resist "Vss.n1019" "Vss.n1018" 0.3078
resist "Vss.n1097" "Vss.n1094" 0.3078
resist "Vss.n1175" "Vss.n1174" 0.3078
resist "Vss.n748" "Vss.n747" 0.3078
resist "Vss.n749" "Vss.n748" 0.3078
resist "Vss.n1657" "Vss.n162" 0.3078
resist "Vss.n1574" "Vss.n162" 0.3078
resist "Vss.n1583" "Vss.n1580" 0.3078
resist "Vss.n1783" "Vss.n1782" 0.3078
resist "Vss.n1784" "Vss.n1783" 0.3078
resist "Vss.n1791" "Vss.n1790" 0.3078
resist "Vss.n728" "Vss.n557" 0.3078
resist "Vss.n1042" "Vss.n1041" 0.387675
resist "Vss.n1191" "Vss.n512" 0.440953
resist "Vss.n702" "Vss.n510" 0.462717
resist "Vss.n537" "Vss.n508" 0.462717
resist "Vss.n1197" "Vss.n507" 0.462717
resist "Vss.n1199" "Vss.n1198" 0.462717
resist "Vss.n1164" "Vss.n506" 0.462717
resist "Vss.n1082" "Vss.n1081" 0.462717
resist "Vss.n1069" "Vss.n1068" 0.462717
resist "Vss.n1086" "Vss.n1063" 0.462717
resist "Vss.n1087" "Vss.n818" 0.462717
resist "Vss.n1088" "Vss.n817" 0.462717
resist "Vss.n997" "Vss.n996" 0.462717
resist "Vss.n1053" "Vss.n1052" 0.462717
resist "Vss.n1024" "Vss.n824" 0.462717
resist "Vss.n1030" "Vss.n1029" 0.462717
resist "Vss.n1050" "Vss.n1049" 0.462717
resist "Vss.n1019" "Vss.n989" 0.462717
resist "Vss.n1018" "Vss.n990" 0.462717
resist "Vss.n1098" "Vss.n1097" 0.462717
resist "Vss.n1094" "Vss.n811" 0.462717
resist "Vss.n955" "Vss.n954" 0.462717
resist "Vss.n1175" "Vss.n778" 0.462717
resist "Vss.n1174" "Vss.n779" 0.462717
resist "Vss.n747" "Vss.n564" 0.462717
resist "Vss.n748" "Vss.n563" 0.462717
resist "Vss.n749" "Vss.n562" 0.462717
resist "Vss.n745" "Vss.n744" 0.462717
resist "Vss.n1554" "Vss.n1553" 0.462717
resist "Vss.n1658" "Vss.n1657" 0.462717
resist "Vss.n1584" "Vss.n1583" 0.462717
resist "Vss.n1580" "Vss.n170" 0.462717
resist "Vss.n1676" "Vss.n1675" 0.462717
resist "Vss.n1655" "Vss.n1654" 0.462717
resist "Vss.n1782" "Vss.n1776" 0.462717
resist "Vss.n1783" "Vss.n68" 0.462717
resist "Vss.n1784" "Vss.n67" 0.462717
resist "Vss.n1780" "Vss.n1779" 0.462717
resist "Vss.n1791" "Vss.n60" 0.462717
resist "Vss.n1790" "Vss.n61" 0.462717
resist "Vss.n1574" "Vss.n1573" 0.462717
resist "Vss.n165" "Vss.n162" 0.462717
resist "Vss.n728" "Vss.n727" 0.462717
resist "Vss.n721" "Vss.n557" 0.462717
resist "Vss.n1796" "Vss.n1795" 0.470817
resist "Vss.n1674" "Vss.n1673" 0.600412
resist "Vss.n1041" "Vss.n831" 0.600915
resist "SARlogic_0.dffrs_12.clk" "Vss.n1223" 0.610714
resist "Vss.n986" "Vss.n843" 0.63205
resist "Vss.n1042" "Vss.n830" 0.651183
resist "Vss.n1864" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.VSS" 0.663571
resist "Vss.n1083" "Vss.n513" 0.669183
resist "Vss.n1194" "Vss.n1193" 0.669183
resist "Vss.n1552" "Vss.n1551" 0.669313
resist "Vss.n1020" "Vss.n1019" 0.770517
resist "Vss.n1097" "Vss.n1096" 0.770517
resist "Vss.n1176" "Vss.n1175" 0.770517
resist "Vss.n1583" "Vss.n1582" 0.770517
resist "Vss.n729" "Vss.n728" 0.770517
resist "Vss.n1730" "Vss.n1729" 0.779967
resist "SARlogic_0.dffrs_13.d" "SARlogic_0.dffrs_13.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_12.d" "SARlogic_0.dffrs_12.nand3_8.A" 0.784286
resist "Vss.n1860" "Vss.n1859" 0.866667
resist "Vss.n1856" "Vss.t457" 0.866667
resist "Vss.n1843" "Vss.n1840" 0.866667
resist "Vss.n1866" "Vss.n1865" 0.907342
resist "Vss.n392" "Vss.n385" 0.92025
resist "Vss.n1136" "Vss.n800" 0.92025
resist "Vss.n1155" "Vss.n793" 0.92025
resist "Vss.n529" "Vss.n521" 0.92025
resist "Vss.n1187" "Vss.n516" 0.92025
resist "Vss.n1210" "Vss.n494" 0.92025
resist "Vss.n1218" "Vss.n432" 0.92025
resist "Vss.n1235" "Vss.n423" 0.92025
resist "Vss.n1319" "Vss.n348" 0.92025
resist "Vss.n383" "Vss.n364" 0.92025
resist "Vss.n373" "Vss.n370" 0.92025
resist "Vss.n1333" "Vss.n1332" 0.92025
resist "Vss.n357" "Vss.n351" 0.92025
resist "Vss.n770" "Vss.n769" 0.92025
resist "Vss.n667" "Vss.n663" 0.92025
resist "Vss.n1038" "Vss.n834" 0.92025
resist "Vss.n940" "Vss.n854" 0.92025
resist "Vss.n927" "Vss.n920" 0.92025
resist "Vss.n944" "Vss.n851" 0.92025
resist "Vss.n978" "Vss.n977" 0.92025
resist "Vss.n909" "Vss.n860" 0.92025
resist "Vss.n883" "Vss.n882" 0.92025
resist "Vss.n877" "Vss.n871" 0.92025
resist "Vss.n902" "Vss.n901" 0.92025
resist "Vss.n1537" "Vss.n204" 0.92025
resist "Vss.n1690" "Vss.n1689" 0.92025
resist "Vss.n1750" "Vss.n91" 0.92025
resist "Vss.n1765" "Vss.n85" 0.92025
resist "Vss.n1813" "Vss.n42" 0.92025
resist "Vss.n1809" "Vss.n1808" 0.92025
resist "Vss.n1760" "Vss.n1755" 0.92025
resist "Vss.n1501" "Vss.n47" 0.92025
resist "Vss.n1734" "Vss.n1733" 0.92025
resist "Vss.n1643" "Vss.n1593" 0.92025
resist "Vss.n1623" "Vss.n1619" 0.92025
resist "Vss.n1614" "Vss.n1613" 0.92025
resist "Vss.n1628" "Vss.n1605" 0.92025
resist "Vss.n1668" "Vss.n151" 0.92025
resist "Vss.n1728" "Vss.n105" 0.92025
resist "Vss.n130" "Vss.n126" 0.92025
resist "Vss.n1308" "Vss.n1302" 0.92025
resist "Vss.n1443" "Vss.n1437" 0.92025
resist "Vss.n1832" "Vss.n24" 0.92025
resist "Vss.n1450" "Vss.n1449" 0.92025
resist "Vss.n1472" "Vss.n235" 0.92025
resist "Vss.n1512" "Vss.n227" 0.92025
resist "Vss.n1503" "Vss.n231" 0.92025
resist "Vss.n279" "Vss.n275" 0.92025
resist "Vss.n1824" "Vss.n1823" 0.92025
resist "Vss.n1820" "Vss.n34" 0.92025
resist "Vss.n1519" "Vss.n1514" 0.92025
resist "Vss.n94" "Vss.n90" 0.92025
resist "Vss.n1300" "Vss.n1295" 0.92025
resist "Vss.n223" "Vss.n218" 0.92025
resist "Vss.n1528" "Vss.n1527" 0.92025
resist "Vss.n1546" "Vss.n1540" 0.92025
resist "Vss.n239" "Vss.n200" 0.92025
resist "Vss.n194" "Vss.n188" 0.92025
resist "Vss.n1701" "Vss.n1695" 0.92025
resist "Vss.n1720" "Vss.n120" 0.92025
resist "Vss.n1704" "Vss.n136" 0.92025
resist "Vss.n1432" "Vss.n1427" 0.92025
resist "Vss.n602" "Vss.n593" 0.92025
resist "Vss.n621" "Vss.n606" 0.92025
resist "Vss.n643" "Vss.n642" 0.92025
resist "Vss.n637" "Vss.n574" 0.92025
resist "Vss.n624" "Vss.n591" 0.92025
resist "Vss.n687" "Vss.n656" 0.92025
resist "Vss.n690" "Vss.n654" 0.92025
resist "Vss.n764" "Vss.n763" 0.92025
resist "Vss.n715" "Vss.n713" 0.92025
resist "Vss.n1327" "Vss.n340" 0.92025
resist "Vss.n1360" "Vss.n313" 0.92025
resist "Vss.n1415" "Vss.n264" 0.92025
resist "Vss.n1381" "Vss.n272" 0.92025
resist "Vss.n1406" "Vss.n22" 0.92025
resist "Vss.n467" "Vss.n466" 0.92025
resist "Vss.n487" "Vss.n440" 0.92025
resist "Vss.n457" "Vss.n456" 0.92025
resist "Vss.n1345" "Vss.n321" 0.92025
resist "Vss.n479" "Vss.n295" 0.92025
resist "Vss.n290" "Vss.n274" 0.92025
resist "Vss.n1402" "Vss.n281" 0.92025
resist "Vss.n449" "Vss.n444" 0.92025
resist "Vss.n1351" "Vss.n312" 0.92025
resist "Vss.n1242" "Vss.n408" 0.92025
resist "Vss.n1253" "Vss.n410" 0.92025
resist "Vss.n1271" "Vss.n1258" 0.92025
resist "Vss.n1262" "Vss.n1261" 0.92025
resist "Vss.n1370" "Vss.n1369" 0.92025
resist "Vss.n1426" "Vss.n253" 0.92025
resist "Vss.n1313" "Vss.n1312" 0.92025
resist "Vss.n1276" "Vss.n1275" 0.92025
resist "Vss.n1335" "Vss.n329" 0.92025
resist "Vss.n1226" "Vss.n429" 0.92025
resist "Vss.n1158" "Vss.n790" 0.92025
resist "Vss.n1123" "Vss.n1116" 0.92025
resist "Vss.n1140" "Vss.n797" 0.92025
resist "Vss.n1417" "Vss.n262" 0.92025
resist "Vss.n1865" "Vss.n1864" 0.949029
resist "Vss.n1880" "Vss.n1879" 0.983984
resist "Vss.n1196" "Vss.n1195" 0.989909
resist "Vss.n1085" "Vss.n1084" 0.989909
resist "Vss.n1051" "Vss.n825" 0.989909
resist "Vss.n746" "Vss.n182" 0.989909
resist "Vss.n1656" "Vss.n145" 0.989909
resist "Vss.n1852" "Vss.n1847" 0.999417
resist "Vss.n1852" "Vss.n1842" 0.999417
resist "Vss.n1870" "Vss.n1841" 0.999417
resist "Vss.n1870" "Vss.n1869" 0.999417
resist "Vss.n1879" "Vss.n1878" 1.00873
resist "Vss.n1879" "Vss.n1" 1.29273
resist "Vss.n1838" "Vss.n1837" 1.3
resist "Vss.n1837" "Vss.n1836" 1.3
resist "Vss.n1396" "Vss.n20" 1.3
resist "Vss.n260" "Vss.n245" 1.3
resist "Vss.n261" "Vss.n260" 1.3
resist "Vss.n1419" "Vss.n1418" 1.3
resist "Vss.n1283" "Vss.n242" 1.3
resist "Vss.n1283" "Vss.n1282" 1.3
resist "Vss.n1284" "Vss.n258" 1.3
resist "Vss.n1424" "Vss.n1423" 1.3
resist "Vss.n1425" "Vss.n1424" 1.3
resist "Vss.n1272" "Vss.n254" 1.3
resist "Vss.n1273" "Vss.n256" 1.3
resist "Vss.n1274" "Vss.n1273" 1.3
resist "Vss.n1278" "Vss.n1277" 1.3
resist "Vss.n1310" "Vss.n255" 1.3
resist "Vss.n1311" "Vss.n1310" 1.3
resist "Vss.n1281" "Vss.n1280" 1.3
resist "Vss.n399" "Vss.n398" 1.3
resist "Vss.n398" "Vss.n397" 1.3
resist "Vss.n401" "Vss.n400" 1.3
resist "Vss.n381" "Vss.n380" 1.3
resist "Vss.n382" "Vss.n381" 1.3
resist "Vss.n379" "Vss.n365" 1.3
resist "Vss.n377" "Vss.n346" 1.3
resist "Vss.n347" "Vss.n346" 1.3
resist "Vss.n1321" "Vss.n1320" 1.3
resist "Vss.n1558" "Vss.n174" 1.3
resist "Vss.n1561" "Vss.n1560" 1.3
resist "Vss.n1560" "Vss.n1559" 1.3
resist "Vss.n1565" "Vss.n1564" 1.3
resist "Vss.n1564" "Vss.n1563" 1.3
resist "Vss.n1562" "Vss.n1557" 1.3
resist "Vss.n1556" "Vss.n1555" 1.3
resist "Vss.n1555" "Vss.n1554" 1.3
resist "Vss.n588" "Vss.n181" 1.3
resist "Vss.n627" "Vss.n626" 1.3
resist "Vss.n626" "Vss.n625" 1.3
resist "Vss.n590" "Vss.n589" 1.3
resist "Vss.n743" "Vss.n742" 1.3
resist "Vss.n744" "Vss.n743" 1.3
resist "Vss.n741" "Vss.n565" 1.3
resist "Vss.n389" "Vss.n387" 1.3
resist "Vss.n387" "Vss.n386" 1.3
resist "Vss.n391" "Vss.n390" 1.3
resist "Vss.n1129" "Vss.n801" 1.3
resist "Vss.n1134" "Vss.n1133" 1.3
resist "Vss.n1135" "Vss.n1134" 1.3
resist "Vss.n1143" "Vss.n1142" 1.3
resist "Vss.n1142" "Vss.n1141" 1.3
resist "Vss.n1127" "Vss.n796" 1.3
resist "Vss.n1126" "Vss.n1125" 1.3
resist "Vss.n1125" "Vss.n1124" 1.3
resist "Vss.n1115" "Vss.n1114" 1.3
resist "Vss.n1104" "Vss.n1103" 1.3
resist "Vss.n1105" "Vss.n1104" 1.3
resist "Vss.n1111" "Vss.n1110" 1.3
resist "Vss.n1074" "Vss.n1073" 1.3
resist "Vss.n1073" "Vss.n1072" 1.3
resist "Vss.n1076" "Vss.n1075" 1.3
resist "Vss.n1076" "Vss.n1071" 1.3
resist "Vss.n1078" "Vss.n1077" 1.3
resist "Vss.n1080" "Vss.n1079" 1.3
resist "Vss.n1081" "Vss.n1080" 1.3
resist "Vss.n1070" "Vss.n788" 1.3
resist "Vss.n1161" "Vss.n1160" 1.3
resist "Vss.n1160" "Vss.n1159" 1.3
resist "Vss.n1065" "Vss.n789" 1.3
resist "Vss.n1067" "Vss.n1066" 1.3
resist "Vss.n1068" "Vss.n1067" 1.3
resist "Vss.n1064" "Vss.n806" 1.3
resist "Vss.n1201" "Vss.n1200" 1.3
resist "Vss.n1200" "Vss.n1199" 1.3
resist "Vss.n1166" "Vss.n1165" 1.3
resist "Vss.n1165" "Vss.n1164" 1.3
resist "Vss.n1168" "Vss.n1167" 1.3
resist "Vss.n1062" "Vss.n786" 1.3
resist "Vss.n1063" "Vss.n1062" 1.3
resist "Vss.n820" "Vss.n808" 1.3
resist "Vss.n820" "Vss.n818" 1.3
resist "Vss.n1059" "Vss.n1058" 1.3
resist "Vss.n1059" "Vss.n817" 1.3
resist "Vss.n1057" "Vss.n816" 1.3
resist "Vss.n1055" "Vss.n1054" 1.3
resist "Vss.n1054" "Vss.n1053" 1.3
resist "Vss.n1026" "Vss.n1025" 1.3
resist "Vss.n1025" "Vss.n1024" 1.3
resist "Vss.n1028" "Vss.n1027" 1.3
resist "Vss.n1029" "Vss.n1028" 1.3
resist "Vss.n1033" "Vss.n1032" 1.3
resist "Vss.n1178" "Vss.n1177" 1.3
resist "Vss.n1177" "Vss.n1176" 1.3
resist "Vss.n777" "Vss.n503" 1.3
resist "Vss.n778" "Vss.n777" 1.3
resist "Vss.n1148" "Vss.n1147" 1.3
resist "Vss.n1147" "Vss.n779" 1.3
resist "Vss.n1149" "Vss.n780" 1.3
resist "Vss.n1153" "Vss.n1152" 1.3
resist "Vss.n1154" "Vss.n1153" 1.3
resist "Vss.n803" "Vss.n794" 1.3
resist "Vss.n539" "Vss.n538" 1.3
resist "Vss.n538" "Vss.n537" 1.3
resist "Vss.n536" "Vss.n535" 1.3
resist "Vss.n1229" "Vss.n1228" 1.3
resist "Vss.n1228" "Vss.n1227" 1.3
resist "Vss.n533" "Vss.n428" 1.3
resist "Vss.n532" "Vss.n531" 1.3
resist "Vss.n531" "Vss.n530" 1.3
resist "Vss.n520" "Vss.n502" 1.3
resist "Vss.n1183" "Vss.n517" 1.3
resist "Vss.n1185" "Vss.n1184" 1.3
resist "Vss.n1186" "Vss.n1185" 1.3
resist "Vss.n492" "Vss.n491" 1.3
resist "Vss.n493" "Vss.n492" 1.3
resist "Vss.n1212" "Vss.n1211" 1.3
resist "Vss.n1203" "Vss.n499" 1.3
resist "Vss.n499" "Vss.n498" 1.3
resist "Vss.n1205" "Vss.n1204" 1.3
resist "Vss.n1214" "Vss.n433" 1.3
resist "Vss.n1216" "Vss.n1215" 1.3
resist "Vss.n1217" "Vss.n1216" 1.3
resist "Vss.n438" "Vss.n437" 1.3
resist "Vss.n439" "Vss.n438" 1.3
resist "Vss.n489" "Vss.n488" 1.3
resist "Vss.n473" "Vss.n472" 1.3
resist "Vss.n472" "Vss.n471" 1.3
resist "Vss.n470" "Vss.n436" 1.3
resist "Vss.n1248" "Vss.n1247" 1.3
resist "Vss.n1247" "Vss.n1246" 1.3
resist "Vss.n435" "Vss.n418" 1.3
resist "Vss.n1338" "Vss.n1337" 1.3
resist "Vss.n1337" "Vss.n1336" 1.3
resist "Vss.n415" "Vss.n328" 1.3
resist "Vss.n1232" "Vss.n425" 1.3
resist "Vss.n425" "Vss.n424" 1.3
resist "Vss.n1234" "Vss.n1233" 1.3
resist "Vss.n375" "Vss.n374" 1.3
resist "Vss.n367" "Vss.n366" 1.3
resist "Vss.n369" "Vss.n367" 1.3
resist "Vss.n333" "Vss.n332" 1.3
resist "Vss.n335" "Vss.n334" 1.3
resist "Vss.n336" "Vss.n335" 1.3
resist "Vss.n404" "Vss.n301" 1.3
resist "Vss.n405" "Vss.n404" 1.3
resist "Vss.n403" "Vss.n326" 1.3
resist "Vss.n355" "Vss.n354" 1.3
resist "Vss.n356" "Vss.n355" 1.3
resist "Vss.n353" "Vss.n352" 1.3
resist "Vss.n739" "Vss.n738" 1.3
resist "Vss.n738" "Vss.n564" 1.3
resist "Vss.n733" "Vss.n650" 1.3
resist "Vss.n650" "Vss.n563" 1.3
resist "Vss.n735" "Vss.n734" 1.3
resist "Vss.n735" "Vss.n562" 1.3
resist "Vss.n707" "Vss.n561" 1.3
resist "Vss.n731" "Vss.n730" 1.3
resist "Vss.n730" "Vss.n729" 1.3
resist "Vss.n732" "Vss.n724" 1.3
resist "Vss.n727" "Vss.n724" 1.3
resist "Vss.n723" "Vss.n722" 1.3
resist "Vss.n722" "Vss.n721" 1.3
resist "Vss.n756" "Vss.n755" 1.3
resist "Vss.n560" "Vss.n554" 1.3
resist "Vss.n697" "Vss.n696" 1.3
resist "Vss.n696" "Vss.n695" 1.3
resist "Vss.n699" "Vss.n698" 1.3
resist "Vss.n699" "Vss.n694" 1.3
resist "Vss.n701" "Vss.n700" 1.3
resist "Vss.n704" "Vss.n703" 1.3
resist "Vss.n703" "Vss.n702" 1.3
resist "Vss.n705" "Vss.n509" 1.3
resist "Vss.n693" "Vss.n692" 1.3
resist "Vss.n692" "Vss.n691" 1.3
resist "Vss.n653" "Vss.n652" 1.3
resist "Vss.n685" "Vss.n552" 1.3
resist "Vss.n686" "Vss.n685" 1.3
resist "Vss.n684" "Vss.n683" 1.3
resist "Vss.n681" "Vss.n680" 1.3
resist "Vss.n680" "Vss.n679" 1.3
resist "Vss.n674" "Vss.n673" 1.3
resist "Vss.n761" "Vss.n760" 1.3
resist "Vss.n762" "Vss.n761" 1.3
resist "Vss.n658" "Vss.n550" 1.3
resist "Vss.n657" "Vss.n544" 1.3
resist "Vss.n768" "Vss.n544" 1.3
resist "Vss.n772" "Vss.n771" 1.3
resist "Vss.n669" "Vss.n668" 1.3
resist "Vss.n661" "Vss.n660" 1.3
resist "Vss.n662" "Vss.n661" 1.3
resist "Vss.n507" "Vss.n500" 1.3
resist "Vss.n959" "Vss.n958" 1.3
resist "Vss.n958" "Vss.n957" 1.3
resist "Vss.n961" "Vss.n960" 1.3
resist "Vss.n961" "Vss.n956" 1.3
resist "Vss.n963" "Vss.n962" 1.3
resist "Vss.n965" "Vss.n964" 1.3
resist "Vss.n965" "Vss.n955" 1.3
resist "Vss.n967" "Vss.n966" 1.3
resist "Vss.n968" "Vss.n827" 1.3
resist "Vss.n828" "Vss.n827" 1.3
resist "Vss.n1046" "Vss.n1045" 1.3
resist "Vss.n1048" "Vss.n1047" 1.3
resist "Vss.n1049" "Vss.n1048" 1.3
resist "Vss.n985" "Vss.n826" 1.3
resist "Vss.n974" "Vss.n973" 1.3
resist "Vss.n975" "Vss.n974" 1.3
resist "Vss.n916" "Vss.n849" 1.3
resist "Vss.n915" "Vss.n846" 1.3
resist "Vss.n847" "Vss.n846" 1.3
resist "Vss.n983" "Vss.n982" 1.3
resist "Vss.n1022" "Vss.n1021" 1.3
resist "Vss.n1021" "Vss.n1020" 1.3
resist "Vss.n1023" "Vss.n841" 1.3
resist "Vss.n989" "Vss.n841" 1.3
resist "Vss.n1007" "Vss.n1006" 1.3
resist "Vss.n1006" "Vss.n990" 1.3
resist "Vss.n1008" "Vss.n991" 1.3
resist "Vss.n899" "Vss.n898" 1.3
resist "Vss.n900" "Vss.n899" 1.3
resist "Vss.n897" "Vss.n865" 1.3
resist "Vss.n895" "Vss.n894" 1.3
resist "Vss.n894" "Vss.n893" 1.3
resist "Vss.n892" "Vss.n891" 1.3
resist "Vss.n1010" "Vss.n994" 1.3
resist "Vss.n1012" "Vss.n1011" 1.3
resist "Vss.n1013" "Vss.n1012" 1.3
resist "Vss.n1003" "Vss.n1002" 1.3
resist "Vss.n1002" "Vss.n993" 1.3
resist "Vss.n1001" "Vss.n1000" 1.3
resist "Vss.n999" "Vss.n998" 1.3
resist "Vss.n998" "Vss.n997" 1.3
resist "Vss.n995" "Vss.n836" 1.3
resist "Vss.n1036" "Vss.n1035" 1.3
resist "Vss.n1037" "Vss.n1036" 1.3
resist "Vss.n887" "Vss.n835" 1.3
resist "Vss.n933" "Vss.n855" 1.3
resist "Vss.n938" "Vss.n937" 1.3
resist "Vss.n939" "Vss.n938" 1.3
resist "Vss.n947" "Vss.n946" 1.3
resist "Vss.n946" "Vss.n945" 1.3
resist "Vss.n931" "Vss.n850" 1.3
resist "Vss.n930" "Vss.n929" 1.3
resist "Vss.n929" "Vss.n928" 1.3
resist "Vss.n919" "Vss.n918" 1.3
resist "Vss.n911" "Vss.n910" 1.3
resist "Vss.n858" "Vss.n856" 1.3
resist "Vss.n859" "Vss.n858" 1.3
resist "Vss.n874" "Vss.n873" 1.3
resist "Vss.n873" "Vss.n872" 1.3
resist "Vss.n876" "Vss.n875" 1.3
resist "Vss.n868" "Vss.n867" 1.3
resist "Vss.n881" "Vss.n868" 1.3
resist "Vss.n885" "Vss.n884" 1.3
resist "Vss.n1095" "Vss.n805" 1.3
resist "Vss.n1096" "Vss.n1095" 1.3
resist "Vss.n1100" "Vss.n1099" 1.3
resist "Vss.n1099" "Vss.n1098" 1.3
resist "Vss.n952" "Vss.n951" 1.3
resist "Vss.n951" "Vss.n811" 1.3
resist "Vss.n953" "Vss.n812" 1.3
resist "Vss.n1660" "Vss.n1659" 1.3
resist "Vss.n1659" "Vss.n1658" 1.3
resist "Vss.n167" "Vss.n166" 1.3
resist "Vss.n166" "Vss.n165" 1.3
resist "Vss.n1569" "Vss.n175" 1.3
resist "Vss.n1572" "Vss.n1571" 1.3
resist "Vss.n1573" "Vss.n1572" 1.3
resist "Vss.n1464" "Vss.n1463" 1.3
resist "Vss.n1463" "Vss.n1462" 1.3
resist "Vss.n1461" "Vss.n1460" 1.3
resist "Vss.n1288" "Vss.n210" 1.3
resist "Vss.n1289" "Vss.n1288" 1.3
resist "Vss.n1287" "Vss.n238" 1.3
resist "Vss.n1707" "Vss.n1706" 1.3
resist "Vss.n1706" "Vss.n1705" 1.3
resist "Vss.n208" "Vss.n135" 1.3
resist "Vss.n1534" "Vss.n206" 1.3
resist "Vss.n206" "Vss.n205" 1.3
resist "Vss.n1536" "Vss.n1535" 1.3
resist "Vss.n1686" "Vss.n1685" 1.3
resist "Vss.n1687" "Vss.n117" 1.3
resist "Vss.n1688" "Vss.n1687" 1.3
resist "Vss.n1683" "Vss.n1682" 1.3
resist "Vss.n1682" "Vss.n1681" 1.3
resist "Vss.n1680" "Vss.n1679" 1.3
resist "Vss.n1678" "Vss.n1677" 1.3
resist "Vss.n1677" "Vss.n1676" 1.3
resist "Vss.n1663" "Vss.n144" 1.3
resist "Vss.n1723" "Vss.n1722" 1.3
resist "Vss.n1722" "Vss.n1721" 1.3
resist "Vss.n119" "Vss.n118" 1.3
resist "Vss.n1698" "Vss.n1697" 1.3
resist "Vss.n1697" "Vss.n1696" 1.3
resist "Vss.n1700" "Vss.n1699" 1.3
resist "Vss.n1712" "Vss.n98" 1.3
resist "Vss.n1713" "Vss.n1712" 1.3
resist "Vss.n1711" "Vss.n1710" 1.3
resist "Vss.n1744" "Vss.n1743" 1.3
resist "Vss.n1743" "Vss.n1742" 1.3
resist "Vss.n1741" "Vss.n1740" 1.3
resist "Vss.n1517" "Vss.n96" 1.3
resist "Vss.n1518" "Vss.n1517" 1.3
resist "Vss.n1516" "Vss.n1515" 1.3
resist "Vss.n1492" "Vss.n1491" 1.3
resist "Vss.n1493" "Vss.n1492" 1.3
resist "Vss.n1490" "Vss.n1489" 1.3
resist "Vss.n51" "Vss.n40" 1.3
resist "Vss.n41" "Vss.n40" 1.3
resist "Vss.n1815" "Vss.n1814" 1.3
resist "Vss.n1817" "Vss.n36" 1.3
resist "Vss.n36" "Vss.n35" 1.3
resist "Vss.n1819" "Vss.n1818" 1.3
resist "Vss.n31" "Vss.n30" 1.3
resist "Vss.n1822" "Vss.n31" 1.3
resist "Vss.n1826" "Vss.n1825" 1.3
resist "Vss.n277" "Vss.n29" 1.3
resist "Vss.n277" "Vss.n276" 1.3
resist "Vss.n278" "Vss.n18" 1.3
resist "Vss.n1882" "Vss.n1881" 1.3
resist "Vss.n1881" "Vss.n1880" 1.3
resist "Vss.n14" "Vss.n2" 1.3
resist "Vss.n1877" "Vss.n1876" 1.3
resist "Vss.n1878" "Vss.n1877" 1.3
resist "Vss.n1778" "Vss.n55" 1.3
resist "Vss.n1779" "Vss.n1778" 1.3
resist "Vss.n1777" "Vss.n57" 1.3
resist "Vss.n1775" "Vss.n54" 1.3
resist "Vss.n1776" "Vss.n1775" 1.3
resist "Vss.n1770" "Vss.n70" 1.3
resist "Vss.n70" "Vss.n68" 1.3
resist "Vss.n1772" "Vss.n1771" 1.3
resist "Vss.n1772" "Vss.n67" 1.3
resist "Vss.n79" "Vss.n78" 1.3
resist "Vss.n78" "Vss.n77" 1.3
resist "Vss.n75" "Vss.n39" 1.3
resist "Vss.n1758" "Vss.n52" 1.3
resist "Vss.n1759" "Vss.n1758" 1.3
resist "Vss.n1757" "Vss.n1756" 1.3
resist "Vss.n1747" "Vss.n93" 1.3
resist "Vss.n93" "Vss.n92" 1.3
resist "Vss.n1749" "Vss.n1748" 1.3
resist "Vss.n1767" "Vss.n1766" 1.3
resist "Vss.n83" "Vss.n53" 1.3
resist "Vss.n84" "Vss.n83" 1.3
resist "Vss.n80" "Vss.n48" 1.3
resist "Vss.n1806" "Vss.n1805" 1.3
resist "Vss.n1807" "Vss.n1806" 1.3
resist "Vss.n1498" "Vss.n1497" 1.3
resist "Vss.n1497" "Vss.n1496" 1.3
resist "Vss.n1500" "Vss.n1499" 1.3
resist "Vss.n102" "Vss.n101" 1.3
resist "Vss.n1732" "Vss.n102" 1.3
resist "Vss.n1736" "Vss.n1735" 1.3
resist "Vss.n1798" "Vss.n1797" 1.3
resist "Vss.n1797" "Vss.n1796" 1.3
resist "Vss.n73" "Vss.n72" 1.3
resist "Vss.n72" "Vss.n60" 1.3
resist "Vss.n112" "Vss.n61" 1.3
resist "Vss.n108" "Vss.n62" 1.3
resist "Vss.n1666" "Vss.n1665" 1.3
resist "Vss.n1667" "Vss.n1666" 1.3
resist "Vss.n156" "Vss.n152" 1.3
resist "Vss.n1653" "Vss.n155" 1.3
resist "Vss.n1654" "Vss.n1653" 1.3
resist "Vss.n1652" "Vss.n1651" 1.3
resist "Vss.n1596" "Vss.n1589" 1.3
resist "Vss.n1590" "Vss.n1589" 1.3
resist "Vss.n1648" "Vss.n1647" 1.3
resist "Vss.n1603" "Vss.n1602" 1.3
resist "Vss.n1604" "Vss.n1603" 1.3
resist "Vss.n1630" "Vss.n1629" 1.3
resist "Vss.n1611" "Vss.n1601" 1.3
resist "Vss.n1612" "Vss.n1611" 1.3
resist "Vss.n1610" "Vss.n1609" 1.3
resist "Vss.n1581" "Vss.n163" 1.3
resist "Vss.n1582" "Vss.n1581" 1.3
resist "Vss.n1586" "Vss.n1585" 1.3
resist "Vss.n1585" "Vss.n1584" 1.3
resist "Vss.n585" "Vss.n584" 1.3
resist "Vss.n584" "Vss.n170" 1.3
resist "Vss.n586" "Vss.n171" 1.3
resist "Vss.n1640" "Vss.n1595" 1.3
resist "Vss.n1595" "Vss.n1594" 1.3
resist "Vss.n1642" "Vss.n1641" 1.3
resist "Vss.n109" "Vss.n65" 1.3
resist "Vss.n142" "Vss.n141" 1.3
resist "Vss.n141" "Vss.n140" 1.3
resist "Vss.n1620" "Vss.n1600" 1.3
resist "Vss.n1621" "Vss.n1599" 1.3
resist "Vss.n1622" "Vss.n1621" 1.3
resist "Vss.n128" "Vss.n107" 1.3
resist "Vss.n128" "Vss.n127" 1.3
resist "Vss.n129" "Vss.n100" 1.3
resist "Vss.n1726" "Vss.n1725" 1.3
resist "Vss.n1727" "Vss.n1726" 1.3
resist "Vss.n106" "Vss.n99" 1.3
resist "Vss.n1483" "Vss.n1482" 1.3
resist "Vss.n1484" "Vss.n1483" 1.3
resist "Vss.n1479" "Vss.n28" 1.3
resist "Vss.n1510" "Vss.n1509" 1.3
resist "Vss.n1511" "Vss.n1510" 1.3
resist "Vss.n229" "Vss.n228" 1.3
resist "Vss.n1470" "Vss.n1469" 1.3
resist "Vss.n1471" "Vss.n1470" 1.3
resist "Vss.n1468" "Vss.n236" 1.3
resist "Vss.n247" "Vss.n246" 1.3
resist "Vss.n1448" "Vss.n247" 1.3
resist "Vss.n1452" "Vss.n1451" 1.3
resist "Vss.n1305" "Vss.n1304" 1.3
resist "Vss.n1304" "Vss.n1303" 1.3
resist "Vss.n1307" "Vss.n1306" 1.3
resist "Vss.n1440" "Vss.n1439" 1.3
resist "Vss.n1439" "Vss.n1438" 1.3
resist "Vss.n1442" "Vss.n1441" 1.3
resist "Vss.n1829" "Vss.n26" 1.3
resist "Vss.n26" "Vss.n25" 1.3
resist "Vss.n1831" "Vss.n1830" 1.3
resist "Vss.n1506" "Vss.n1505" 1.3
resist "Vss.n1505" "Vss.n1504" 1.3
resist "Vss.n1480" "Vss.n230" 1.3
resist "Vss.n214" "Vss.n213" 1.3
resist "Vss.n1526" "Vss.n214" 1.3
resist "Vss.n1530" "Vss.n1529" 1.3
resist "Vss.n221" "Vss.n220" 1.3
resist "Vss.n222" "Vss.n221" 1.3
resist "Vss.n219" "Vss.n212" 1.3
resist "Vss.n1298" "Vss.n1297" 1.3
resist "Vss.n1298" "Vss.n1296" 1.3
resist "Vss.n1299" "Vss.n211" 1.3
resist "Vss.n191" "Vss.n190" 1.3
resist "Vss.n190" "Vss.n189" 1.3
resist "Vss.n193" "Vss.n192" 1.3
resist "Vss.n1544" "Vss.n1543" 1.3
resist "Vss.n1545" "Vss.n1544" 1.3
resist "Vss.n1542" "Vss.n1541" 1.3
resist "Vss.n1430" "Vss.n1429" 1.3
resist "Vss.n1430" "Vss.n1428" 1.3
resist "Vss.n1431" "Vss.n243" 1.3
resist "Vss.n595" "Vss.n594" 1.3
resist "Vss.n600" "Vss.n599" 1.3
resist "Vss.n601" "Vss.n600" 1.3
resist "Vss.n634" "Vss.n576" 1.3
resist "Vss.n576" "Vss.n575" 1.3
resist "Vss.n636" "Vss.n635" 1.3
resist "Vss.n577" "Vss.n568" 1.3
resist "Vss.n641" "Vss.n568" 1.3
resist "Vss.n645" "Vss.n644" 1.3
resist "Vss.n615" "Vss.n614" 1.3
resist "Vss.n614" "Vss.n613" 1.3
resist "Vss.n608" "Vss.n566" 1.3
resist "Vss.n619" "Vss.n580" 1.3
resist "Vss.n620" "Vss.n619" 1.3
resist "Vss.n618" "Vss.n617" 1.3
resist "Vss.n718" "Vss.n717" 1.3
resist "Vss.n717" "Vss.n716" 1.3
resist "Vss.n710" "Vss.n709" 1.3
resist "Vss.n1324" "Vss.n342" 1.3
resist "Vss.n342" "Vss.n341" 1.3
resist "Vss.n1326" "Vss.n1325" 1.3
resist "Vss.n1355" "Vss.n1354" 1.3
resist "Vss.n1354" "Vss.n1353" 1.3
resist "Vss.n1352" "Vss.n299" 1.3
resist "Vss.n446" "Vss.n298" 1.3
resist "Vss.n446" "Vss.n445" 1.3
resist "Vss.n448" "Vss.n447" 1.3
resist "Vss.n1376" "Vss.n293" 1.3
resist "Vss.n1384" "Vss.n293" 1.3
resist "Vss.n1387" "Vss.n1386" 1.3
resist "Vss.n1399" "Vss.n283" 1.3
resist "Vss.n283" "Vss.n282" 1.3
resist "Vss.n1401" "Vss.n1400" 1.3
resist "Vss.n1393" "Vss.n1392" 1.3
resist "Vss.n1392" "Vss.n1391" 1.3
resist "Vss.n1390" "Vss.n1389" 1.3
resist "Vss.n463" "Vss.n291" 1.3
resist "Vss.n465" "Vss.n463" 1.3
resist "Vss.n469" "Vss.n468" 1.3
resist "Vss.n285" "Vss.n268" 1.3
resist "Vss.n286" "Vss.n285" 1.3
resist "Vss.n289" "Vss.n288" 1.3
resist "Vss.n1413" "Vss.n1412" 1.3
resist "Vss.n1414" "Vss.n1413" 1.3
resist "Vss.n1411" "Vss.n265" 1.3
resist "Vss.n315" "Vss.n266" 1.3
resist "Vss.n315" "Vss.n314" 1.3
resist "Vss.n1359" "Vss.n1358" 1.3
resist "Vss.n1378" "Vss.n297" 1.3
resist "Vss.n297" "Vss.n296" 1.3
resist "Vss.n1380" "Vss.n1379" 1.3
resist "Vss.n1395" "Vss.n270" 1.3
resist "Vss.n270" "Vss.n269" 1.3
resist "Vss.n1408" "Vss.n1407" 1.3
resist "Vss.n451" "Vss.n443" 1.3
resist "Vss.n454" "Vss.n453" 1.3
resist "Vss.n455" "Vss.n454" 1.3
resist "Vss.n414" "Vss.n322" 1.3
resist "Vss.n1343" "Vss.n1342" 1.3
resist "Vss.n1344" "Vss.n1343" 1.3
resist "Vss.n478" "Vss.n477" 1.3
resist "Vss.n476" "Vss.n462" 1.3
resist "Vss.n462" "Vss.n461" 1.3
resist "Vss.n412" "Vss.n324" 1.3
resist "Vss.n412" "Vss.n411" 1.3
resist "Vss.n1252" "Vss.n1251" 1.3
resist "Vss.n1240" "Vss.n323" 1.3
resist "Vss.n1240" "Vss.n1239" 1.3
resist "Vss.n1241" "Vss.n413" 1.3
resist "Vss.n1266" "Vss.n304" 1.3
resist "Vss.n1368" "Vss.n304" 1.3
resist "Vss.n1372" "Vss.n1371" 1.3
resist "Vss.n1265" "Vss.n1264" 1.3
resist "Vss.n1264" "Vss.n1263" 1.3
resist "Vss.n1260" "Vss.n303" 1.3
resist "Vss.n1269" "Vss.n1268" 1.3
resist "Vss.n1270" "Vss.n1269" 1.3
resist "Vss.n1259" "Vss.n302" 1.3
resist "Vss.n1223" "SARlogic_0.dffrs_12.nand3_1.A" 1.34679
resist "Vss.n1873" "Vss.n1839" 1.51808
resist "Vss.n1794" "adc_PISO_0.2inmux_0.Bit" 1.54201
resist "Vss.n1888" "Vss.n1" 1.62875
resist "Vss.n1844" "Vss.n1" 1.70229
resist "Vss.n1855" "Vss.n1851" 1.73333
resist "Vss.n1862" "Vss.n1861" 1.73333
resist "Vss.n751" "Vss.n560" 1.90652
resist "Vss.n700" "Vss.n558" 1.90652
resist "Vss.n1195" "Vss.n509" 1.90652
resist "Vss.n536" "Vss.n508" 1.90652
resist "Vss.n1169" "Vss.n1168" 1.90652
resist "Vss.n1170" "Vss.n783" 1.90652
resist "Vss.n1077" "Vss.n781" 1.90652
resist "Vss.n1084" "Vss.n1070" 1.90652
resist "Vss.n1069" "Vss.n1064" 1.90652
resist "Vss.n1089" "Vss.n816" 1.90652
resist "Vss.n1090" "Vss.n815" 1.90652
resist "Vss.n962" "Vss.n813" 1.90652
resist "Vss.n994" "Vss.n839" 1.90652
resist "Vss.n1001" "Vss.n992" 1.90652
resist "Vss.n1032" "Vss.n1031" 1.90652
resist "Vss.n1050" "Vss.n826" 1.90652
resist "Vss.n966" "Vss.n825" 1.90652
resist "Vss.n750" "Vss.n561" 1.90652
resist "Vss.n745" "Vss.n565" 1.90652
resist "Vss.n1576" "Vss.n174" 1.90652
resist "Vss.n1562" "Vss.n172" 1.90652
resist "Vss.n182" "Vss.n181" 1.90652
resist "Vss.n1575" "Vss.n175" 1.90652
resist "Vss.n1786" "Vss.n65" 1.90652
resist "Vss.n1680" "Vss.n63" 1.90652
resist "Vss.n145" "Vss.n144" 1.90652
resist "Vss.n1655" "Vss.n1652" 1.90652
resist "Vss.n1785" "Vss.n66" 1.90652
resist "Vss.n1780" "Vss.n1777" 1.90652
resist "Vss.n995" "Vss.n831" 1.92566
resist "Vss.n1420" "Vss.n259" 2.02114
resist "Vss.n1322" "Vss.n345" 2.02114
resist "Vss.n388" "Vss.n257" 2.02114
resist "Vss.n1231" "Vss.n1230" 2.02114
resist "Vss.n1339" "Vss.n327" 2.02114
resist "Vss.n1465" "Vss.n207" 2.02114
resist "Vss.n1508" "Vss.n132" 2.02114
resist "Vss.n1467" "Vss.n27" 2.02114
resist "Vss.n452" "Vss.n325" 2.02114
resist "Vss.n1357" "Vss.n1356" 2.02114
resist "Vss.n5" "Vss.t332" 2.03824
resist "Vss.n5" "Vss.t336" 2.03824
resist "Vss.n9" "Vss.t334" 2.03824
resist "Vss.n9" "Vss.t275" 2.03824
resist "Vss.n1848" "Vss.t560" 2.0475
resist "Vss.n1848" "Vss.t458" 2.0475
resist "Vss.n1017" "Vss.n991" 2.05952
resist "Vss.n1093" "Vss.n812" 2.05952
resist "Vss.n1173" "Vss.n780" 2.05952
resist "Vss.n1579" "Vss.n171" 2.05952
resist "Vss.n1789" "Vss.n62" 2.05952
resist "Vss.n755" "Vss.n754" 2.05952
resist "Vss.n1746" "Vss.n1745" 2.05957
resist "Vss.n1223" "SARlogic_0.dffrs_12.nand3_6.B" 2.17768
resist "Vss.n1671" "Vss.n148" 2.21523
resist "Vss.n1591" "Vss.n148" 2.45691
resist "Vss.n1800" "Vss.n50" 2.49579
resist "Vss.n1889" "Vss.t467" 2.9106
resist "Vss.n1845" "Vss.t461" 2.9106
resist "Vss.n1888" "Vss.t466" 3.46667
resist "Vss.n1844" "Vss.t460" 3.46667
resist "Vss.n1093" "Vss.n1092" 3.51417
resist "Vss.n1017" "Vss.n1016" 3.51417
resist "Vss.n1173" "Vss.n1172" 3.51417
resist "Vss.n1579" "Vss.n1578" 3.51417
resist "Vss.n1789" "Vss.n1788" 3.51417
resist "Vss.n754" "Vss.n753" 3.51417
resist "Vss.n1858" "Vss.n1842" 3.51419
resist "Vss.n1869" "Vss.n1868" 3.52198
resist "Vss.n1864" "Vss.n1847" 3.8717
resist "Vss.n1486" "Vss.n1485" 4.28163
resist "Vss.n1291" "Vss.n1290" 4.28163
resist "Vss.n1245" "Vss.n1244" 4.28163
resist "Vss.n1109" "Vss.n1108" 4.28163
resist "Vss.n1207" "Vss.n1206" 4.28163
resist "Vss.n407" "Vss.n406" 4.28163
resist "Vss.n1385" "Vss.n1383" 4.28163
resist "Vss.n287" "Vss.n271" 4.28163
resist "Vss.n981" "Vss.n980" 4.28163
resist "Vss.n1044" "Vss.n1043" 4.28163
resist "Vss.n904" "Vss.n864" 4.28163
resist "Vss.n1715" "Vss.n1714" 4.28163
resist "Vss.n1495" "Vss.n1494" 4.28163
resist "Vss.n76" "Vss.n46" 4.28163
resist "Vss.n1646" "Vss.n1645" 4.28163
resist "Vss.n612" "Vss.n611" 4.28163
resist "Vss.n678" "Vss.n677" 4.28163
resist "Vss.n481" "Vss.n459" 4.28163
resist "Vss.n1315" "Vss.n402" 4.28163
resist "Vss.n1835" "Vss.n1834" 4.28163
resist "Vss.n1286" "Vss.n1285" 4.28163
resist "Vss.n1135" "Vss.t146" 4.788
resist "Vss.n1105" "Vss.t547" 4.788
resist "Vss.n1154" "Vss.t45" 4.788
resist "Vss.n1186" "Vss.t371" 4.788
resist "Vss.n493" "Vss.t452" 4.788
resist "Vss.n1217" "Vss.t645" 4.788
resist "Vss.n498" "Vss.t489" 4.788
resist "Vss.n347" "Vss.t493" 4.788
resist "Vss.n382" "Vss.t562" 4.788
resist "Vss.n369" "Vss.t495" 4.788
resist "Vss.n336" "Vss.t378" 4.788
resist "Vss.n356" "Vss.t270" 4.788
resist "Vss.n662" "Vss.t177" 4.788
resist "Vss.n702" "Vss.t539" 4.788
resist "Vss.n537" "Vss.t631" 4.788
resist "Vss.n507" "Vss.t74" 4.788
resist "Vss.n1199" "Vss.t72" 4.788
resist "Vss.n1164" "Vss.t486" 4.788
resist "Vss.n1081" "Vss.t43" 4.788
resist "Vss.n1068" "Vss.t626" 4.788
resist "Vss.n1063" "Vss.t352" 4.788
resist "Vss.n818" "Vss.t354" 4.788
resist "Vss.n817" "Vss.t567" 4.788
resist "Vss.n939" "Vss.t156" 4.788
resist "Vss.n928" "Vss.t159" 4.788
resist "Vss.n945" "Vss.t417" 4.788
resist "Vss.n975" "Vss.t470" 4.788
resist "Vss.n847" "Vss.t429" 4.788
resist "Vss.n828" "Vss.t358" 4.788
resist "Vss.n997" "Vss.t507" 4.788
resist "Vss.n1053" "Vss.t97" 4.788
resist "Vss.n1024" "Vss.t95" 4.788
resist "Vss.n1029" "Vss.t24" 4.788
resist "Vss.n1049" "Vss.t635" 4.788
resist "Vss.n1020" "Vss.t431" 4.788
resist "Vss.n989" "Vss.t427" 4.788
resist "Vss.n990" "Vss.t578" 4.788
resist "Vss.n859" "Vss.t164" 4.788
resist "Vss.n881" "Vss.t175" 4.788
resist "Vss.n872" "Vss.t503" 4.788
resist "Vss.n893" "Vss.t515" 4.788
resist "Vss.n900" "Vss.t262" 4.788
resist "Vss.n1037" "Vss.t321" 4.788
resist "Vss.n1096" "Vss.t545" 4.788
resist "Vss.n1098" "Vss.t549" 4.788
resist "Vss.n811" "Vss.t477" 4.788
resist "Vss.n955" "Vss.t383" 4.788
resist "Vss.n1176" "Vss.t553" 4.788
resist "Vss.n778" "Vss.t31" 4.788
resist "Vss.n779" "Vss.t17" 4.788
resist "Vss.n564" "Vss.t348" 4.788
resist "Vss.n563" "Vss.t350" 4.788
resist "Vss.n562" "Vss.t407" 4.788
resist "Vss.n744" "Vss.t617" 4.788
resist "Vss.n1554" "Vss.t35" 4.788
resist "Vss.n1658" "Vss.t187" 4.788
resist "Vss.n1688" "Vss.t411" 4.788
resist "Vss.n84" "Vss.t606" 4.788
resist "Vss.n41" "Vss.t22" 4.788
resist "Vss.n1807" "Vss.t235" 4.788
resist "Vss.n1759" "Vss.t530" 4.788
resist "Vss.n92" "Vss.t671" 4.788
resist "Vss.n1496" "Vss.t51" 4.788
resist "Vss.n77" "Vss.t414" 4.788
resist "Vss.n1732" "Vss.t140" 4.788
resist "Vss.n1582" "Vss.t39" 4.788
resist "Vss.n1584" "Vss.t41" 4.788
resist "Vss.n170" "Vss.t254" 4.788
resist "Vss.n1676" "Vss.t28" 4.788
resist "Vss.n1654" "Vss.t624" 4.788
resist "Vss.n1776" "Vss.t93" 4.788
resist "Vss.n68" "Vss.t91" 4.788
resist "Vss.n67" "Vss.t312" 4.788
resist "Vss.n1779" "Vss.t619" 4.788
resist "Vss.n1796" "Vss.t107" 4.788
resist "Vss.n60" "Vss.t100" 4.788
resist "Vss.n61" "Vss.t474" 4.788
resist "Vss.n1622" "Vss.t181" 4.788
resist "Vss.n1612" "Vss.t136" 4.788
resist "Vss.n1604" "Vss.t193" 4.788
resist "Vss.n1667" "Vss.t303" 4.788
resist "Vss.n1590" "Vss.t37" 4.788
resist "Vss.n1594" "Vss.t266" 4.788
resist "Vss.n1727" "Vss.t676" 4.788
resist "Vss.n127" "Vss.t612" 4.788
resist "Vss.n1880" "Vss.t551" 4.788
resist "Vss.n1878" "Vss.t70" 4.788
resist "Vss.n1303" "Vss.t519" 4.788
resist "Vss.n1438" "Vss.t179" 4.788
resist "Vss.n25" "Vss.t591" 4.788
resist "Vss.n1448" "Vss.t445" 4.788
resist "Vss.n1511" "Vss.t524" 4.788
resist "Vss.n1471" "Vss.t134" 4.788
resist "Vss.n1504" "Vss.t447" 4.788
resist "Vss.n1484" "Vss.t558" 4.788
resist "Vss.n276" "Vss.t400" 4.788
resist "Vss.n1822" "Vss.t576" 4.788
resist "Vss.n35" "Vss.t197" 4.788
resist "Vss.n1493" "Vss.t200" 4.788
resist "Vss.n1518" "Vss.t154" 4.788
resist "Vss.n1742" "Vss.t33" 4.788
resist "Vss.n1296" "Vss.t231" 4.788
resist "Vss.n222" "Vss.t161" 4.788
resist "Vss.n1526" "Vss.t88" 4.788
resist "Vss.n1713" "Vss.t363" 4.788
resist "Vss.n1462" "Vss.t66" 4.788
resist "Vss.n1545" "Vss.t587" 4.788
resist "Vss.n189" "Vss.t300" 4.788
resist "Vss.n1696" "Vss.t409" 4.788
resist "Vss.n1721" "Vss.t86" 4.788
resist "Vss.n1705" "Vss.t346" 4.788
resist "Vss.n205" "Vss.t297" 4.788
resist "Vss.n1428" "Vss.t522" 4.788
resist "Vss.n1289" "Vss.t6" 4.788
resist "Vss.n1573" "Vss.t247" 4.788
resist "Vss.n165" "Vss.t185" 4.788
resist "Vss.n601" "Vss.t172" 4.788
resist "Vss.n613" "Vss.t365" 4.788
resist "Vss.n620" "Vss.t437" 4.788
resist "Vss.n641" "Vss.t122" 4.788
resist "Vss.n575" "Vss.t433" 4.788
resist "Vss.n625" "Vss.t305" 4.788
resist "Vss.n729" "Vss.t369" 4.788
resist "Vss.n727" "Vss.t367" 4.788
resist "Vss.n721" "Vss.t310" 4.788
resist "Vss.n679" "Vss.t555" 4.788
resist "Vss.n686" "Vss.t512" 4.788
resist "Vss.n691" "Vss.t218" 4.788
resist "Vss.n762" "Vss.t376" 4.788
resist "Vss.n768" "Vss.t124" 4.788
resist "Vss.n716" "Vss.t537" 4.788
resist "Vss.n341" "Vss.t380" 4.788
resist "Vss.n1414" "Vss.t505" 4.788
resist "Vss.n314" "Vss.t167" 4.788
resist "Vss.n296" "Vss.t499" 4.788
resist "Vss.n269" "Vss.t423" 4.788
resist "Vss.n286" "Vss.t114" 4.788
resist "Vss.n439" "Vss.t118" 4.788
resist "Vss.n455" "Vss.t425" 4.788
resist "Vss.n1344" "Vss.t144" 4.788
resist "Vss.n471" "Vss.t258" 4.788
resist "Vss.n461" "Vss.t454" 4.788
resist "Vss.n465" "Vss.t572" 4.788
resist "Vss.n1391" "Vss.t581" 4.788
resist "Vss.n282" "Vss.t570" 4.788
resist "Vss.n1384" "Vss.t527" 4.788
resist "Vss.n445" "Vss.t148" 4.788
resist "Vss.n1353" "Vss.t497" 4.788
resist "Vss.n1239" "Vss.t324" 4.788
resist "Vss.n411" "Vss.t202" 4.788
resist "Vss.n1270" "Vss.t387" 4.788
resist "Vss.n1263" "Vss.t116" 4.788
resist "Vss.n1368" "Vss.t15" 4.788
resist "Vss.n405" "Vss.t638" 4.788
resist "Vss.n1425" "Vss.t251" 4.788
resist "Vss.n397" "Vss.t442" 4.788
resist "Vss.n1311" "Vss.t404" 4.788
resist "Vss.n1274" "Vss.t142" 4.788
resist "Vss.n1336" "Vss.t532" 4.788
resist "Vss.n424" "Vss.t534" 4.788
resist "Vss.n1246" "Vss.t393" 4.788
resist "Vss.n1227" "Vss.t237" 4.788
resist "Vss.n530" "Vss.t373" 4.788
resist "Vss.n1159" "Vss.t308" 4.788
resist "Vss.n1124" "Vss.t152" 4.788
resist "Vss.n1141" "Vss.t483" 4.788
resist "Vss.n1836" "Vss.t481" 4.788
resist "Vss.n261" "Vss.t150" 4.788
resist "Vss.n1282" "Vss.t344" 4.788
resist "Vss.n386" "Vss.t585" 4.788
resist "Vss.n1804" "Vss.n3" 4.79389
resist "Vss.n694" "Vss.t328" 4.84652
resist "Vss.n695" "Vss.t314" 4.84652
resist "Vss.n1071" "Vss.t189" 4.84652
resist "Vss.n1072" "Vss.t79" 4.84652
resist "Vss.n956" "Vss.t295" 4.84652
resist "Vss.n957" "Vss.t277" 4.84652
resist "Vss.n993" "Vss.t317" 4.84652
resist "Vss.n1013" "Vss.t63" 4.84652
resist "Vss.n1563" "Vss.t273" 4.84652
resist "Vss.n1559" "Vss.t76" 4.84652
resist "Vss.n1681" "Vss.t319" 4.84652
resist "Vss.n140" "Vss.t82" 4.84652
resist "Vss.n50" "Vss.t12" 4.859
resist "Vss.n1136" "Vss.n1135" 5.03364
resist "Vss.n1155" "Vss.n1154" 5.03364
resist "Vss.n1187" "Vss.n1186" 5.03364
resist "Vss.n494" "Vss.n493" 5.03364
resist "Vss.n1218" "Vss.n1217" 5.03364
resist "Vss.n348" "Vss.n347" 5.03364
resist "Vss.n383" "Vss.n382" 5.03364
resist "Vss.n370" "Vss.n369" 5.03364
resist "Vss.n1332" "Vss.n336" 5.03364
resist "Vss.n357" "Vss.n356" 5.03364
resist "Vss.n663" "Vss.n662" 5.03364
resist "Vss.n940" "Vss.n939" 5.03364
resist "Vss.n928" "Vss.n927" 5.03364
resist "Vss.n945" "Vss.n944" 5.03364
resist "Vss.n977" "Vss.n975" 5.03364
resist "Vss.n860" "Vss.n859" 5.03364
resist "Vss.n882" "Vss.n881" 5.03364
resist "Vss.n872" "Vss.n871" 5.03364
resist "Vss.n901" "Vss.n900" 5.03364
resist "Vss.n1038" "Vss.n1037" 5.03364
resist "Vss.n1689" "Vss.n1688" 5.03364
resist "Vss.n85" "Vss.n84" 5.03364
resist "Vss.n42" "Vss.n41" 5.03364
resist "Vss.n1808" "Vss.n1807" 5.03364
resist "Vss.n1760" "Vss.n1759" 5.03364
resist "Vss.n92" "Vss.n91" 5.03364
resist "Vss.n1496" "Vss.n47" 5.03364
resist "Vss.n1733" "Vss.n1732" 5.03364
resist "Vss.n1623" "Vss.n1622" 5.03364
resist "Vss.n1613" "Vss.n1612" 5.03364
resist "Vss.n1605" "Vss.n1604" 5.03364
resist "Vss.n1668" "Vss.n1667" 5.03364
resist "Vss.n1594" "Vss.n1593" 5.03364
resist "Vss.n1728" "Vss.n1727" 5.03364
resist "Vss.n127" "Vss.n126" 5.03364
resist "Vss.n1303" "Vss.n1302" 5.03364
resist "Vss.n1438" "Vss.n1437" 5.03364
resist "Vss.n25" "Vss.n24" 5.03364
resist "Vss.n1449" "Vss.n1448" 5.03364
resist "Vss.n1512" "Vss.n1511" 5.03364
resist "Vss.n1472" "Vss.n1471" 5.03364
resist "Vss.n1504" "Vss.n1503" 5.03364
resist "Vss.n276" "Vss.n275" 5.03364
resist "Vss.n1823" "Vss.n1822" 5.03364
resist "Vss.n35" "Vss.n34" 5.03364
resist "Vss.n1519" "Vss.n1518" 5.03364
resist "Vss.n1742" "Vss.n90" 5.03364
resist "Vss.n1296" "Vss.n1295" 5.03364
resist "Vss.n223" "Vss.n222" 5.03364
resist "Vss.n1527" "Vss.n1526" 5.03364
resist "Vss.n1462" "Vss.n200" 5.03364
resist "Vss.n1546" "Vss.n1545" 5.03364
resist "Vss.n189" "Vss.n188" 5.03364
resist "Vss.n1696" "Vss.n1695" 5.03364
resist "Vss.n1721" "Vss.n1720" 5.03364
resist "Vss.n1705" "Vss.n1704" 5.03364
resist "Vss.n205" "Vss.n204" 5.03364
resist "Vss.n1428" "Vss.n1427" 5.03364
resist "Vss.n602" "Vss.n601" 5.03364
resist "Vss.n621" "Vss.n620" 5.03364
resist "Vss.n642" "Vss.n641" 5.03364
resist "Vss.n575" "Vss.n574" 5.03364
resist "Vss.n625" "Vss.n624" 5.03364
resist "Vss.n687" "Vss.n686" 5.03364
resist "Vss.n691" "Vss.n690" 5.03364
resist "Vss.n763" "Vss.n762" 5.03364
resist "Vss.n769" "Vss.n768" 5.03364
resist "Vss.n716" "Vss.n715" 5.03364
resist "Vss.n341" "Vss.n340" 5.03364
resist "Vss.n1415" "Vss.n1414" 5.03364
resist "Vss.n314" "Vss.n313" 5.03364
resist "Vss.n296" "Vss.n272" 5.03364
resist "Vss.n269" "Vss.n22" 5.03364
resist "Vss.n440" "Vss.n439" 5.03364
resist "Vss.n456" "Vss.n455" 5.03364
resist "Vss.n1345" "Vss.n1344" 5.03364
resist "Vss.n461" "Vss.n295" 5.03364
resist "Vss.n466" "Vss.n465" 5.03364
resist "Vss.n1391" "Vss.n274" 5.03364
resist "Vss.n282" "Vss.n281" 5.03364
resist "Vss.n445" "Vss.n444" 5.03364
resist "Vss.n1353" "Vss.n312" 5.03364
resist "Vss.n1239" "Vss.n408" 5.03364
resist "Vss.n411" "Vss.n410" 5.03364
resist "Vss.n1271" "Vss.n1270" 5.03364
resist "Vss.n1263" "Vss.n1262" 5.03364
resist "Vss.n1369" "Vss.n1368" 5.03364
resist "Vss.n1426" "Vss.n1425" 5.03364
resist "Vss.n1312" "Vss.n1311" 5.03364
resist "Vss.n1275" "Vss.n1274" 5.03364
resist "Vss.n1336" "Vss.n1335" 5.03364
resist "Vss.n424" "Vss.n423" 5.03364
resist "Vss.n1227" "Vss.n1226" 5.03364
resist "Vss.n530" "Vss.n529" 5.03364
resist "Vss.n1159" "Vss.n1158" 5.03364
resist "Vss.n1124" "Vss.n1123" 5.03364
resist "Vss.n1141" "Vss.n1140" 5.03364
resist "Vss.n262" "Vss.n261" 5.03364
resist "Vss.n386" "Vss.n385" 5.03364
resist "Vss.n1794" "Vss.n1793" 5.17994
resist "Vss.n1285" "Vss.n1282" 5.47189
resist "Vss.n1836" "Vss.n1835" 5.47189
resist "Vss.n1109" "Vss.n1105" 5.47189
resist "Vss.n1206" "Vss.n498" 5.47189
resist "Vss.n402" "Vss.n397" 5.47189
resist "Vss.n1044" "Vss.n828" 5.47189
resist "Vss.n981" "Vss.n847" 5.47189
resist "Vss.n893" "Vss.n864" 5.47189
resist "Vss.n77" "Vss.n76" 5.47189
resist "Vss.n1646" "Vss.n1590" 5.47189
resist "Vss.n1485" "Vss.n1484" 5.47189
resist "Vss.n1494" "Vss.n1493" 5.47189
resist "Vss.n1714" "Vss.n1713" 5.47189
resist "Vss.n1290" "Vss.n1289" 5.47189
resist "Vss.n613" "Vss.n612" 5.47189
resist "Vss.n679" "Vss.n678" 5.47189
resist "Vss.n287" "Vss.n286" 5.47189
resist "Vss.n471" "Vss.n459" 5.47189
resist "Vss.n1385" "Vss.n1384" 5.47189
resist "Vss.n406" "Vss.n405" 5.47189
resist "Vss.n1246" "Vss.n1245" 5.47189
resist "SARlogic_0.dffrs_12.nand3_6.B" "Vss.n1222" 5.47929
resist "SARlogic_0.dffrs_13.nand3_8.A" "Vss.n44" 5.775
resist "SARlogic_0.dffrs_12.nand3_8.A" "Vss.n495" 5.775
resist "SARlogic_0.dffrs_12.nand3_1.A" "Vss.n1221" 5.775
resist "Vss.n1863" "Vss.n1862" 6.23333
resist "Vss.n1868" "Vss.n1843" 6.32756
resist "Vss.n1859" "Vss.n1858" 6.33534
resist "Vss.n801" "Vss.n800" 6.4613
resist "Vss.n517" "Vss.n516" 6.4613
resist "Vss.n1211" "Vss.n1210" 6.4613
resist "Vss.n374" "Vss.n373" 6.4613
resist "Vss.n668" "Vss.n667" 6.4613
resist "Vss.n835" "Vss.n834" 6.4613
resist "Vss.n855" "Vss.n854" 6.4613
resist "Vss.n910" "Vss.n909" 6.4613
resist "Vss.n1690" "Vss.n1686" 6.4613
resist "Vss.n1766" "Vss.n1765" 6.4613
resist "Vss.n1814" "Vss.n1813" 6.4613
resist "Vss.n1735" "Vss.n1734" 6.4613
resist "Vss.n1620" "Vss.n1619" 6.4613
resist "Vss.n152" "Vss.n151" 6.4613
resist "Vss.n106" "Vss.n105" 6.4613
resist "Vss.n1443" "Vss.n1442" 6.4613
resist "Vss.n279" "Vss.n278" 6.4613
resist "Vss.n1825" "Vss.n1824" 6.4613
resist "Vss.n1820" "Vss.n1819" 6.4613
resist "Vss.n219" "Vss.n218" 6.4613
resist "Vss.n1529" "Vss.n1528" 6.4613
resist "Vss.n1541" "Vss.n1540" 6.4613
resist "Vss.n194" "Vss.n193" 6.4613
resist "Vss.n1432" "Vss.n1431" 6.4613
resist "Vss.n594" "Vss.n593" 6.4613
resist "Vss.n591" "Vss.n590" 6.4613
resist "Vss.n654" "Vss.n653" 6.4613
resist "Vss.n713" "Vss.n710" 6.4613
resist "Vss.n1327" "Vss.n1326" 6.4613
resist "Vss.n468" "Vss.n467" 6.4613
resist "Vss.n322" "Vss.n321" 6.4613
resist "Vss.n1390" "Vss.n290" 6.4613
resist "Vss.n1402" "Vss.n1401" 6.4613
resist "Vss.n1253" "Vss.n1252" 6.4613
resist "Vss.n1261" "Vss.n1260" 6.4613
resist "Vss.n1371" "Vss.n1370" 6.4613
resist "Vss.n254" "Vss.n253" 6.4613
resist "Vss.n1277" "Vss.n1276" 6.4613
resist "Vss.n790" "Vss.n789" 6.4613
resist "Vss.n392" "Vss.n391" 6.46246
resist "Vss.n794" "Vss.n793" 6.46246
resist "Vss.n521" "Vss.n520" 6.46246
resist "Vss.n433" "Vss.n432" 6.46246
resist "Vss.n1235" "Vss.n1234" 6.46246
resist "Vss.n1320" "Vss.n1319" 6.46246
resist "Vss.n365" "Vss.n364" 6.46246
resist "Vss.n1333" "Vss.n332" 6.46246
resist "Vss.n352" "Vss.n351" 6.46246
resist "Vss.n771" "Vss.n770" 6.46246
resist "Vss.n920" "Vss.n919" 6.46246
resist "Vss.n851" "Vss.n850" 6.46246
resist "Vss.n978" "Vss.n849" 6.46246
resist "Vss.n884" "Vss.n883" 6.46246
resist "Vss.n877" "Vss.n876" 6.46246
resist "Vss.n902" "Vss.n865" 6.46246
resist "Vss.n1537" "Vss.n1536" 6.46246
resist "Vss.n1750" "Vss.n1749" 6.46246
resist "Vss.n1809" "Vss.n48" 6.46246
resist "Vss.n1757" "Vss.n1755" 6.46246
resist "Vss.n1501" "Vss.n1500" 6.46246
resist "Vss.n1643" "Vss.n1642" 6.46246
resist "Vss.n1614" "Vss.n1610" 6.46246
resist "Vss.n1629" "Vss.n1628" 6.46246
resist "Vss.n130" "Vss.n129" 6.46246
resist "Vss.n1308" "Vss.n1307" 6.46246
resist "Vss.n1832" "Vss.n1831" 6.46246
resist "Vss.n1451" "Vss.n1450" 6.46246
resist "Vss.n236" "Vss.n235" 6.46246
resist "Vss.n228" "Vss.n227" 6.46246
resist "Vss.n231" "Vss.n230" 6.46246
resist "Vss.n1516" "Vss.n1514" 6.46246
resist "Vss.n1741" "Vss.n94" 6.46246
resist "Vss.n1300" "Vss.n1299" 6.46246
resist "Vss.n1461" "Vss.n239" 6.46246
resist "Vss.n1701" "Vss.n1700" 6.46246
resist "Vss.n120" "Vss.n119" 6.46246
resist "Vss.n136" "Vss.n135" 6.46246
resist "Vss.n618" "Vss.n606" 6.46246
resist "Vss.n644" "Vss.n643" 6.46246
resist "Vss.n637" "Vss.n636" 6.46246
resist "Vss.n684" "Vss.n656" 6.46246
resist "Vss.n764" "Vss.n550" 6.46246
resist "Vss.n1360" "Vss.n1359" 6.46246
resist "Vss.n265" "Vss.n264" 6.46246
resist "Vss.n1381" "Vss.n1380" 6.46246
resist "Vss.n1407" "Vss.n1406" 6.46246
resist "Vss.n488" "Vss.n487" 6.46246
resist "Vss.n457" "Vss.n443" 6.46246
resist "Vss.n479" "Vss.n478" 6.46246
resist "Vss.n449" "Vss.n448" 6.46246
resist "Vss.n1352" "Vss.n1351" 6.46246
resist "Vss.n1242" "Vss.n1241" 6.46246
resist "Vss.n1259" "Vss.n1258" 6.46246
resist "Vss.n1313" "Vss.n1281" 6.46246
resist "Vss.n329" "Vss.n328" 6.46246
resist "Vss.n429" "Vss.n428" 6.46246
resist "Vss.n1116" "Vss.n1115" 6.46246
resist "Vss.n797" "Vss.n796" 6.46246
resist "Vss.n1418" "Vss.n1417" 6.46246
resist "Vss.n6" "Vss.n5" 6.579
resist "Vss.n10" "Vss.n9" 6.579
resist "Vss.n1866" "Vss.n1841" 6.65054
resist "Vss.n1045" "Vss.n1044" 6.89955
resist "Vss.n1110" "Vss.n1109" 6.9007
resist "Vss.n1206" "Vss.n1205" 6.9007
resist "Vss.n982" "Vss.n981" 6.9007
resist "Vss.n892" "Vss.n864" 6.9007
resist "Vss.n76" "Vss.n75" 6.9007
resist "Vss.n1647" "Vss.n1646" 6.9007
resist "Vss.n1485" "Vss.n1479" 6.9007
resist "Vss.n1494" "Vss.n1489" 6.9007
resist "Vss.n1714" "Vss.n1711" 6.9007
resist "Vss.n1290" "Vss.n1287" 6.9007
resist "Vss.n612" "Vss.n608" 6.9007
resist "Vss.n678" "Vss.n674" 6.9007
resist "Vss.n288" "Vss.n287" 6.9007
resist "Vss.n470" "Vss.n459" 6.9007
resist "Vss.n1386" "Vss.n1385" 6.9007
resist "Vss.n406" "Vss.n403" 6.9007
resist "Vss.n402" "Vss.n401" 6.9007
resist "Vss.n1245" "Vss.n418" 6.9007
resist "Vss.n1835" "Vss.n20" 6.9007
resist "Vss.n1285" "Vss.n1284" 6.9007
resist "Vss.n1454" "Vss.n1453" 7.29049
resist "Vss.n1868" "Vss.n1867" 7.59337
resist "Vss.n1858" "Vss.n0" 7.7559
resist "Vss.n1204" "Vss.n1202" 7.93909
resist "Vss.n146" "Vss.n139" 8.05667
resist "Vss.n1708" "Vss.n134" 8.08458
resist "Vss.n4" "Vss.t338" 8.70081
resist "Vss.n1213" "Vss.n1212" 8.72249
resist "Vss.n385" "Vss.n384" 9
resist "Vss.n393" "Vss.n392" 9
resist "Vss.n370" "Vss.n368" 9
resist "Vss.n393" "Vss.n383" 9
resist "Vss.n1309" "Vss.n1308" 9
resist "Vss.n1312" "Vss.n1309" 9
resist "Vss.n1433" "Vss.n1432" 9
resist "Vss.n1433" "Vss.n1426" 9
resist "Vss.n1444" "Vss.n1443" 9
resist "Vss.n1450" "Vss.n1447" 9
resist "Vss.n262" "Vss.n249" 9
resist "Vss.n1275" "Vss.n251" 9
resist "Vss.n1416" "Vss.n1415" 9
resist "Vss.n1833" "Vss.n1832" 9
resist "Vss.n1833" "Vss.n22" 9
resist "Vss.n280" "Vss.n279" 9
resist "Vss.n281" "Vss.n280" 9
resist "Vss.n1478" "Vss.n231" 9
resist "Vss.n1478" "Vss.n24" 9
resist "Vss.n1824" "Vss.n32" 9
resist "Vss.n275" "Vss.n32" 9
resist "Vss.n1437" "Vss.n1436" 9
resist "Vss.n235" "Vss.n232" 9
resist "Vss.n1449" "Vss.n232" 9
resist "Vss.n1301" "Vss.n1300" 9
resist "Vss.n1302" "Vss.n1301" 9
resist "Vss.n1528" "Vss.n215" 9
resist "Vss.n1427" "Vss.n215" 9
resist "Vss.n1547" "Vss.n1546" 9
resist "Vss.n1538" "Vss.n1537" 9
resist "Vss.n1538" "Vss.n200" 9
resist "Vss.n1236" "Vss.n1235" 9
resist "Vss.n1243" "Vss.n1242" 9
resist "Vss.n1254" "Vss.n1253" 9
resist "Vss.n1188" "Vss.n1187" 9
resist "Vss.n1226" "Vss.n1225" 9
resist "Vss.n1219" "Vss.n1218" 9
resist "Vss.n1158" "Vss.n1157" 9
resist "Vss.n1106" "Vss.n790" 9
resist "Vss.n1156" "Vss.n1155" 9
resist "Vss.n1140" "Vss.n1139" 9
resist "Vss.n798" "Vss.n797" 9
resist "Vss.n1123" "Vss.n1122" 9
resist "Vss.n1117" "Vss.n1116" 9
resist "Vss.n1137" "Vss.n1136" 9
resist "Vss.n800" "Vss.n799" 9
resist "Vss.n1107" "Vss.n793" 9
resist "Vss.n529" "Vss.n528" 9
resist "Vss.n522" "Vss.n521" 9
resist "Vss.n516" "Vss.n514" 9
resist "Vss.n1208" "Vss.n432" 9
resist "Vss.n423" "Vss.n422" 9
resist "Vss.n419" "Vss.n329" 9
resist "Vss.n713" "Vss.n712" 9
resist "Vss.n715" "Vss.n714" 9
resist "Vss.n1334" "Vss.n1333" 9
resist "Vss.n1258" "Vss.n1257" 9
resist "Vss.n1257" "Vss.n408" 9
resist "Vss.n1370" "Vss.n305" 9
resist "Vss.n410" "Vss.n305" 9
resist "Vss.n1261" "Vss.n307" 9
resist "Vss.n1351" "Vss.n1350" 9
resist "Vss.n444" "Vss.n318" 9
resist "Vss.n1346" "Vss.n1345" 9
resist "Vss.n450" "Vss.n449" 9
resist "Vss.n456" "Vss.n450" 9
resist "Vss.n1382" "Vss.n1381" 9
resist "Vss.n1382" "Vss.n295" 9
resist "Vss.n464" "Vss.n290" 9
resist "Vss.n466" "Vss.n464" 9
resist "Vss.n1406" "Vss.n1405" 9
resist "Vss.n1405" "Vss.n272" 9
resist "Vss.n1403" "Vss.n1402" 9
resist "Vss.n1403" "Vss.n274" 9
resist "Vss.n1262" "Vss.n308" 9
resist "Vss.n1361" "Vss.n1360" 9
resist "Vss.n1361" "Vss.n312" 9
resist "Vss.n1314" "Vss.n1271" 9
resist "Vss.n1369" "Vss.n1367" 9
resist "Vss.n349" "Vss.n340" 9
resist "Vss.n1319" "Vss.n1318" 9
resist "Vss.n1318" "Vss.n357" 9
resist "Vss.n1328" "Vss.n1327" 9
resist "Vss.n358" "Vss.n348" 9
resist "Vss.n364" "Vss.n363" 9
resist "Vss.n373" "Vss.n372" 9
resist "Vss.n351" "Vss.n337" 9
resist "Vss.n1332" "Vss.n1331" 9
resist "Vss.n769" "Vss.n767" 9
resist "Vss.n770" "Vss.n545" 9
resist "Vss.n763" "Vss.n549" 9
resist "Vss.n665" "Vss.n663" 9
resist "Vss.n667" "Vss.n666" 9
resist "Vss.n688" "Vss.n687" 9
resist "Vss.n690" "Vss.n689" 9
resist "Vss.n1039" "Vss.n1038" 9
resist "Vss.n834" "Vss.n832" 9
resist "Vss.n979" "Vss.n978" 9
resist "Vss.n944" "Vss.n943" 9
resist "Vss.n852" "Vss.n851" 9
resist "Vss.n927" "Vss.n926" 9
resist "Vss.n921" "Vss.n920" 9
resist "Vss.n941" "Vss.n940" 9
resist "Vss.n854" "Vss.n853" 9
resist "Vss.n977" "Vss.n976" 9
resist "Vss.n901" "Vss.n833" 9
resist "Vss.n871" "Vss.n862" 9
resist "Vss.n878" "Vss.n877" 9
resist "Vss.n882" "Vss.n880" 9
resist "Vss.n883" "Vss.n870" 9
resist "Vss.n907" "Vss.n860" 9
resist "Vss.n909" "Vss.n908" 9
resist "Vss.n903" "Vss.n902" 9
resist "Vss.n204" "Vss.n199" 9
resist "Vss.n201" "Vss.n136" 9
resist "Vss.n188" "Vss.n187" 9
resist "Vss.n1702" "Vss.n1701" 9
resist "Vss.n131" "Vss.n130" 9
resist "Vss.n1295" "Vss.n1294" 9
resist "Vss.n216" "Vss.n105" 9
resist "Vss.n1527" "Vss.n1525" 9
resist "Vss.n1734" "Vss.n103" 9
resist "Vss.n1521" "Vss.n94" 9
resist "Vss.n1520" "Vss.n1519" 9
resist "Vss.n224" "Vss.n223" 9
resist "Vss.n1514" "Vss.n1513" 9
resist "Vss.n1513" "Vss.n1512" 9
resist "Vss.n1502" "Vss.n1501" 9
resist "Vss.n1503" "Vss.n1502" 9
resist "Vss.n1821" "Vss.n1820" 9
resist "Vss.n1823" "Vss.n1821" 9
resist "Vss.n1810" "Vss.n1809" 9
resist "Vss.n1810" "Vss.n47" 9
resist "Vss.n1813" "Vss.n1812" 9
resist "Vss.n1812" "Vss.n34" 9
resist "Vss.n1733" "Vss.n1731" 9
resist "Vss.n1751" "Vss.n1750" 9
resist "Vss.n1751" "Vss.n90" 9
resist "Vss.n1729" "Vss.n1728" 9
resist "Vss.n126" "Vss.n123" 9
resist "Vss.n1720" "Vss.n1719" 9
resist "Vss.n121" "Vss.n120" 9
resist "Vss.n1695" "Vss.n1694" 9
resist "Vss.n1689" "Vss.n122" 9
resist "Vss.n1691" "Vss.n1690" 9
resist "Vss.n91" "Vss.n88" 9
resist "Vss.n1761" "Vss.n1760" 9
resist "Vss.n1763" "Vss.n85" 9
resist "Vss.n1765" "Vss.n1764" 9
resist "Vss.n1808" "Vss.n43" 9
resist "Vss.n1755" "Vss.n1754" 9
resist "Vss.n1593" "Vss.n1592" 9
resist "Vss.n1644" "Vss.n1643" 9
resist "Vss.n1669" "Vss.n1668" 9
resist "Vss.n1626" "Vss.n1605" 9
resist "Vss.n1613" "Vss.n1608" 9
resist "Vss.n1624" "Vss.n1623" 9
resist "Vss.n1619" "Vss.n1618" 9
resist "Vss.n1615" "Vss.n1614" 9
resist "Vss.n1628" "Vss.n1627" 9
resist "Vss.n151" "Vss.n149" 9
resist "Vss.n1473" "Vss.n1472" 9
resist "Vss.n1474" "Vss.n227" 9
resist "Vss.n218" "Vss.n217" 9
resist "Vss.n1540" "Vss.n197" 9
resist "Vss.n239" "Vss.n198" 9
resist "Vss.n195" "Vss.n194" 9
resist "Vss.n1704" "Vss.n1703" 9
resist "Vss.n624" "Vss.n623" 9
resist "Vss.n622" "Vss.n621" 9
resist "Vss.n574" "Vss.n573" 9
resist "Vss.n638" "Vss.n637" 9
resist "Vss.n642" "Vss.n640" 9
resist "Vss.n643" "Vss.n569" 9
resist "Vss.n603" "Vss.n602" 9
resist "Vss.n593" "Vss.n592" 9
resist "Vss.n610" "Vss.n606" 9
resist "Vss.n609" "Vss.n591" 9
resist "Vss.n676" "Vss.n656" 9
resist "Vss.n675" "Vss.n654" 9
resist "Vss.n765" "Vss.n764" 9
resist "Vss.n313" "Vss.n309" 9
resist "Vss.n310" "Vss.n264" 9
resist "Vss.n485" "Vss.n440" 9
resist "Vss.n487" "Vss.n486" 9
resist "Vss.n458" "Vss.n457" 9
resist "Vss.n321" "Vss.n319" 9
resist "Vss.n480" "Vss.n479" 9
resist "Vss.n1367" "Vss.n253" 9
resist "Vss.n1314" "Vss.n1313" 9
resist "Vss.n1276" "Vss.n250" 9
resist "Vss.n1335" "Vss.n1334" 9
resist "Vss.n526" "Vss.n429" 9
resist "Vss.n1417" "Vss.n1416" 9
resist "Vss.n1210" "Vss.n1209" 9.03425
resist "Vss.n467" "Vss.n460" 9.03425
resist "Vss.n496" "Vss.n494" 9.03977
resist "Vss.n45" "Vss.n42" 9.04416
resist "Vss.n1846" "Vss" 9.06902
resist "Vss.n1863" "Vss.n1848" 11.03
resist "Vss.n1769" "Vss.t92" 13.004
resist "Vss.n490" "Vss.n436" 13.0121
resist "Vss.n496" "SARlogic_0.dffrs_12.d" 13.5985
resist "Vss.n1224" "SARlogic_0.dffrs_12.clk" 13.5985
resist "Vss.n45" "SARlogic_0.dffrs_13.d" 13.7558
resist "Vss.n1202" "Vss.t73" 14.2441
resist "Vss.n1839" "Vss.n1838" 14.5302
resist "Vss.n1795" "Vss.n1794" 14.613
resist "Vss.n1399" "Vss.n1398" 15.2582
resist "Vss.n475" "Vss.n469" 15.2582
resist "Vss.n1803" "Vss.n1802" 16.1933
resist "Vss.n1846" "comparator_no_offsetcal_0.x5.avss" 16.756
resist "Vss.n1884" "Vss.n8" 17.4159
resist "Vss.n1890" "comparator_no_offsetcal_0.x3.avss" 17.8213
resist "Vss.n1804" "Vss.t11" 18.0103
resist "Vss.n888" "Vss.n843" 18.0215
resist "Vss.n1851" "Vss.n1850" 18.8611
resist "Vss.n1862" "Vss.n1849" 18.8611
resist "Vss.n1792" "Vss.t105" 19.4002
resist "Vss.n1792" "Vss.t98" 19.6725
resist "Vss.t73" "Vss.t71" 19.9027
resist "Vss.t443" "Vss.t439" 19.9027
resist "Vss.t353" "Vss.t351" 19.9027
resist "Vss.t640" "Vss.t639" 19.9027
resist "Vss.t94" "Vss.t96" 19.9027
resist "Vss.t390" "Vss.t391" 19.9027
resist "Vss.n1200" "Vss.n505" 20.8056
resist "Vss.n1200" "Vss.n504" 20.8056
resist "Vss.n1165" "Vss.n785" 20.8056
resist "Vss.n1165" "Vss.n784" 20.8056
resist "Vss.n1006" "Vss.n1005" 20.8056
resist "Vss.n1006" "Vss.n1004" 20.8056
resist "Vss.n988" "Vss.n841" 20.8056
resist "Vss.n987" "Vss.n841" 20.8056
resist "Vss.n951" "Vss.n950" 20.8056
resist "Vss.n951" "Vss.n949" 20.8056
resist "Vss.n1099" "Vss.n810" 20.8056
resist "Vss.n1099" "Vss.n809" 20.8056
resist "Vss.n166" "Vss.n161" 20.8056
resist "Vss.n166" "Vss.n160" 20.8056
resist "Vss.n584" "Vss.n583" 20.8056
resist "Vss.n584" "Vss.n582" 20.8056
resist "Vss.n1585" "Vss.n169" 20.8056
resist "Vss.n1585" "Vss.n168" 20.8056
resist "Vss.n1773" "Vss.n1772" 20.8056
resist "Vss.n1772" "Vss.n71" 20.8056
resist "Vss.n1774" "Vss.n70" 20.8056
resist "Vss.n70" "Vss.n69" 20.8056
resist "Vss.n112" "Vss.n111" 20.8056
resist "Vss.n112" "Vss.n110" 20.8056
resist "Vss.n72" "Vss.n59" 20.8056
resist "Vss.n72" "Vss.n58" 20.8056
resist "Vss.n15" "Vss.n14" 20.8056
resist "Vss.n14" "Vss.n13" 20.8056
resist "Vss.n1572" "Vss.n177" 20.8056
resist "Vss.n1572" "Vss.n176" 20.8056
resist "Vss.n722" "Vss.n556" 20.8056
resist "Vss.n722" "Vss.n555" 20.8056
resist "Vss.n726" "Vss.n724" 20.8056
resist "Vss.n725" "Vss.n724" 20.8056
resist "Vss.n736" "Vss.n735" 20.8056
resist "Vss.n735" "Vss.n651" 20.8056
resist "Vss.n737" "Vss.n650" 20.8056
resist "Vss.n650" "Vss.n649" 20.8056
resist "Vss.n1147" "Vss.n1146" 20.8056
resist "Vss.n1147" "Vss.n1145" 20.8056
resist "Vss.n777" "Vss.n776" 20.8056
resist "Vss.n777" "Vss.n775" 20.8056
resist "Vss.n1028" "Vss.n838" 20.8056
resist "Vss.n1028" "Vss.n837" 20.8056
resist "Vss.n1025" "Vss.n823" 20.8056
resist "Vss.n1025" "Vss.n822" 20.8056
resist "Vss.n1060" "Vss.n1059" 20.8056
resist "Vss.n1059" "Vss.n821" 20.8056
resist "Vss.n1061" "Vss.n820" 20.8056
resist "Vss.n820" "Vss.n819" 20.8056
resist "Vss.t54" "Vss.t559" 20.8459
resist "Vss.t397" "Vss.t484" 20.8459
resist "Vss.t71" "Vss.n1201" 23.415
resist "Vss.n1201" "Vss.t439" 23.415
resist "Vss.n1166" "Vss.t443" 23.415
resist "Vss.t485" "Vss.n1166" 23.415
resist "Vss.n1167" "Vss.t485" 23.415
resist "Vss.t351" "Vss.n786" 23.415
resist "Vss.n808" "Vss.t353" 23.415
resist "Vss.t639" "Vss.n808" 23.415
resist "Vss.n1058" "Vss.t640" 23.415
resist "Vss.n1058" "Vss.t566" 23.415
resist "Vss.t566" "Vss.n1057" 23.415
resist "Vss.n1055" "Vss.t96" 23.415
resist "Vss.n1026" "Vss.t94" 23.415
resist "Vss.t391" "Vss.n1026" 23.415
resist "Vss.n1027" "Vss.t390" 23.415
resist "Vss.n1027" "Vss.t23" 23.415
resist "Vss.n1033" "Vss.t23" 23.415
resist "Vss.n1873" "Vss.n1872" 23.9144
resist "Vss.n1800" "Vss.t11" 24.1479
resist "Vss.t450" "Vss.t488" 24.3465
resist "Vss.t596" "Vss.t450" 24.3465
resist "Vss.n1181" "Vss.n540" 24.8243
resist "Vss.t451" "Vss.t658" 26.749
resist "Vss.t658" "Vss.t104" 26.749
resist "Vss.n44" "Vss.t110" 26.9433
resist "Vss.n495" "Vss.t103" 26.9433
resist "Vss.n1221" "Vss.t108" 26.9433
resist "Vss.n1222" "Vss.t101" 27.1297
resist "Vss.n1861" "Vss.t394" 27.3602
resist "Vss.n1855" "Vss.t56" 27.3602
resist "Vss.n1886" "Vss.n4" 27.3732
resist "Vss.n1885" "Vss.n7" 29.4854
resist "Vss.n1457" "Vss.n242" 30.2232
resist "Vss.n490" "Vss.n435" 30.2232
resist "Vss.t488" "Vss.n1203" 30.4332
resist "Vss.n1204" "Vss.t596" 30.4332
resist "Vss.n1857" "Vss.n1856" 30.5278
resist "Vss.n1856" "Vss.n1854" 30.5278
resist "Vss.n1035" "Vss.n1034" 30.7131
resist "Vss.n491" "Vss.t451" 33.4362
resist "Vss.n1212" "Vss.t104" 33.4362
resist "Vss.t333" "Vss.n1884" 33.9017
resist "Vss.n1793" "Vss.t678" 34.1061
resist "Vss.n1213" "Vss.n434" 35.5936
resist "Vss.n1566" "Vss.t272" 35.9364
resist "Vss.t246" "Vss.n1570" 36.1111
resist "Vss.t90" "Vss.n1769" 38.0117
resist "Vss.t401" "Vss.t480" 39.9039
resist "Vss.t668" "Vss.t401" 39.9039
resist "Vss.t257" "Vss.t573" 39.9039
resist "Vss.t573" "Vss.t652" 39.9039
resist "Vss.n1222" "Vss.t679" 40.8172
resist "Vss.n44" "Vss.t680" 41.0036
resist "Vss.n495" "Vss.t677" 41.0036
resist "Vss.n1221" "Vss.t681" 41.0036
resist "Vss.n888" "Vss.n840" 42.4431
resist "Vss.n1203" "Vss.n434" 43.5327
resist "Vss.n998" "Vss.n995" 44.1389
resist "Vss.n1002" "Vss.n1001" 44.1389
resist "Vss.n1012" "Vss.n994" 44.1389
resist "Vss.n1048" "Vss.n826" 44.1389
resist "Vss.n966" "Vss.n965" 44.1389
resist "Vss.n1653" "Vss.n1652" 44.1389
resist "Vss.n1778" "Vss.n1777" 44.1389
resist "Vss.n1677" "Vss.n144" 44.1389
resist "Vss.n1682" "Vss.n1680" 44.1389
resist "Vss.n703" "Vss.n509" 44.1389
resist "Vss.n700" "Vss.n699" 44.1389
resist "Vss.n696" "Vss.n560" 44.1389
resist "Vss.n538" "Vss.n536" 44.1389
resist "Vss.n1067" "Vss.n1064" 44.1389
resist "Vss.n1080" "Vss.n1070" 44.1389
resist "Vss.n1077" "Vss.n1076" 44.1389
resist "Vss.n1073" "Vss.n783" 44.1389
resist "Vss.n743" "Vss.n565" 44.1389
resist "Vss.n1555" "Vss.n181" 44.1389
resist "Vss.n1564" "Vss.n1562" 44.1389
resist "Vss.n1560" "Vss.n174" 44.1389
resist "Vss.n958" "Vss.n815" 44.1399
resist "Vss.n962" "Vss.n961" 44.1399
resist "Vss.n141" "Vss.n65" 44.1399
resist "Vss.n1684" "Vss.n142" 45.4049
resist "Vss.t663" "Vss.t569" 46.7919
resist "Vss.t479" "Vss.t663" 46.7919
resist "Vss.t662" "Vss.t580" 46.7919
resist "Vss.t112" "Vss.t662" 46.7919
resist "Vss.t593" "Vss.t571" 46.7919
resist "Vss.t525" "Vss.t593" 46.7919
resist "Vss.n1838" "Vss.t480" 49.8799
resist "Vss.n1396" "Vss.t668" 49.8799
resist "Vss.n473" "Vss.t257" 49.8799
resist "Vss.t652" "Vss.n436" 49.8799
resist "Vss.t131" "Vss.n890" 50.0907
resist "Vss.t360" "Vss.t361" 51.0157
resist "Vss.t318" "Vss.n143" 53.1609
resist "Vss.n1804" "Vss.n51" 53.4539
resist "Vss.n1724" "Vss.t311" 54.0166
resist "Vss.n1569" "Vss.n1568" 57.0175
resist "Vss.n475" "Vss.n474" 58.3378
resist "Vss.n628" "Vss.n627" 58.3967
resist "Vss.t569" "Vss.n1399" 58.4898
resist "Vss.n1400" "Vss.t479" 58.4898
resist "Vss.n1393" "Vss.t580" 58.4898
resist "Vss.n1389" "Vss.t112" 58.4898
resist "Vss.t571" "Vss.n291" 58.4898
resist "Vss.n469" "Vss.t525" 58.4898
resist "Vss.t92" "Vss.n54" 60.0185
resist "Vss.n1770" "Vss.t90" 60.0185
resist "Vss.t361" "Vss.n1770" 60.0185
resist "Vss.n1771" "Vss.t360" 60.0185
resist "Vss.n1771" "Vss.t311" 60.0185
resist "Vss.n1153" "Vss.n794" 61.0556
resist "Vss.n1205" "Vss.n499" 61.0556
resist "Vss.n355" "Vss.n352" 61.0556
resist "Vss.n929" "Vss.n919" 61.0556
resist "Vss.n946" "Vss.n850" 61.0556
resist "Vss.n884" "Vss.n868" 61.0556
resist "Vss.n876" "Vss.n873" 61.0556
resist "Vss.n1036" "Vss.n835" 61.0556
resist "Vss.n894" "Vss.n892" 61.0556
resist "Vss.n899" "Vss.n865" 61.0556
resist "Vss.n982" "Vss.n846" 61.0556
resist "Vss.n974" "Vss.n849" 61.0556
resist "Vss.n1045" "Vss.n827" 61.0556
resist "Vss.n1749" "Vss.n93" 61.0556
resist "Vss.n1758" "Vss.n1757" 61.0556
resist "Vss.n1500" "Vss.n1497" 61.0556
resist "Vss.n78" "Vss.n75" 61.0556
resist "Vss.n1735" "Vss.n102" 61.0556
resist "Vss.n1642" "Vss.n1595" 61.0556
resist "Vss.n1611" "Vss.n1610" 61.0556
resist "Vss.n1629" "Vss.n1603" 61.0556
resist "Vss.n1647" "Vss.n1589" 61.0556
resist "Vss.n1666" "Vss.n152" 61.0556
resist "Vss.n1726" "Vss.n106" 61.0556
resist "Vss.n129" "Vss.n128" 61.0556
resist "Vss.n1307" "Vss.n1304" 61.0556
resist "Vss.n1442" "Vss.n1439" 61.0556
resist "Vss.n1831" "Vss.n26" 61.0556
resist "Vss.n1451" "Vss.n247" 61.0556
resist "Vss.n1470" "Vss.n236" 61.0556
resist "Vss.n1510" "Vss.n228" 61.0556
resist "Vss.n1505" "Vss.n230" 61.0556
resist "Vss.n1483" "Vss.n1479" 61.0556
resist "Vss.n278" "Vss.n277" 61.0556
resist "Vss.n1825" "Vss.n31" 61.0556
resist "Vss.n1819" "Vss.n36" 61.0556
resist "Vss.n1814" "Vss.n40" 61.0556
resist "Vss.n1492" "Vss.n1489" 61.0556
resist "Vss.n1517" "Vss.n1516" 61.0556
resist "Vss.n1743" "Vss.n1741" 61.0556
resist "Vss.n1299" "Vss.n1298" 61.0556
resist "Vss.n221" "Vss.n219" 61.0556
resist "Vss.n1529" "Vss.n214" 61.0556
resist "Vss.n1712" "Vss.n1711" 61.0556
resist "Vss.n1544" "Vss.n1541" 61.0556
resist "Vss.n193" "Vss.n190" 61.0556
resist "Vss.n1700" "Vss.n1697" 61.0556
resist "Vss.n1722" "Vss.n119" 61.0556
resist "Vss.n1536" "Vss.n206" 61.0556
resist "Vss.n1706" "Vss.n135" 61.0556
resist "Vss.n1431" "Vss.n1430" 61.0556
resist "Vss.n1288" "Vss.n1287" 61.0556
resist "Vss.n1463" "Vss.n1461" 61.0556
resist "Vss.n619" "Vss.n618" 61.0556
resist "Vss.n614" "Vss.n608" 61.0556
resist "Vss.n644" "Vss.n568" 61.0556
resist "Vss.n636" "Vss.n576" 61.0556
resist "Vss.n771" "Vss.n544" 61.0556
resist "Vss.n761" "Vss.n550" 61.0556
resist "Vss.n680" "Vss.n674" 61.0556
resist "Vss.n685" "Vss.n684" 61.0556
resist "Vss.n692" "Vss.n653" 61.0556
resist "Vss.n717" "Vss.n710" 61.0556
resist "Vss.n1326" "Vss.n342" 61.0556
resist "Vss.n1359" "Vss.n315" 61.0556
resist "Vss.n1413" "Vss.n265" 61.0556
resist "Vss.n1380" "Vss.n297" 61.0556
resist "Vss.n1407" "Vss.n270" 61.0556
resist "Vss.n288" "Vss.n285" 61.0556
resist "Vss.n468" "Vss.n463" 61.0556
resist "Vss.n1392" "Vss.n1390" 61.0556
resist "Vss.n1401" "Vss.n283" 61.0556
resist "Vss.n1386" "Vss.n293" 61.0556
resist "Vss.n448" "Vss.n446" 61.0556
resist "Vss.n1354" "Vss.n1352" 61.0556
resist "Vss.n1241" "Vss.n1240" 61.0556
resist "Vss.n1252" "Vss.n412" 61.0556
resist "Vss.n1269" "Vss.n1259" 61.0556
resist "Vss.n1264" "Vss.n1260" 61.0556
resist "Vss.n1371" "Vss.n304" 61.0556
resist "Vss.n404" "Vss.n403" 61.0556
resist "Vss.n1234" "Vss.n425" 61.0556
resist "Vss.n1337" "Vss.n328" 61.0556
resist "Vss.n1247" "Vss.n418" 61.0556
resist "Vss.n472" "Vss.n470" 61.0556
resist "Vss.n488" "Vss.n438" 61.0556
resist "Vss.n1211" "Vss.n492" 61.0556
resist "Vss.n531" "Vss.n520" 61.0556
resist "Vss.n1228" "Vss.n428" 61.0556
resist "Vss.n1160" "Vss.n789" 61.0556
resist "Vss.n1110" "Vss.n1104" 61.0556
resist "Vss.n1125" "Vss.n1115" 61.0556
resist "Vss.n1142" "Vss.n796" 61.0556
resist "Vss.n391" "Vss.n387" 61.0556
resist "Vss.n626" "Vss.n590" 61.0556
resist "Vss.n1320" "Vss.n346" 61.0556
resist "Vss.n381" "Vss.n365" 61.0556
resist "Vss.n401" "Vss.n398" 61.0556
resist "Vss.n1310" "Vss.n1281" 61.0556
resist "Vss.n1277" "Vss.n1273" 61.0556
resist "Vss.n1424" "Vss.n254" 61.0556
resist "Vss.n1284" "Vss.n1283" 61.0556
resist "Vss.n1418" "Vss.n260" 61.0556
resist "Vss.n1837" "Vss.n20" 61.0556
resist "Vss.n1134" "Vss.n801" 61.0566
resist "Vss.n1185" "Vss.n517" 61.0566
resist "Vss.n1216" "Vss.n433" 61.0566
resist "Vss.n374" "Vss.n367" 61.0566
resist "Vss.n335" "Vss.n332" 61.0566
resist "Vss.n668" "Vss.n661" 61.0566
resist "Vss.n938" "Vss.n855" 61.0566
resist "Vss.n910" "Vss.n858" 61.0566
resist "Vss.n1687" "Vss.n1686" 61.0566
resist "Vss.n1766" "Vss.n83" 61.0566
resist "Vss.n1806" "Vss.n48" 61.0566
resist "Vss.n1621" "Vss.n1620" 61.0566
resist "Vss.n600" "Vss.n594" 61.0566
resist "Vss.n454" "Vss.n443" 61.0566
resist "Vss.n1343" "Vss.n322" 61.0566
resist "Vss.n478" "Vss.n462" 61.0566
resist "Vss.n720" "Vss.t406" 61.7509
resist "Vss.n1683" "Vss.n143" 61.7816
resist "Vss.n1877" "Vss.n15" 65.5278
resist "Vss.n1881" "Vss.n15" 65.5278
resist "Vss.n1881" "Vss.n13" 65.5278
resist "Vss.n1877" "Vss.n13" 65.5278
resist "Vss.n785" "Vss.n505" 66.5
resist "Vss.n784" "Vss.n504" 66.5
resist "Vss.n1005" "Vss.n988" 66.5
resist "Vss.n1004" "Vss.n987" 66.5
resist "Vss.n950" "Vss.n810" 66.5
resist "Vss.n949" "Vss.n809" 66.5
resist "Vss.n177" "Vss.n161" 66.5
resist "Vss.n176" "Vss.n160" 66.5
resist "Vss.n583" "Vss.n169" 66.5
resist "Vss.n582" "Vss.n168" 66.5
resist "Vss.n1774" "Vss.n1773" 66.5
resist "Vss.n71" "Vss.n69" 66.5
resist "Vss.n111" "Vss.n59" 66.5
resist "Vss.n110" "Vss.n58" 66.5
resist "Vss.n726" "Vss.n556" 66.5
resist "Vss.n725" "Vss.n555" 66.5
resist "Vss.n737" "Vss.n736" 66.5
resist "Vss.n651" "Vss.n649" 66.5
resist "Vss.n1146" "Vss.n776" 66.5
resist "Vss.n1145" "Vss.n775" 66.5
resist "Vss.n838" "Vss.n823" 66.5
resist "Vss.n837" "Vss.n822" 66.5
resist "Vss.n1061" "Vss.n1060" 66.5
resist "Vss.n821" "Vss.n819" 66.5
resist "Vss.n1684" "Vss.n1683" 67.0498
resist "Vss.n1168" "Vss.n785" 67.4722
resist "Vss.n1168" "Vss.n784" 67.4722
resist "Vss.n1005" "Vss.n991" 67.4722
resist "Vss.n1004" "Vss.n991" 67.4722
resist "Vss.n950" "Vss.n812" 67.4722
resist "Vss.n949" "Vss.n812" 67.4722
resist "Vss.n177" "Vss.n175" 67.4722
resist "Vss.n176" "Vss.n175" 67.4722
resist "Vss.n583" "Vss.n171" 67.4722
resist "Vss.n582" "Vss.n171" 67.4722
resist "Vss.n1773" "Vss.n66" 67.4722
resist "Vss.n71" "Vss.n66" 67.4722
resist "Vss.n111" "Vss.n62" 67.4722
resist "Vss.n110" "Vss.n62" 67.4722
resist "Vss.n755" "Vss.n556" 67.4722
resist "Vss.n755" "Vss.n555" 67.4722
resist "Vss.n736" "Vss.n561" 67.4722
resist "Vss.n651" "Vss.n561" 67.4722
resist "Vss.n1146" "Vss.n780" 67.4722
resist "Vss.n1145" "Vss.n780" 67.4722
resist "Vss.n1032" "Vss.n838" 67.4722
resist "Vss.n1032" "Vss.n837" 67.4722
resist "Vss.n1060" "Vss.n816" 67.4722
resist "Vss.n821" "Vss.n816" 67.4722
resist "Vss.t559" "Vss.t244" 69.0519
resist "Vss.t484" "Vss.t475" 69.0519
resist "Vss.n474" "Vss.n473" 71.3499
resist "Vss.n1202" "Vss.n501" 72.9835
resist "Vss.t162" "Vss.n49" 76.6173
resist "Vss.n1850" "Vss.n1849" 80.5
resist "Vss.t0" "Vss.n1860" 80.7777
resist "Vss.n1861" "Vss.t244" 80.7777
resist "Vss.t475" "Vss.n1855" 80.7777
resist "Vss.t238" "Vss.n1840" 80.7777
resist "Vss.n1664" "Vss.n1663" 86.8243
resist "Vss.n505" "Vss.n500" 87.3056
resist "Vss.n504" "Vss.n500" 87.3056
resist "Vss.n1021" "Vss.n988" 87.3056
resist "Vss.n1021" "Vss.n987" 87.3056
resist "Vss.n1095" "Vss.n810" 87.3056
resist "Vss.n1095" "Vss.n809" 87.3056
resist "Vss.n1659" "Vss.n161" 87.3056
resist "Vss.n1659" "Vss.n160" 87.3056
resist "Vss.n1581" "Vss.n169" 87.3056
resist "Vss.n1581" "Vss.n168" 87.3056
resist "Vss.n1775" "Vss.n1774" 87.3056
resist "Vss.n1775" "Vss.n69" 87.3056
resist "Vss.n1797" "Vss.n59" 87.3056
resist "Vss.n1797" "Vss.n58" 87.3056
resist "Vss.n730" "Vss.n726" 87.3056
resist "Vss.n730" "Vss.n725" 87.3056
resist "Vss.n738" "Vss.n737" 87.3056
resist "Vss.n738" "Vss.n649" 87.3056
resist "Vss.n1177" "Vss.n776" 87.3056
resist "Vss.n1177" "Vss.n775" 87.3056
resist "Vss.n1054" "Vss.n823" 87.3056
resist "Vss.n1054" "Vss.n822" 87.3056
resist "Vss.n1062" "Vss.n1061" 87.3056
resist "Vss.n1062" "Vss.n819" 87.3056
resist "Vss.n49" "Vss.t111" 87.3081
resist "Vss.n673" "Vss.n541" 88.3953
resist "Vss.t395" "Vss.t478" 89.8978
resist "Vss.t55" "Vss.t463" 89.8978
resist "Vss.t58" "Vss.t459" 89.8978
resist "Vss.t394" "Vss.t462" 89.8978
resist "Vss.t56" "Vss.t465" 89.8978
resist "Vss.t396" "Vss.t464" 89.8978
resist "Vss.t57" "Vss.t468" 89.8978
resist "Vss.t398" "Vss.t1" 89.8978
resist "Vss.t674" "Vss.t362" 92.6414
resist "Vss.t673" "Vss.t674" 92.6414
resist "Vss.t520" "Vss.t343" 92.6844
resist "Vss.t597" "Vss.t520" 92.6844
resist "Vss.t252" "Vss.t441" 92.6844
resist "Vss.t603" "Vss.t252" 92.6844
resist "Vss.t203" "Vss.t392" 92.6844
resist "Vss.t653" "Vss.t203" 92.6844
resist "Vss.t13" "Vss.t637" 92.6844
resist "Vss.t594" "Vss.t13" 92.6844
resist "Vss.t89" "Vss.t5" 92.6844
resist "Vss.t650" "Vss.t89" 92.6844
resist "Vss.n1725" "Vss.n1724" 95.4012
resist "Vss.n1737" "Vss.n99" 95.4012
resist "Vss.n1423" "Vss.n1422" 95.5414
resist "Vss.n1279" "Vss.n1272" 95.5414
resist "Vss.n213" "Vss.n133" 95.5414
resist "Vss.n1531" "Vss.n1530" 95.5414
resist "Vss.n1429" "Vss.n237" 95.5414
resist "Vss.n1456" "Vss.n243" 95.5414
resist "Vss.n1341" "Vss.n324" 95.5414
resist "Vss.n1251" "Vss.n1250" 95.5414
resist "Vss.n1267" "Vss.n1266" 95.5414
resist "Vss.n1373" "Vss.n1372" 95.5414
resist "Vss.t138" "Vss.n1102" 96.5347
resist "Vss.t170" "Vss.n845" 96.5347
resist "Vss.t169" "Vss.n1588" 96.5347
resist "Vss.t125" "Vss.n607" 96.5944
resist "Vss.n1679" "Vss.n1678" 97.7011
resist "Vss.t457" "Vss.t54" 99.0178
resist "Vss.t457" "Vss.t397" 99.0178
resist "Vss.t337" "Vss.n1886" 101.704
resist "Vss.n535" "Vss.n501" 102.773
resist "Vss.t478" "Vss.t0" 108.138
resist "Vss.t463" "Vss.t395" 108.138
resist "Vss.t459" "Vss.t55" 108.138
resist "Vss.t462" "Vss.t58" 108.138
resist "Vss.t465" "Vss.t396" 108.138
resist "Vss.t464" "Vss.t57" 108.138
resist "Vss.t468" "Vss.t398" 108.138
resist "Vss.t1" "Vss.t238" 108.138
resist "Vss.n1182" "Vss.n1181" 108.731
resist "Vss.n540" "Vss.n539" 113.695
resist "Vss.n628" "Vss.t304" 113.799
resist "Vss.n1679" "Vss.t318" 114.943
resist "Vss.n1678" "Vss.t27" 114.943
resist "Vss.n1663" "Vss.t27" 114.943
resist "Vss.t362" "Vss.n98" 115.802
resist "Vss.n1710" "Vss.t673" 115.802
resist "Vss.t343" "Vss.n242" 115.856
resist "Vss.n258" "Vss.t597" 115.856
resist "Vss.t441" "Vss.n399" 115.856
resist "Vss.n400" "Vss.t603" 115.856
resist "Vss.n1248" "Vss.t392" 115.856
resist "Vss.n435" "Vss.t653" 115.856
resist "Vss.t637" "Vss.n301" 115.856
resist "Vss.n326" "Vss.t594" 115.856
resist "Vss.t5" "Vss.n210" 115.856
resist "Vss.n238" "Vss.t650" 115.856
resist "Vss.n1862" "Vss.n1851" 118.222
resist "Vss.n539" "Vss.t630" 119.157
resist "Vss.n535" "Vss.t630" 119.157
resist "Vss.n1885" "Vss.t335" 124.305
resist "Vss.t554" "Vss.n672" 125.227
resist "Vss.n115" "Vss.n112" 129.759
resist "Vss.n1738" "Vss.n1737" 135.438
resist "Vss.n1279" "Vss.n267" 135.501
resist "Vss.n1250" "Vss.n1249" 135.501
resist "Vss.n1374" "Vss.n1373" 135.501
resist "Vss.n1532" "Vss.n1531" 135.501
resist "Vss.t119" "Vss.t304" 137.756
resist "Vss.t10" "Vss.t119" 137.756
resist "Vss.n1566" "Vss.n1557" 143.746
resist "Vss.n1179" "Vss.n1178" 147.727
resist "Vss.n1150" "Vss.n1149" 147.727
resist "Vss.n731" "Vss.n648" 147.727
resist "Vss.n757" "Vss.n756" 147.727
resist "Vss.n1022" "Vss.n986" 147.727
resist "Vss.n1009" "Vss.n1008" 147.727
resist "Vss.n1101" "Vss.n805" 147.727
resist "Vss.n971" "Vss.n953" 147.727
resist "Vss.n1650" "Vss.n163" 147.727
resist "Vss.n587" "Vss.n586" 147.727
resist "Vss.n1422" "Vss.n256" 151.751
resist "Vss.n1279" "Vss.n1278" 151.751
resist "Vss.n1422" "Vss.n255" 151.751
resist "Vss.n1280" "Vss.n1279" 151.751
resist "Vss.n380" "Vss.n257" 151.751
resist "Vss.n1133" "Vss.n1132" 151.751
resist "Vss.n1130" "Vss.n1129" 151.751
resist "Vss.n1144" "Vss.n1143" 151.751
resist "Vss.n1152" "Vss.n1151" 151.751
resist "Vss.n1230" "Vss.n1229" 151.751
resist "Vss.n1183" "Vss.n1182" 151.751
resist "Vss.n1215" "Vss.n427" 151.751
resist "Vss.n1214" "Vss.n1213" 151.751
resist "Vss.n1339" "Vss.n1338" 151.751
resist "Vss.n354" "Vss.n345" 151.751
resist "Vss.n758" "Vss.n552" 151.751
resist "Vss.n760" "Vss.n759" 151.751
resist "Vss.n660" "Vss.n659" 151.751
resist "Vss.n670" "Vss.n669" 151.751
resist "Vss.n973" "Vss.n972" 151.751
resist "Vss.n898" "Vss.n843" 151.751
resist "Vss.n937" "Vss.n936" 151.751
resist "Vss.n934" "Vss.n933" 151.751
resist "Vss.n948" "Vss.n947" 151.751
resist "Vss.n913" "Vss.n856" 151.751
resist "Vss.n912" "Vss.n911" 151.751
resist "Vss.n874" "Vss.n842" 151.751
resist "Vss.n1465" "Vss.n1464" 151.751
resist "Vss.n1708" "Vss.n1707" 151.751
resist "Vss.n1724" "Vss.n117" 151.751
resist "Vss.n1685" "Vss.n1684" 151.751
resist "Vss.n1724" "Vss.n1723" 151.751
resist "Vss.n1745" "Vss.n1744" 151.751
resist "Vss.n1804" "Vss.n52" 151.751
resist "Vss.n1804" "Vss.n53" 151.751
resist "Vss.n1805" "Vss.n1804" 151.751
resist "Vss.n1737" "Vss.n1736" 151.751
resist "Vss.n1602" "Vss.n1598" 151.751
resist "Vss.n1640" "Vss.n1639" 151.751
resist "Vss.n1635" "Vss.n1599" 151.751
resist "Vss.n1632" "Vss.n1600" 151.751
resist "Vss.n1724" "Vss.n107" 151.751
resist "Vss.n1737" "Vss.n100" 151.751
resist "Vss.n1509" "Vss.n1508" 151.751
resist "Vss.n246" "Vss.n27" 151.751
resist "Vss.n1305" "Vss.n237" 151.751
resist "Vss.n1306" "Vss.n240" 151.751
resist "Vss.n1440" "Vss.n237" 151.751
resist "Vss.n1441" "Vss.n244" 151.751
resist "Vss.n1830" "Vss.n17" 151.751
resist "Vss.n220" "Vss.n133" 151.751
resist "Vss.n1531" "Vss.n212" 151.751
resist "Vss.n1297" "Vss.n133" 151.751
resist "Vss.n1531" "Vss.n211" 151.751
resist "Vss.n191" "Vss.n154" 151.751
resist "Vss.n1542" "Vss.n178" 151.751
resist "Vss.n599" "Vss.n598" 151.751
resist "Vss.n596" "Vss.n595" 151.751
resist "Vss.n634" "Vss.n633" 151.751
resist "Vss.n632" "Vss.n580" 151.751
resist "Vss.n1356" "Vss.n1355" 151.751
resist "Vss.n1412" "Vss.n259" 151.751
resist "Vss.n1398" "Vss.n1395" 151.751
resist "Vss.n453" "Vss.n452" 151.751
resist "Vss.n1342" "Vss.n1341" 151.751
resist "Vss.n1250" "Vss.n414" 151.751
resist "Vss.n477" "Vss.n475" 151.751
resist "Vss.n1341" "Vss.n323" 151.751
resist "Vss.n1250" "Vss.n413" 151.751
resist "Vss.n1267" "Vss.n1265" 151.751
resist "Vss.n1373" "Vss.n303" 151.751
resist "Vss.n1268" "Vss.n1267" 151.751
resist "Vss.n1373" "Vss.n302" 151.751
resist "Vss.n1455" "Vss.n245" 151.869
resist "Vss.n1420" "Vss.n1419" 151.869
resist "Vss.n1322" "Vss.n1321" 151.869
resist "Vss.n389" "Vss.n241" 151.869
resist "Vss.n390" "Vss.n388" 151.869
resist "Vss.n1114" "Vss.n1113" 151.869
resist "Vss.n1202" "Vss.n502" 151.869
resist "Vss.n490" "Vss.n489" 151.869
resist "Vss.n1233" "Vss.n1231" 151.869
resist "Vss.n333" "Vss.n327" 151.869
resist "Vss.n773" "Vss.n772" 151.869
resist "Vss.n918" "Vss.n844" 151.869
resist "Vss.n1535" "Vss.n207" 151.869
resist "Vss.n1699" "Vss.n134" 151.869
resist "Vss.n1515" "Vss.n132" 151.869
resist "Vss.n1748" "Vss.n1746" 151.869
resist "Vss.n1609" "Vss.n1587" 151.869
resist "Vss.n1468" "Vss.n1467" 151.869
resist "Vss.n646" "Vss.n645" 151.869
resist "Vss.n447" "Vss.n325" 151.869
resist "Vss.n1358" "Vss.n1357" 151.869
resist "Vss.n1565" "Vss.n1561" 152.73
resist "Vss.n1557" "Vss.n1556" 152.73
resist "Vss.n741" "Vss.n740" 154.976
resist "Vss.n1816" "Vss.n39" 156.165
resist "Vss.n567" "Vss.n551" 160.188
resist "Vss.n807" "Vss.n802" 161.839
resist "Vss.n1633" "Vss.n164" 161.839
resist "Vss.t21" "Vss.t162" 163.925
resist "Vss.t656" "Vss.t196" 163.925
resist "Vss.t415" "Vss.t656" 163.925
resist "Vss.t575" "Vss.t667" 163.925
resist "Vss.t667" "Vss.t198" 163.925
resist "Vss.t399" "Vss.t595" 163.925
resist "Vss.t595" "Vss.t556" 163.925
resist "Vss.n1738" "Vss.n98" 165.647
resist "Vss.n399" "Vss.n267" 165.724
resist "Vss.n1249" "Vss.n1248" 165.724
resist "Vss.n1374" "Vss.n301" 165.724
resist "Vss.n1532" "Vss.n210" 165.724
resist "Vss.n734" "Vss.n720" 166.253
resist "Vss.n1849" "Vss.n1847" 166.989
resist "Vss.n1850" "Vss.n1841" 166.989
resist "Vss.n740" "Vss.n739" 167.056
resist "Vss.t81" "Vss.n109" 170.268
resist "Vss.n142" "Vss.t81" 170.268
resist "Vss.n589" "Vss.t10" 172.195
resist "Vss.n1398" "Vss.n1397" 174.363
resist "Vss.n30" "Vss.n12" 178.18
resist "Vss.n1490" "Vss.n37" 178.264
resist "Vss.n1827" "Vss.n28" 178.264
resist "Vss.n1388" "Vss.n1387" 178.264
resist "Vss.n1394" "Vss.n289" 178.264
resist "Vss.t75" "Vss.n1558" 179.682
resist "Vss.n1561" "Vss.t75" 179.682
resist "Vss.t272" "Vss.n1565" 179.682
resist "Vss.n1556" "Vss.t34" 179.682
resist "Vss.n588" "Vss.t34" 179.682
resist "Vss.n742" "Vss.t616" 179.682
resist "Vss.t616" "Vss.n741" 179.682
resist "Vss.n1397" "Vss.n1396" 187.375
resist "Vss.n1570" "Vss.n1569" 191.959
resist "Vss.n1860" "Vss.n1853" 193.476
resist "Vss.n1871" "Vss.n1840" 193.476
resist "Vss.t349" "Vss.t347" 193.803
resist "Vss.t339" "Vss.t342" 193.803
resist "Vss.t184" "Vss.t186" 193.86
resist "Vss.t9" "Vss.t7" 193.86
resist "Vss.n51" "Vss.t21" 204.907
resist "Vss.n1815" "Vss.t111" 204.907
resist "Vss.t196" "Vss.n1817" 204.907
resist "Vss.n1818" "Vss.t415" 204.907
resist "Vss.n30" "Vss.t575" 204.907
resist "Vss.n1826" "Vss.t198" 204.907
resist "Vss.n29" "Vss.t399" 204.907
resist "Vss.t556" "Vss.n18" 204.907
resist "Vss.n1857" "Vss.n1843" 205.139
resist "Vss.n1859" "Vss.n1857" 205.139
resist "Vss.n1859" "Vss.n1854" 205.139
resist "Vss.n1854" "Vss.n1843" 205.139
resist "Vss.n1724" "Vss.n108" 211.957
resist "Vss.n681" "Vss.n672" 213.622
resist "Vss.n890" "Vss.t322" 220.988
resist "Vss.n1724" "Vss.n109" 225.304
resist "Vss.n1887" "Vss.t337" 226.008
resist "Vss.n739" "Vss.t347" 228.003
resist "Vss.n733" "Vss.t349" 228.003
resist "Vss.t342" "Vss.n733" 228.003
resist "Vss.n734" "Vss.t339" 228.003
resist "Vss.t406" "Vss.n707" 228.003
resist "Vss.n1660" "Vss.t186" 228.07
resist "Vss.n167" "Vss.t184" 228.07
resist "Vss.t7" "Vss.n167" 228.07
resist "Vss.n1571" "Vss.t9" 228.07
resist "Vss.n1571" "Vss.t246" 228.07
resist "Vss.n1558" "Vss.n179" 229.095
resist "Vss.n1457" "Vss.n1456" 232.143
resist "Vss.n1458" "Vss.n241" 232.143
resist "Vss.n491" "Vss.n490" 236.663
resist "Vss.t61" "Vss.n553" 240.12
resist "Vss.t274" "Vss.n11" 246.108
resist "Vss.n1162" "Vss.n1161" 250.815
resist "Vss.n969" "Vss.n968" 250.815
resist "Vss.n1804" "Vss.n1803" 250.827
resist "Vss.t331" "Vss.n1885" 259.91
resist "Vss.n1803" "Vss.n54" 266.082
resist "Vss.t219" "Vss.t554" 271.079
resist "Vss.t132" "Vss.t219" 271.079
resist "Vss.t322" "Vss.t514" 271.079
resist "Vss.t199" "Vss.t195" 271.079
resist "Vss.t195" "Vss.t607" 271.079
resist "Vss.t413" "Vss.t20" 271.079
resist "Vss.t20" "Vss.t128" 271.079
resist "Vss.t557" "Vss.t574" 271.079
resist "Vss.t574" "Vss.t601" 271.079
resist "Vss.t526" "Vss.t579" 271.079
resist "Vss.t579" "Vss.t657" 271.079
resist "Vss.t568" "Vss.t113" 271.079
resist "Vss.t600" "Vss.t568" 271.079
resist "Vss.n1886" "Vss.t331" 282.511
resist "Vss.n1163" "Vss.t194" 282.609
resist "Vss.n1056" "Vss.t359" 282.609
resist "Vss.t675" "Vss.t651" 292.564
resist "Vss.t651" "Vss.t223" 292.564
resist "Vss.t672" "Vss.t250" 292.994
resist "Vss.t222" "Vss.t672" 292.994
resist "Vss.t87" "Vss.t664" 292.994
resist "Vss.t664" "Vss.t226" 292.994
resist "Vss.t521" "Vss.t661" 292.994
resist "Vss.t661" "Vss.t225" 292.994
resist "Vss.t602" "Vss.t201" 292.994
resist "Vss.t227" "Vss.t602" 292.994
resist "Vss.t14" "Vss.t647" 292.994
resist "Vss.t647" "Vss.t224" 292.994
resist "Vss.n914" "Vss.n913" 307.176
resist "Vss.n1034" "Vss.n1033" 320.297
resist "Vss.n114" "Vss.n73" 328.533
resist "Vss.n673" "Vss.t132" 338.849
resist "Vss.n895" "Vss.t514" 338.849
resist "Vss.n891" "Vss.t131" 338.849
resist "Vss.n1491" "Vss.t199" 338.849
resist "Vss.t607" "Vss.n1490" 338.849
resist "Vss.n79" "Vss.t413" 338.849
resist "Vss.t128" "Vss.n39" 338.849
resist "Vss.n1482" "Vss.t557" 338.849
resist "Vss.t601" "Vss.n28" 338.849
resist "Vss.n1376" "Vss.t526" 338.849
resist "Vss.n1387" "Vss.t657" 338.849
resist "Vss.t113" "Vss.n268" 338.849
resist "Vss.n289" "Vss.t600" 338.849
resist "Vss.n1884" "Vss.t274" 350.313
resist "Vss.t636" "Vss.n114" 361.932
resist "Vss.n1725" "Vss.t675" 365.705
resist "Vss.t223" "Vss.n99" 365.705
resist "Vss.n1111" "Vss.n1102" 366.027
resist "Vss.n983" "Vss.n845" 366.027
resist "Vss.n1648" "Vss.n1588" 366.027
resist "Vss.n1423" "Vss.t250" 366.242
resist "Vss.n1272" "Vss.t222" 366.242
resist "Vss.n213" "Vss.t87" 366.242
resist "Vss.n1530" "Vss.t226" 366.242
resist "Vss.n1429" "Vss.t521" 366.242
resist "Vss.t225" "Vss.n243" 366.242
resist "Vss.t201" "Vss.n324" 366.242
resist "Vss.n1251" "Vss.t227" 366.242
resist "Vss.n1266" "Vss.t14" 366.242
resist "Vss.n1372" "Vss.t224" 366.242
resist "Vss.n607" "Vss.n566" 366.254
resist "Vss.n1163" "Vss.t127" 367.391
resist "Vss.n1056" "Vss.t157" 367.391
resist "Vss.t546" "Vss.t306" 370.049
resist "Vss.t306" "Vss.t138" 370.049
resist "Vss.t428" "Vss.t356" 370.049
resist "Vss.t356" "Vss.t170" 370.049
resist "Vss.t36" "Vss.t301" 370.049
resist "Vss.t301" "Vss.t169" 370.049
resist "Vss.t364" "Vss.t491" 370.279
resist "Vss.t491" "Vss.t125" 370.279
resist "Vss.n1167" "Vss.n1163" 371.908
resist "Vss.n1163" "Vss.n786" 371.908
resist "Vss.n1057" "Vss.n1056" 371.908
resist "Vss.n1056" "Vss.n1055" 371.908
resist "Vss.t335" "Vss.t333" 384.214
resist "Vss.n652" "Vss.n553" 402.062
resist "Vss.n1709" "Vss.n133" 404.802
resist "Vss.n1422" "Vss.n1421" 404.991
resist "Vss.n1267" "Vss.n316" 404.991
resist "Vss.n1341" "Vss.n1340" 404.991
resist "Vss.n1466" "Vss.n237" 404.991
resist "Vss.n1400" "Vss.n1394" 408.666
resist "Vss.n1394" "Vss.n1393" 408.666
resist "Vss.n1389" "Vss.n1388" 408.666
resist "Vss.n1388" "Vss.n291" 408.666
resist "Vss.n1869" "Vss.n1842" 414.478
resist "Vss.n1710" "Vss.n1709" 435.012
resist "Vss.n1421" "Vss.n258" 435.214
resist "Vss.n400" "Vss.n316" 435.214
resist "Vss.n1340" "Vss.n326" 435.214
resist "Vss.n1466" "Vss.n238" 435.214
resist "Vss.n1103" "Vss.t546" 462.562
resist "Vss.n915" "Vss.t428" 462.562
resist "Vss.n1596" "Vss.t36" 462.562
resist "Vss.n615" "Vss.t364" 462.848
resist "Vss.t565" "Vss.t141" 465.37
resist "Vss.t421" "Vss.t565" 465.37
resist "Vss.t646" "Vss.t403" 465.37
resist "Vss.t330" "Vss.t646" 465.37
resist "Vss.t561" "Vss.t666" 465.37
resist "Vss.t666" "Vss.t641" 465.37
resist "Vss.t49" "Vss.t145" 465.37
resist "Vss.t46" "Vss.t49" 465.37
resist "Vss.t137" "Vss.t482" 465.37
resist "Vss.t206" "Vss.t137" 465.37
resist "Vss.t205" "Vss.t44" 465.37
resist "Vss.t48" "Vss.t205" 465.37
resist "Vss.t649" "Vss.t236" 465.37
resist "Vss.t109" "Vss.t649" 465.37
resist "Vss.t370" "Vss.t279" 465.37
resist "Vss.t279" "Vss.t643" 465.37
resist "Vss.t644" "Vss.t102" 465.37
resist "Vss.t102" "Vss.t278" 465.37
resist "Vss.t608" "Vss.t531" 465.37
resist "Vss.t490" "Vss.t608" 465.37
resist "Vss.t494" "Vss.t329" 465.37
resist "Vss.t329" "Vss.t405" 465.37
resist "Vss.t269" "Vss.t599" 465.37
resist "Vss.t599" "Vss.t388" 465.37
resist "Vss.t207" "Vss.t511" 465.37
resist "Vss.t59" "Vss.t207" 465.37
resist "Vss.t130" "Vss.t375" 465.37
resist "Vss.t208" "Vss.t130" 465.37
resist "Vss.t176" "Vss.t60" 465.37
resist "Vss.t60" "Vss.t510" 465.37
resist "Vss.t214" "Vss.t469" 465.37
resist "Vss.t418" "Vss.t214" 465.37
resist "Vss.t261" "Vss.t212" 465.37
resist "Vss.t212" "Vss.t3" 465.37
resist "Vss.t419" "Vss.t155" 465.37
resist "Vss.t471" "Vss.t419" 465.37
resist "Vss.t168" "Vss.t416" 465.37
resist "Vss.t204" "Vss.t168" 465.37
resist "Vss.t2" "Vss.t163" 465.37
resist "Vss.t259" "Vss.t2" 465.37
resist "Vss.t173" "Vss.t502" 465.37
resist "Vss.t210" "Vss.t173" 465.37
resist "Vss.t654" "Vss.t65" 465.37
resist "Vss.t438" "Vss.t654" 465.37
resist "Vss.t659" "Vss.t345" 465.37
resist "Vss.t341" "Vss.t659" 465.37
resist "Vss.t240" "Vss.t410" 465.37
resist "Vss.t610" "Vss.t240" 465.37
resist "Vss.t604" "Vss.t85" 465.37
resist "Vss.t4" "Vss.t604" 465.37
resist "Vss.t660" "Vss.t32" 465.37
resist "Vss.t287" "Vss.t660" 465.37
resist "Vss.t182" "Vss.t529" 465.37
resist "Vss.t281" "Vss.t182" 465.37
resist "Vss.t263" "Vss.t605" 465.37
resist "Vss.t232" "Vss.t263" 465.37
resist "Vss.t285" "Vss.t234" 465.37
resist "Vss.t216" "Vss.t285" 465.37
resist "Vss.t283" "Vss.t50" 465.37
resist "Vss.t248" "Vss.t283" 465.37
resist "Vss.t139" "Vss.t249" 465.37
resist "Vss.t249" "Vss.t53" 465.37
resist "Vss.t192" "Vss.t126" 465.37
resist "Vss.t126" "Vss.t209" 465.37
resist "Vss.t213" "Vss.t265" 465.37
resist "Vss.t543" "Vss.t213" 465.37
resist "Vss.t542" "Vss.t180" 465.37
resist "Vss.t264" "Vss.t542" 465.37
resist "Vss.t611" "Vss.t8" 465.37
resist "Vss.t8" "Vss.t239" 465.37
resist "Vss.t523" "Vss.t669" 465.37
resist "Vss.t669" "Vss.t293" 465.37
resist "Vss.t444" "Vss.t665" 465.37
resist "Vss.t665" "Vss.t284" 465.37
resist "Vss.t440" "Vss.t518" 465.37
resist "Vss.t83" "Vss.t440" 465.37
resist "Vss.t18" "Vss.t178" 465.37
resist "Vss.t589" "Vss.t18" 465.37
resist "Vss.t288" "Vss.t590" 465.37
resist "Vss.t19" "Vss.t288" 465.37
resist "Vss.t291" "Vss.t446" 465.37
resist "Vss.t221" "Vss.t291" 465.37
resist "Vss.t160" "Vss.t220" 465.37
resist "Vss.t220" "Vss.t448" 465.37
resist "Vss.t230" "Vss.t340" 465.37
resist "Vss.t340" "Vss.t67" 465.37
resist "Vss.t68" "Vss.t299" 465.37
resist "Vss.t229" "Vss.t68" 465.37
resist "Vss.t586" "Vss.t84" 465.37
resist "Vss.t84" "Vss.t516" 465.37
resist "Vss.t255" "Vss.t171" 465.37
resist "Vss.t434" "Vss.t255" 465.37
resist "Vss.t129" "Vss.t432" 465.37
resist "Vss.t215" "Vss.t129" 465.37
resist "Vss.t211" "Vss.t436" 465.37
resist "Vss.t256" "Vss.t211" 465.37
resist "Vss.t243" "Vss.t536" 465.37
resist "Vss.t326" "Vss.t243" 465.37
resist "Vss.t191" "Vss.t379" 465.37
resist "Vss.t384" "Vss.t191" 465.37
resist "Vss.t496" "Vss.t655" 465.37
resist "Vss.t655" "Vss.t286" 465.37
resist "Vss.t504" "Vss.t598" 465.37
resist "Vss.t598" "Vss.t290" 465.37
resist "Vss.t282" "Vss.t498" 465.37
resist "Vss.t582" "Vss.t282" 465.37
resist "Vss.t422" "Vss.t280" 465.37
resist "Vss.t280" "Vss.t564" 465.37
resist "Vss.t424" "Vss.t648" 465.37
resist "Vss.t648" "Vss.t292" 465.37
resist "Vss.t508" "Vss.t143" 465.37
resist "Vss.t455" "Vss.t508" 465.37
resist "Vss.t289" "Vss.t453" 465.37
resist "Vss.t509" "Vss.t289" 465.37
resist "Vss.t487" "Vss.t323" 465.37
resist "Vss.t242" "Vss.t487" 465.37
resist "Vss.t115" "Vss.t583" 465.37
resist "Vss.t583" "Vss.t501" 465.37
resist "Vss.t386" "Vss.t389" 465.37
resist "Vss.t389" "Vss.t190" 465.37
resist "Vss.t592" "Vss.t149" 465.732
resist "Vss.t563" "Vss.t592" 465.732
resist "Vss.t492" "Vss.t402" 465.732
resist "Vss.t402" "Vss.t355" 465.732
resist "Vss.t517" "Vss.t584" 465.732
resist "Vss.t80" "Vss.t517" 465.732
resist "Vss.t47" "Vss.t151" 465.732
resist "Vss.t77" "Vss.t47" 465.732
resist "Vss.t372" "Vss.t642" 465.732
resist "Vss.t642" "Vss.t241" 465.732
resist "Vss.t117" "Vss.t456" 465.732
resist "Vss.t456" "Vss.t374" 465.732
resist "Vss.t325" "Vss.t533" 465.732
resist "Vss.t540" "Vss.t325" 465.732
resist "Vss.t377" "Vss.t385" 465.732
resist "Vss.t385" "Vss.t271" 465.732
resist "Vss.t123" "Vss.t513" 465.732
resist "Vss.t513" "Vss.t25" 465.732
resist "Vss.t472" "Vss.t158" 465.732
resist "Vss.t64" "Vss.t472" 465.732
resist "Vss.t174" "Vss.t260" 465.732
resist "Vss.t260" "Vss.t29" 465.732
resist "Vss.t228" "Vss.t296" 465.732
resist "Vss.t268" "Vss.t228" 465.732
resist "Vss.t609" "Vss.t408" 465.732
resist "Vss.t245" "Vss.t609" 465.732
resist "Vss.t52" "Vss.t153" 465.732
resist "Vss.t298" "Vss.t52" 465.732
resist "Vss.t233" "Vss.t670" 465.732
resist "Vss.t412" "Vss.t233" 465.732
resist "Vss.t267" "Vss.t135" 465.732
resist "Vss.t315" "Vss.t267" 465.732
resist "Vss.t133" "Vss.t449" 465.732
resist "Vss.t449" "Vss.t588" 465.732
resist "Vss.t121" "Vss.t435" 465.732
resist "Vss.t435" "Vss.t528" 465.732
resist "Vss.t500" "Vss.t147" 465.732
resist "Vss.t535" "Vss.t500" 465.732
resist "Vss.t420" "Vss.t166" 465.732
resist "Vss.t381" "Vss.t420" 465.732
resist "Vss.n682" "Vss.n681" 484.701
resist "Vss.n896" "Vss.n895" 484.701
resist "Vss.n1491" "Vss.n95" 484.701
resist "Vss.n81" "Vss.n79" 484.701
resist "Vss.n1482" "Vss.n1481" 484.701
resist "Vss.n1377" "Vss.n1376" 484.701
resist "Vss.n1409" "Vss.n268" 484.701
resist "Vss.t552" "Vss.t30" 502.273
resist "Vss.t620" "Vss.t632" 502.273
resist "Vss.t366" "Vss.t368" 502.273
resist "Vss.t622" "Vss.t614" 502.273
resist "Vss.t426" "Vss.t430" 502.273
resist "Vss.t629" "Vss.t613" 502.273
resist "Vss.t548" "Vss.t544" 502.273
resist "Vss.t615" "Vss.t628" 502.273
resist "Vss.t627" "Vss.t636" 502.273
resist "Vss.t40" "Vss.t38" 502.273
resist "Vss.t633" "Vss.t621" 502.273
resist "Vss.n1873" "Vss.n18" 512.584
resist "Vss.t217" "Vss.t120" 513.746
resist "Vss.t120" "Vss.t61" 513.746
resist "Vss.t165" "Vss.t320" 513.746
resist "Vss.t541" "Vss.t165" 513.746
resist "Vss.n683" "Vss.n682" 548.057
resist "Vss.n897" "Vss.n896" 548.057
resist "Vss.n81" "Vss.n80" 548.057
resist "Vss.n1499" "Vss.n95" 548.057
resist "Vss.n1481" "Vss.n1480" 548.057
resist "Vss.n1379" "Vss.n1377" 548.057
resist "Vss.n1409" "Vss.n1408" 548.057
resist "Vss.n376" "Vss.n375" 548.236
resist "Vss.n1768" "Vss.n1767" 548.236
resist "Vss.n192" "Vss.n159" 548.236
resist "Vss.n709" "Vss.n708" 548.236
resist "Vss.n1325" "Vss.n343" 548.236
resist "Vss.t307" "Vss.n1162" 561.685
resist "Vss.n969" "Vss.t357" 561.685
resist "Vss.n1637" "Vss.n1636" 565.155
resist "Vss.n698" "Vss.n697" 569.588
resist "Vss.n704" "Vss.n701" 569.588
resist "Vss.n1011" "Vss.n1003" 569.588
resist "Vss.n1000" "Vss.n999" 569.588
resist "Vss.t141" "Vss.n256" 581.712
resist "Vss.n1278" "Vss.t421" 581.712
resist "Vss.t403" "Vss.n255" 581.712
resist "Vss.n1280" "Vss.t330" 581.712
resist "Vss.n380" "Vss.t561" 581.712
resist "Vss.t641" "Vss.n379" 581.712
resist "Vss.n1133" "Vss.t145" 581.712
resist "Vss.n1129" "Vss.t46" 581.712
resist "Vss.n1143" "Vss.t482" 581.712
resist "Vss.n1127" "Vss.t206" 581.712
resist "Vss.n1152" "Vss.t44" 581.712
resist "Vss.n803" "Vss.t48" 581.712
resist "Vss.n1229" "Vss.t236" 581.712
resist "Vss.n533" "Vss.t109" 581.712
resist "Vss.n1184" "Vss.t370" 581.712
resist "Vss.t643" "Vss.n1183" 581.712
resist "Vss.n1215" "Vss.t644" 581.712
resist "Vss.t278" "Vss.n1214" 581.712
resist "Vss.n1338" "Vss.t531" 581.712
resist "Vss.n415" "Vss.t490" 581.712
resist "Vss.n366" "Vss.t494" 581.712
resist "Vss.n375" "Vss.t405" 581.712
resist "Vss.n354" "Vss.t269" 581.712
resist "Vss.t388" "Vss.n353" 581.712
resist "Vss.t511" "Vss.n552" 581.712
resist "Vss.n683" "Vss.t59" 581.712
resist "Vss.n760" "Vss.t375" 581.712
resist "Vss.n658" "Vss.t208" 581.712
resist "Vss.n660" "Vss.t176" 581.712
resist "Vss.n669" "Vss.t510" 581.712
resist "Vss.n973" "Vss.t469" 581.712
resist "Vss.n916" "Vss.t418" 581.712
resist "Vss.n898" "Vss.t261" 581.712
resist "Vss.t3" "Vss.n897" 581.712
resist "Vss.n937" "Vss.t155" 581.712
resist "Vss.n933" "Vss.t471" 581.712
resist "Vss.n947" "Vss.t416" 581.712
resist "Vss.n931" "Vss.t204" 581.712
resist "Vss.t163" "Vss.n856" 581.712
resist "Vss.n911" "Vss.t259" 581.712
resist "Vss.t502" "Vss.n874" 581.712
resist "Vss.n875" "Vss.t210" 581.712
resist "Vss.n1464" "Vss.t65" 581.712
resist "Vss.n1460" "Vss.t438" 581.712
resist "Vss.n1707" "Vss.t345" 581.712
resist "Vss.n208" "Vss.t341" 581.712
resist "Vss.t410" "Vss.n117" 581.712
resist "Vss.n1685" "Vss.t610" 581.712
resist "Vss.n1723" "Vss.t85" 581.712
resist "Vss.n118" "Vss.t4" 581.712
resist "Vss.n1744" "Vss.t32" 581.712
resist "Vss.n1740" "Vss.t287" 581.712
resist "Vss.t529" "Vss.n52" 581.712
resist "Vss.n1756" "Vss.t281" 581.712
resist "Vss.t605" "Vss.n53" 581.712
resist "Vss.n1767" "Vss.t232" 581.712
resist "Vss.n1805" "Vss.t234" 581.712
resist "Vss.n80" "Vss.t216" 581.712
resist "Vss.t50" "Vss.n1498" 581.712
resist "Vss.n1499" "Vss.t248" 581.712
resist "Vss.n101" "Vss.t139" 581.712
resist "Vss.n1736" "Vss.t53" 581.712
resist "Vss.n1602" "Vss.t192" 581.712
resist "Vss.n1630" "Vss.t209" 581.712
resist "Vss.t265" "Vss.n1640" 581.712
resist "Vss.n1641" "Vss.t543" 581.712
resist "Vss.t180" "Vss.n1599" 581.712
resist "Vss.n1600" "Vss.t264" 581.712
resist "Vss.n107" "Vss.t611" 581.712
resist "Vss.t239" "Vss.n100" 581.712
resist "Vss.n1509" "Vss.t523" 581.712
resist "Vss.t293" "Vss.n229" 581.712
resist "Vss.n246" "Vss.t444" 581.712
resist "Vss.n1452" "Vss.t284" 581.712
resist "Vss.t518" "Vss.n1305" 581.712
resist "Vss.n1306" "Vss.t83" 581.712
resist "Vss.t178" "Vss.n1440" 581.712
resist "Vss.n1441" "Vss.t589" 581.712
resist "Vss.t590" "Vss.n1829" 581.712
resist "Vss.n1830" "Vss.t19" 581.712
resist "Vss.n1506" "Vss.t446" 581.712
resist "Vss.n1480" "Vss.t221" 581.712
resist "Vss.n220" "Vss.t160" 581.712
resist "Vss.t448" "Vss.n212" 581.712
resist "Vss.n1297" "Vss.t230" 581.712
resist "Vss.t67" "Vss.n211" 581.712
resist "Vss.t299" "Vss.n191" 581.712
resist "Vss.n192" "Vss.t229" 581.712
resist "Vss.n1543" "Vss.t586" 581.712
resist "Vss.t516" "Vss.n1542" 581.712
resist "Vss.n599" "Vss.t171" 581.712
resist "Vss.n595" "Vss.t434" 581.712
resist "Vss.t432" "Vss.n634" 581.712
resist "Vss.n635" "Vss.t215" 581.712
resist "Vss.t436" "Vss.n580" 581.712
resist "Vss.n617" "Vss.t256" 581.712
resist "Vss.n718" "Vss.t536" 581.712
resist "Vss.n709" "Vss.t326" 581.712
resist "Vss.t379" "Vss.n1324" 581.712
resist "Vss.n1325" "Vss.t384" 581.712
resist "Vss.n1355" "Vss.t496" 581.712
resist "Vss.t286" "Vss.n299" 581.712
resist "Vss.n1412" "Vss.t504" 581.712
resist "Vss.t290" "Vss.n1411" 581.712
resist "Vss.t498" "Vss.n1378" 581.712
resist "Vss.n1379" "Vss.t582" 581.712
resist "Vss.n1395" "Vss.t422" 581.712
resist "Vss.n1408" "Vss.t564" 581.712
resist "Vss.n453" "Vss.t424" 581.712
resist "Vss.t292" "Vss.n451" 581.712
resist "Vss.n1342" "Vss.t143" 581.712
resist "Vss.n414" "Vss.t455" 581.712
resist "Vss.t453" "Vss.n476" 581.712
resist "Vss.n477" "Vss.t509" 581.712
resist "Vss.t323" "Vss.n323" 581.712
resist "Vss.n413" "Vss.t242" 581.712
resist "Vss.n1265" "Vss.t115" 581.712
resist "Vss.t501" "Vss.n303" 581.712
resist "Vss.n1268" "Vss.t386" 581.712
resist "Vss.t190" "Vss.n302" 581.712
resist "Vss.t149" "Vss.n245" 582.165
resist "Vss.n1419" "Vss.t563" 582.165
resist "Vss.n377" "Vss.t492" 582.165
resist "Vss.n1321" "Vss.t355" 582.165
resist "Vss.t584" "Vss.n389" 582.165
resist "Vss.n390" "Vss.t80" 582.165
resist "Vss.n1126" "Vss.t151" 582.165
resist "Vss.n1114" "Vss.t77" 582.165
resist "Vss.n532" "Vss.t372" 582.165
resist "Vss.t241" "Vss.n502" 582.165
resist "Vss.n437" "Vss.t117" 582.165
resist "Vss.n489" "Vss.t374" 582.165
resist "Vss.t533" "Vss.n1232" 582.165
resist "Vss.n1233" "Vss.t540" 582.165
resist "Vss.n334" "Vss.t377" 582.165
resist "Vss.t271" "Vss.n333" 582.165
resist "Vss.n657" "Vss.t123" 582.165
resist "Vss.n772" "Vss.t25" 582.165
resist "Vss.n930" "Vss.t158" 582.165
resist "Vss.n918" "Vss.t64" 582.165
resist "Vss.n867" "Vss.t174" 582.165
resist "Vss.n885" "Vss.t29" 582.165
resist "Vss.t296" "Vss.n1534" 582.165
resist "Vss.n1535" "Vss.t268" 582.165
resist "Vss.t408" "Vss.n1698" 582.165
resist "Vss.n1699" "Vss.t245" 582.165
resist "Vss.t153" "Vss.n96" 582.165
resist "Vss.n1515" "Vss.t298" 582.165
resist "Vss.t670" "Vss.n1747" 582.165
resist "Vss.n1748" "Vss.t412" 582.165
resist "Vss.t135" "Vss.n1601" 582.165
resist "Vss.n1609" "Vss.t315" 582.165
resist "Vss.n1469" "Vss.t133" 582.165
resist "Vss.t588" "Vss.n1468" 582.165
resist "Vss.n577" "Vss.t121" 582.165
resist "Vss.n645" "Vss.t528" 582.165
resist "Vss.t147" "Vss.n298" 582.165
resist "Vss.n447" "Vss.t535" 582.165
resist "Vss.t166" "Vss.n266" 582.165
resist "Vss.n1358" "Vss.t381" 582.165
resist "Vss.n1178" "Vss.t552" 590.909
resist "Vss.t30" "Vss.n503" 590.909
resist "Vss.t632" "Vss.n503" 590.909
resist "Vss.n1148" "Vss.t620" 590.909
resist "Vss.t16" "Vss.n1148" 590.909
resist "Vss.n1149" "Vss.t16" 590.909
resist "Vss.t368" "Vss.n731" 590.909
resist "Vss.n732" "Vss.t366" 590.909
resist "Vss.n732" "Vss.t622" 590.909
resist "Vss.t614" "Vss.n723" 590.909
resist "Vss.n723" "Vss.t309" 590.909
resist "Vss.n756" "Vss.t309" 590.909
resist "Vss.t430" "Vss.n1022" 590.909
resist "Vss.n1023" "Vss.t426" 590.909
resist "Vss.n1023" "Vss.t613" 590.909
resist "Vss.n1007" "Vss.t629" 590.909
resist "Vss.t577" "Vss.n1007" 590.909
resist "Vss.n1008" "Vss.t577" 590.909
resist "Vss.t544" "Vss.n805" 590.909
resist "Vss.n1100" "Vss.t548" 590.909
resist "Vss.n1100" "Vss.t628" 590.909
resist "Vss.n952" "Vss.t615" 590.909
resist "Vss.t476" "Vss.n952" 590.909
resist "Vss.n953" "Vss.t476" 590.909
resist "Vss.t38" "Vss.n163" 590.909
resist "Vss.n1586" "Vss.t40" 590.909
resist "Vss.n1586" "Vss.t621" 590.909
resist "Vss.n585" "Vss.t633" 590.909
resist "Vss.t253" "Vss.n585" 590.909
resist "Vss.n586" "Vss.t253" 590.909
resist "Vss.t473" "Vss.n115" 590.91
resist "Vss.n115" "Vss.t627" 590.91
resist "Vss.n1639" "Vss.n1638" 596.029
resist "Vss.n1132" "Vss.n795" 597.984
resist "Vss.n659" "Vss.n551" 597.984
resist "Vss.n936" "Vss.n807" 597.984
resist "Vss.n1802" "Vss.n55" 607.143
resist "Vss.n693" "Vss.t217" 642.182
resist "Vss.n1035" "Vss.t320" 642.182
resist "Vss.n887" "Vss.t541" 642.182
resist "Vss.t127" "Vss.t307" 650
resist "Vss.t357" "Vss.t157" 650
resist "Vss.t183" "Vss.t302" 650
resist "Vss.t26" "Vss.t183" 650
resist "Vss.n1103" "Vss.n804" 661.665
resist "Vss.n917" "Vss.n915" 661.665
resist "Vss.n1597" "Vss.n1596" 661.665
resist "Vss.n616" "Vss.n615" 662.074
resist "Vss.n1459" "Vss.n1458" 662.646
resist "Vss.n1151" "Vss.n1150" 665.564
resist "Vss.n758" "Vss.n757" 665.564
resist "Vss.n972" "Vss.n971" 665.564
resist "Vss.t313" "Vss.n554" 670.103
resist "Vss.n697" "Vss.t313" 670.103
resist "Vss.n698" "Vss.t327" 670.103
resist "Vss.n701" "Vss.t327" 670.103
resist "Vss.t538" "Vss.n704" 670.103
resist "Vss.n705" "Vss.t538" 670.103
resist "Vss.t62" "Vss.n1010" 670.103
resist "Vss.n1011" "Vss.t62" 670.103
resist "Vss.n1003" "Vss.t316" 670.103
resist "Vss.n1000" "Vss.t316" 670.103
resist "Vss.n999" "Vss.t506" 670.103
resist "Vss.t506" "Vss.n836" 670.103
resist "Vss.n1882" "Vss.t550" 676.471
resist "Vss.t550" "Vss.n2" 676.471
resist "Vss.t69" "Vss.n2" 676.471
resist "Vss.n1876" "Vss.t69" 676.471
resist "Vss.n804" "Vss.n803" 692.747
resist "Vss.n917" "Vss.n916" 692.747
resist "Vss.n1641" "Vss.n1597" 692.747
resist "Vss.n617" "Vss.n616" 693.082
resist "Vss.n1566" "Vss.n180" 698.639
resist "Vss.n1075" "Vss.n1074" 720.652
resist "Vss.n1079" "Vss.n1078" 720.652
resist "Vss.n960" "Vss.n959" 720.652
resist "Vss.n964" "Vss.n963" 720.652
resist "Vss.t106" "Vss.t99" 720.652
resist "Vss.n632" "Vss.n631" 748.734
resist "Vss.n589" "Vss.n344" 750.921
resist "Vss.n114" "Vss.n113" 755.625
resist "Vss.n889" "Vss.n887" 767.826
resist "Vss.n627" "Vss.n588" 798.088
resist "Vss.n1065" "Vss.t194" 812.5
resist "Vss.n1046" "Vss.t359" 812.5
resist "Vss.n1665" "Vss.t302" 812.5
resist "Vss.n156" "Vss.t26" 812.5
resist "Vss.n1460" "Vss.n1459" 814.397
resist "Vss.n1453" "Vss.n1452" 814.397
resist "Vss.n706" "Vss.n519" 829.363
resist "Vss.n379" "Vss.n378" 832.101
resist "Vss.n1128" "Vss.n1127" 832.101
resist "Vss.n534" "Vss.n533" 832.101
resist "Vss.n416" "Vss.n415" 832.101
resist "Vss.n353" "Vss.n300" 832.101
resist "Vss.n671" "Vss.n658" 832.101
resist "Vss.n932" "Vss.n931" 832.101
resist "Vss.n875" "Vss.n866" 832.101
resist "Vss.n1533" "Vss.n208" 832.101
resist "Vss.n118" "Vss.n97" 832.101
resist "Vss.n1740" "Vss.n1739" 832.101
resist "Vss.n1756" "Vss.n82" 832.101
resist "Vss.n1631" "Vss.n1630" 832.101
resist "Vss.n229" "Vss.n209" 832.101
resist "Vss.n635" "Vss.n578" 832.101
resist "Vss.n1375" "Vss.n299" 832.101
resist "Vss.n1411" "Vss.n1410" 832.101
resist "Vss.n451" "Vss.n417" 832.101
resist "Vss.n378" "Vss.n377" 832.219
resist "Vss.n1128" "Vss.n1126" 832.219
resist "Vss.n534" "Vss.n532" 832.219
resist "Vss.n1232" "Vss.n416" 832.219
resist "Vss.n334" "Vss.n300" 832.219
resist "Vss.n671" "Vss.n657" 832.219
resist "Vss.n932" "Vss.n930" 832.219
resist "Vss.n867" "Vss.n866" 832.219
resist "Vss.n1534" "Vss.n1533" 832.219
resist "Vss.n1698" "Vss.n97" 832.219
resist "Vss.n1739" "Vss.n96" 832.219
resist "Vss.n1747" "Vss.n82" 832.219
resist "Vss.n1631" "Vss.n1601" 832.219
resist "Vss.n1469" "Vss.n209" 832.219
resist "Vss.n578" "Vss.n577" 832.219
resist "Vss.n1375" "Vss.n298" 832.219
resist "Vss.n1410" "Vss.n266" 832.219
resist "Vss.n437" "Vss.n417" 832.219
resist "Vss.n1074" "Vss.t78" 847.826
resist "Vss.n1075" "Vss.t188" 847.826
resist "Vss.n1078" "Vss.t188" 847.826
resist "Vss.n1079" "Vss.t42" 847.826
resist "Vss.t42" "Vss.n788" 847.826
resist "Vss.n1066" "Vss.t625" 847.826
resist "Vss.t625" "Vss.n806" 847.826
resist "Vss.n959" "Vss.t276" 847.826
resist "Vss.n960" "Vss.t294" 847.826
resist "Vss.n963" "Vss.t294" 847.826
resist "Vss.n964" "Vss.t382" 847.826
resist "Vss.n967" "Vss.t382" 847.826
resist "Vss.n1047" "Vss.t634" 847.826
resist "Vss.n985" "Vss.t634" 847.826
resist "Vss.t106" "Vss.n1798" 847.826
resist "Vss.n73" "Vss.t99" 847.826
resist "Vss.t473" "Vss.n108" 847.826
resist "Vss.t623" "Vss.n155" 847.826
resist "Vss.n1651" "Vss.t623" 847.826
resist "Vss.t78" "Vss.n783" 849.126
resist "Vss.t276" "Vss.n815" 849.126
resist "Vss.t618" "Vss.n55" 857.143
resist "Vss.n57" "Vss.t618" 857.143
resist "Vss.n757" "Vss.n554" 873.918
resist "Vss.n1010" "Vss.n1009" 873.918
resist "Vss.n1455" "Vss.n1454" 885.806
resist "Vss.n912" "Vss.n857" 897.805
resist "Vss.n490" "Vss.n427" 927.705
resist "Vss.n1804" "Vss.n49" 928.571
resist "Vss.n1664" "Vss.n154" 933.769
resist "Vss.n1874" "Vss.n16" 991.643
resist "Vss.n1180" "Vss.n542" 996.897
resist "Vss.n986" "Vss.n842" 1048.57
resist "Vss.n1661" "Vss.n1660" 1055.77
resist "Vss.n633" "Vss.n579" 1062.42
resist "Vss.n914" "Vss.n842" 1086.49
resist "Vss.n1507" "Vss.n37" 1094.63
resist "Vss.n1816" "Vss.n38" 1094.63
resist "Vss.n1828" "Vss.n1827" 1094.63
resist "Vss.n1388" "Vss.n292" 1094.63
resist "Vss.n1394" "Vss.n284" 1094.63
resist "Vss.n1323" "Vss.n344" 1095.12
resist "Vss.n519" "Vss.n426" 1095.12
resist "Vss.n720" "Vss.n719" 1095.12
resist "Vss.n1769" "Vss.n74" 1095.12
resist "Vss.n1661" "Vss.n158" 1095.12
resist "Vss.n1637" "Vss.n56" 1153.88
resist "Vss.n706" "Vss.n693" 1200.6
resist "Vss.n742" "Vss.n344" 1201.62
resist "Vss.n598" "Vss.n579" 1205.38
resist "Vss.n886" "Vss.n885" 1212.42
resist "Vss.n1853" "Vss.n3" 1223
resist "Vss.n37" "Vss.n12" 1253.49
resist "Vss.n1887" "Vss.n3" 1303.34
resist "Vss.n1498" "Vss.n38" 1314.15
resist "Vss.n101" "Vss.n74" 1314.68
resist "Vss.n1829" "Vss.n1828" 1336.25
resist "Vss.n1507" "Vss.n1506" 1336.25
resist "Vss.n1378" "Vss.n284" 1336.25
resist "Vss.n476" "Vss.n292" 1336.25
resist "Vss.n1184" "Vss.n426" 1336.79
resist "Vss.n366" "Vss.n180" 1336.79
resist "Vss.n1543" "Vss.n158" 1336.79
resist "Vss.n719" "Vss.n718" 1336.79
resist "Vss.n1324" "Vss.n1323" 1336.79
resist "Vss.n630" "Vss.n587" 1392.86
resist "Vss.n1816" "Vss.n1815" 1418.31
resist "Vss.n1817" "Vss.n1816" 1418.31
resist "Vss.n1818" "Vss.n37" 1431.68
resist "Vss.n1827" "Vss.n1826" 1431.68
resist "Vss.n1827" "Vss.n29" 1431.68
resist "Vss.n1662" "Vss.n1661" 1450.15
resist "Vss.n157" "Vss.n156" 1476.63
resist "Vss.n1662" "Vss.n157" 1579.08
resist "Vss.t106" "Vss.t99" 1657.5
resist "Vss.n1144" "Vss.n795" 1659.81
resist "Vss.n759" "Vss.n551" 1659.81
resist "Vss.n948" "Vss.n807" 1659.81
resist "Vss.n795" "Vss.n774" 1732.36
resist "Vss.n1875" "Vss.n1874" 1739.79
resist "Vss.n706" "Vss.n705" 1775.77
resist "Vss.n1769" "Vss.n1768" 1861.56
resist "Vss.n376" "Vss.n344" 1883.67
resist "Vss.n1567" "Vss.n1566" 1883.67
resist "Vss.n708" "Vss.n519" 1883.67
resist "Vss.n720" "Vss.n343" 1883.67
resist "Vss.n1661" "Vss.n159" 1883.67
resist "Vss.n1112" "Vss.n1101" 1890.32
resist "Vss.n986" "Vss.n984" 1890.32
resist "Vss.n1650" "Vss.n1649" 1890.32
resist "Vss.n648" "Vss.n647" 1891.48
resist "Vss.n113" "Vss.t99" 1950
resist "Vss.n1112" "Vss.n1111" 2027.23
resist "Vss.n984" "Vss.n983" 2027.23
resist "Vss.n1649" "Vss.n1648" 2027.23
resist "Vss.n647" "Vss.n566" 2028.48
resist "Vss.n1799" "Vss.n56" 2145.4
resist "Vss.n1664" "Vss.n1662" 2253.62
resist "Vss.n1151" "Vss.n1144" 2257.8
resist "Vss.n759" "Vss.n758" 2257.8
resist "Vss.n972" "Vss.n948" 2257.8
resist "Vss.n633" "Vss.n632" 2267.8
resist "Vss.n1636" "Vss.n1635" 2303.4
resist "Vss.n1664" "Vss.n153" 2306.19
resist "Vss.n1131" "Vss.n1130" 2353.3
resist "Vss.n670" "Vss.n543" 2353.3
resist "Vss.n935" "Vss.n934" 2353.3
resist "Vss.n1634" "Vss.n1632" 2353.3
resist "Vss.n597" "Vss.n596" 2353.3
resist "Vss.n116" "Vss.t473" 2437.5
resist "Vss.n1798" "Vss.n57" 2575.98
resist "Vss.n1113" "Vss.n1112" 2677.48
resist "Vss.n1131" "Vss.n802" 2677.48
resist "Vss.n984" "Vss.n844" 2677.48
resist "Vss.n935" "Vss.n914" 2677.48
resist "Vss.n1649" "Vss.n1587" 2677.48
resist "Vss.n1634" "Vss.n1633" 2677.48
resist "Vss.n647" "Vss.n646" 2677.48
resist "Vss.n597" "Vss.n567" 2677.48
resist "Vss.t466" "Vss.n2" 2698.96
resist "Vss.t460" "Vss.n2" 2698.96
resist "Vss.n707" "Vss.n706" 2720.84
resist "Vss.n1454" "Vss.n19" 2814.38
resist "Vss.n1873" "Vss.n17" 2846.85
resist "Vss.n1113" "Vss.n802" 2944.88
resist "Vss.n914" "Vss.n844" 2944.88
resist "Vss.n1633" "Vss.n1587" 2944.88
resist "Vss.n646" "Vss.n567" 2944.88
resist "Vss.n1034" "Vss.n836" 2945.66
resist "Vss.n1665" "Vss.n1664" 3122.83
resist "Vss.n1709" "Vss.n1708" 3148.94
resist "Vss.n1397" "Vss.n259" 3155.01
resist "Vss.n345" "Vss.n316" 3155.01
resist "Vss.n1421" "Vss.n257" 3155.01
resist "Vss.n1340" "Vss.n1339" 3155.01
resist "Vss.n1466" "Vss.n1465" 3155.01
resist "Vss.n1508" "Vss.n1507" 3155.01
resist "Vss.n1828" "Vss.n27" 3155.01
resist "Vss.n452" "Vss.n292" 3155.01
resist "Vss.n1356" "Vss.n284" 3155.01
resist "Vss.n1421" "Vss.n1420" 3157.03
resist "Vss.n1323" "Vss.n1322" 3157.03
resist "Vss.n388" "Vss.n180" 3157.03
resist "Vss.n1231" "Vss.n426" 3157.03
resist "Vss.n719" "Vss.n327" 3157.03
resist "Vss.n207" "Vss.n158" 3157.03
resist "Vss.n1709" "Vss.n132" 3157.03
resist "Vss.n1467" "Vss.n1466" 3157.03
resist "Vss.n1340" "Vss.n325" 3157.03
resist "Vss.n1357" "Vss.n316" 3157.03
resist "Vss.n1637" "Vss.n116" 3178.74
resist "Vss.n1638" "Vss.n1637" 3201.53
resist "Vss.n1745" "Vss.n38" 3214.99
resist "Vss.n1746" "Vss.n74" 3217.05
resist "Vss.t466" "Vss.n1887" 3463.67
resist "Vss.n886" "Vss.n857" 3568.02
resist "Vss.n1161" "Vss.n788" 3765.76
resist "Vss.n968" "Vss.n967" 3765.76
resist "Vss.n1181" "Vss.n1180" 3784.25
resist "Vss.n542" "Vss.n518" 3889.63
resist "Vss.n1638" "Vss.n153" 4107.2
resist "Vss.n1180" "Vss.n1179" 4229.5
resist "Vss.n891" "Vss.n886" 4273.71
resist "Vss.n652" "Vss.n518" 4316.58
resist "Vss.n1009" "Vss.n840" 4366.67
resist "Vss.n154" "Vss.n134" 4448.54
resist "Vss.n1230" "Vss.n427" 4456.62
resist "Vss.n1182" "Vss.n519" 4485.19
resist "Vss.n1801" "Vss.n1799" 4745.41
resist "Vss.n1872" "Vss.n16" 4790.85
resist "Vss.n1872" "Vss.n1871" 4793.82
resist "Vss.n1802" "Vss.n1801" 4925
resist "Vss.n774" "Vss.n773" 5243.79
resist "Vss.n1101" "Vss.n807" 5416.67
resist "Vss.n1650" "Vss.n164" 5416.67
resist "Vss.n648" "Vss.n551" 5418.32
resist "Vss.n378" "Vss.n267" 5551.58
resist "Vss.n534" "Vss.n434" 5551.58
resist "Vss.n1249" "Vss.n416" 5551.58
resist "Vss.n1374" "Vss.n300" 5551.58
resist "Vss.n932" "Vss.n917" 5551.58
resist "Vss.n896" "Vss.n866" 5551.58
resist "Vss.n1533" "Vss.n1532" 5551.58
resist "Vss.n1738" "Vss.n97" 5551.58
resist "Vss.n82" "Vss.n81" 5551.58
resist "Vss.n1631" "Vss.n1597" 5551.58
resist "Vss.n1481" "Vss.n209" 5551.58
resist "Vss.n1739" "Vss.n95" 5551.58
resist "Vss.n616" "Vss.n578" 5551.58
resist "Vss.n682" "Vss.n671" 5551.58
resist "Vss.n1410" "Vss.n1409" 5551.58
resist "Vss.n1377" "Vss.n1375" 5551.58
resist "Vss.n474" "Vss.n417" 5551.58
resist "Vss.n1128" "Vss.n804" 5551.58
resist "Vss.n1410" "Vss.n267" 5557.62
resist "Vss.n378" "Vss.n376" 5557.62
resist "Vss.n540" "Vss.n534" 5557.62
resist "Vss.n1249" "Vss.n417" 5557.62
resist "Vss.n1375" "Vss.n1374" 5557.62
resist "Vss.n343" "Vss.n300" 5557.62
resist "Vss.n866" "Vss.n857" 5557.62
resist "Vss.n1532" "Vss.n209" 5557.62
resist "Vss.n143" "Vss.n97" 5557.62
resist "Vss.n1739" "Vss.n1738" 5557.62
resist "Vss.n1768" "Vss.n82" 5557.62
resist "Vss.n1533" "Vss.n159" 5557.62
resist "Vss.n708" "Vss.n416" 5557.62
resist "Vss.n1801" "Vss.n1800" 5749.4
resist "Vss.n1180" "Vss.n541" 5894.95
resist "Vss.n1662" "Vss.n155" 6157.34
resist "Vss.n1179" "Vss.n501" 6190.48
resist "Vss.n740" "Vss.n648" 6190.48
resist "Vss.n1883" "Vss.n1882" 6317.73
resist "Vss.n630" "Vss.n629" 6373.63
resist "Vss.n1724" "Vss.n116" 6375
resist "Vss.n1636" "Vss.n1598" 6393.51
resist "Vss.n631" "Vss.n630" 6737.81
resist "Vss.n19" "Vss.n17" 6841.13
resist "Vss.n1101" "Vss.n806" 6921.73
resist "Vss.n986" "Vss.n985" 6921.73
resist "Vss.n1651" "Vss.n1650" 6921.73
resist "Vss.n913" "Vss.n912" 6925.27
resist "Vss.n1130" "Vss.n1128" 6961.73
resist "Vss.n671" "Vss.n670" 6961.73
resist "Vss.n934" "Vss.n932" 6961.73
resist "Vss.n1632" "Vss.n1631" 6961.73
resist "Vss.n596" "Vss.n578" 6961.73
resist "Vss.n1162" "Vss.n787" 7082.44
resist "Vss.n970" "Vss.n969" 7082.44
resist "Vss.n1132" "Vss.n1131" 7143.16
resist "Vss.n936" "Vss.n935" 7143.16
resist "Vss.n659" "Vss.n543" 7143.16
resist "Vss.n598" "Vss.n597" 7154.22
resist "Vss.n1588" "Vss.n157" 7467.21
resist "Vss.n1639" "Vss.n1598" 8696.91
resist "Vss.n1066" "Vss.n1065" 9213.04
resist "Vss.n1047" "Vss.n1046" 9213.04
resist "Vss.n1179" "Vss.n774" 9486.49
resist "Vss.n1459" "Vss.n178" 9687.98
resist "Vss.n1453" "Vss.n244" 9687.98
resist "Vss.n1570" "Vss.n178" 9694.18
resist "Vss.n1459" "Vss.n240" 9694.18
resist "Vss.t460" "Vss.n16" 9747.75
resist "Vss.t274" "Vss.n1883" 10202.1
resist "Vss.n1875" "Vss.n12" 10357.6
resist "Vss.n1182" "Vss.n518" 10562.5
resist "Vss.n1201" "Vss.n503" 11510.4
resist "Vss.n733" "Vss.n732" 11510.4
resist "Vss.n1026" "Vss.n1023" 11510.4
resist "Vss.n1023" "Vss.n840" 11510.4
resist "Vss.n1100" "Vss.n808" 11510.4
resist "Vss.n1770" "Vss.n73" 11510.4
resist "Vss.n1586" "Vss.n167" 11510.4
resist "Vss.n113" "Vss.n56" 11510.4
resist "Vss.n732" "Vss.n648" 11670.6
resist "Vss.n1101" "Vss.n1100" 11672.3
resist "Vss.n1650" "Vss.n1586" 11672.3
resist "Vss.n672" "Vss.n542" 12982.5
resist "Vss.n157" "Vss.n153" 13264.1
resist "Vss.n1635" "Vss.n1634" 13507.5
resist "Vss.n774" "Vss.n543" 13656.9
resist "Vss.n1874" "Vss.n1873" 14506.6
resist "Vss.n628" "Vss.n581" 14805.6
resist "Vss.n773" "Vss.n541" 15356.8
resist "Vss.n1150" "Vss.n787" 15733.7
resist "Vss.n971" "Vss.n970" 15733.7
resist "Vss.n1456" "Vss.n244" 16020.5
resist "Vss.n1456" "Vss.n240" 16020.5
resist "Vss.n672" "Vss.n553" 16547
resist "Vss.n890" "Vss.n889" 16547
resist "Vss.n795" "Vss.n503" 17088.9
resist "Vss.n607" "Vss.n581" 17319
resist "Vss.n1799" "Vss.t106" 18167.5
resist "Vss.n970" "Vss.n845" 22665.9
resist "Vss.n1102" "Vss.n787" 22665.9
resist "Vss.n757" "Vss.n553" 24208.9
resist "Vss.n1876" "Vss.n1875" 26779.4
resist "Vss.n889" "Vss.n888" 32356.2
resist "Vss.n631" "Vss.n581" 32884
resist "Vss.n629" "Vss.n628" 42535.5
resist "Vss.n1883" "Vss.n12" 47256
resist "Vss.n1724" "Vss.n66" 50260.2
resist "Vss.n1202" "Vss.n500" 50714
resist "Vss.n1839" "Vss.n19" 106554
resist "Vss.n1567" "Vss.n178" 106786
resist "Vss.n1568" "Vss.n179" 106786
resist "Vss.n579" "Vss.n164" 136500
resist "Vss.n1804" "Vss.n50" 149960
resist "Vss.n241" "Vss.n178" 511643
resist "Vss.n629" "Vss.n179" 533628
resist "Vss.n1568" "Vss.n1567" 653018
resist "Vss.n587" "Vss.n579" 1.03768e+06
resist "Vss.n1456" "Vss.n1455" 1.11127e+06
resist "Vss.n1458" "Vss.n1457" 1.11127e+06
rnode "SARlogic_0.dffrs_4.d.t6" 0 228.476 8687 8538 0
rnode "SARlogic_0.dffrs_4.d.t7" 0 121.456 8687 7528 0
rnode "SARlogic_0.dffrs_4.d.n0" 0 398.098 8687 7842 0
rnode "SARlogic_0.dffrs_4.nand3_8.A" 0 321.648 7891 7839 0
rnode "SARlogic_0.dffrs_4.d" 0 929.113 7403 7841 0
rnode "SARlogic_0.dffrs_4.d.t5" 0 226.712 5763 10744 0
rnode "SARlogic_0.dffrs_4.d.t4" 0 123.635 5763 9734 0
rnode "SARlogic_0.dffrs_4.d.n1" 0 375.676 5763 10280 0
rnode "SARlogic_0.dffrs_3.nand3_7.C" 0 4.56013 5335 10280 0
rnode "SARlogic_0.dffrs_4.d.n2" 0 899.021 5363 10308 0
rnode "SARlogic_0.dffrs_4.d.n3" 0 1296.54 6533 12368 0
rnode "SARlogic_0.dffrs_4.d.t3" 0 75.6145 5907 12948 0
rnode "SARlogic_0.dffrs_4.d.t0" 0 75.6145 5803 12948 0
rnode "SARlogic_0.dffrs_4.d.n4" 0 270.288 5855 12948 0
rnode "SARlogic_0.dffrs_4.d.t1" 0 334.316 6171 12948 0
rnode "SARlogic_0.dffrs_4.d.n5" 0 472.732 6223 12798 0
rnode "SARlogic_0.dffrs_4.d.t2" 0 120.712 6171 11938 0
rnode "SARlogic_0.dffrs_4.d.n6" 0 347.988 6276 12368 0
rnode "SARlogic_0.dffrs_3.nand3_2.Z" 0 77.7964 6421 12367 0
resist "SARlogic_0.dffrs_4.d.n2" "SARlogic_0.dffrs_3.nand3_7.C" 0.045
resist "SARlogic_0.dffrs_3.nand3_2.Z" "SARlogic_0.dffrs_4.d.n3" 0.166401
resist "SARlogic_0.dffrs_4.d.n4" "SARlogic_0.dffrs_4.d.t0" 0.728
resist "SARlogic_0.dffrs_4.d.n4" "SARlogic_0.dffrs_4.d.t3" 0.728
resist "SARlogic_0.dffrs_4.d.n6" "SARlogic_0.dffrs_4.d.n5" 0.731592
resist "SARlogic_0.dffrs_4.d" "SARlogic_0.dffrs_4.nand3_8.A" 0.784286
resist "SARlogic_0.dffrs_3.nand3_2.Z" "SARlogic_0.dffrs_4.d.n6" 4.72875
resist "SARlogic_0.dffrs_4.d.n2" "SARlogic_0.dffrs_4.d.n1" 5.13857
resist "SARlogic_0.dffrs_4.nand3_8.A" "SARlogic_0.dffrs_4.d.n0" 5.775
resist "SARlogic_0.dffrs_4.d.n5" "SARlogic_0.dffrs_4.d.n4" 6.04902
resist "SARlogic_0.dffrs_4.d.n5" "SARlogic_0.dffrs_4.d.t1" 6.50992
resist "SARlogic_0.dffrs_4.d.n6" "SARlogic_0.dffrs_4.d.t2" 10.0468
resist "SARlogic_0.dffrs_4.d.n3" "SARlogic_0.dffrs_4.d.n2" 14.0577
resist "SARlogic_0.dffrs_4.d.n3" "SARlogic_0.dffrs_4.d" 17.5377
resist "SARlogic_0.dffrs_4.d.n0" "SARlogic_0.dffrs_4.d.t7" 26.9433
resist "SARlogic_0.dffrs_4.d.n1" "SARlogic_0.dffrs_4.d.t4" 27.3161
resist "SARlogic_0.dffrs_4.d.n1" "SARlogic_0.dffrs_4.d.t5" 40.6308
resist "SARlogic_0.dffrs_4.d.n0" "SARlogic_0.dffrs_4.d.t6" 41.0036
rnode "SARlogic_0.dffrs_7.nand3_8.C.t6" 0 99.4118 -2137 20320 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.t4" 0 53.493 -2137 19310 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.n0" 0 168.944 -2137 19740 0
rnode "SARlogic_0.dffrs_7.nand3_7.B" 0 104.909 -2749 19740 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.t5" 0 99.0623 -3807 18114 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.t7" 0 54.0225 -3807 17104 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.n1" 0 164.153 -3807 17650 0
rnode "SARlogic_0.dffrs_7.nand3_8.C" 0 1.99256 -4235 17650 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.n2" 0 403.391 -4207 17678 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.n3" 0 175.005 -3037 19739 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.t3" 0 33.0399 -3663 20319 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.t2" 0 33.0399 -3767 20319 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.n4" 0 118.103 -3715 20319 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.t0" 0 146.08 -3399 20319 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.n5" 0 206.561 -3347 20169 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.t1" 0 52.7453 -3399 19309 0
rnode "SARlogic_0.dffrs_7.nand3_8.C.n6" 0 152.054 -3294 19739 0
rnode "SARlogic_0.dffrs_7.nand3_6.Z" 0 33.9933 -3149 19738 0
resist "SARlogic_0.dffrs_7.nand3_8.C.n2" "SARlogic_0.dffrs_7.nand3_8.C" 0.045
resist "SARlogic_0.dffrs_7.nand3_6.Z" "SARlogic_0.dffrs_7.nand3_8.C.n3" 0.166401
resist "SARlogic_0.dffrs_7.nand3_8.C.n3" "SARlogic_0.dffrs_7.nand3_7.B" 0.437733
resist "SARlogic_0.dffrs_7.nand3_8.C.n4" "SARlogic_0.dffrs_7.nand3_8.C.t2" 0.728
resist "SARlogic_0.dffrs_7.nand3_8.C.n4" "SARlogic_0.dffrs_7.nand3_8.C.t3" 0.728
resist "SARlogic_0.dffrs_7.nand3_8.C.n6" "SARlogic_0.dffrs_7.nand3_8.C.n5" 0.731592
resist "SARlogic_0.dffrs_7.nand3_6.Z" "SARlogic_0.dffrs_7.nand3_8.C.n6" 4.72875
resist "SARlogic_0.dffrs_7.nand3_8.C.n2" "SARlogic_0.dffrs_7.nand3_8.C.n1" 5.13857
resist "SARlogic_0.dffrs_7.nand3_7.B" "SARlogic_0.dffrs_7.nand3_8.C.n0" 5.47929
resist "SARlogic_0.dffrs_7.nand3_8.C.n5" "SARlogic_0.dffrs_7.nand3_8.C.n4" 6.04902
resist "SARlogic_0.dffrs_7.nand3_8.C.n5" "SARlogic_0.dffrs_7.nand3_8.C.t0" 6.50992
resist "SARlogic_0.dffrs_7.nand3_8.C.n6" "SARlogic_0.dffrs_7.nand3_8.C.t1" 10.0468
resist "SARlogic_0.dffrs_7.nand3_8.C.n3" "SARlogic_0.dffrs_7.nand3_8.C.n2" 14.1185
resist "SARlogic_0.dffrs_7.nand3_8.C.n0" "SARlogic_0.dffrs_7.nand3_8.C.t4" 27.1297
resist "SARlogic_0.dffrs_7.nand3_8.C.n1" "SARlogic_0.dffrs_7.nand3_8.C.t7" 27.3161
resist "SARlogic_0.dffrs_7.nand3_8.C.n1" "SARlogic_0.dffrs_7.nand3_8.C.t5" 40.6308
resist "SARlogic_0.dffrs_7.nand3_8.C.n0" "SARlogic_0.dffrs_7.nand3_8.C.t6" 40.8172
killnode "adc_PISO_0.B4"
rnode "adc_PISO_0.B4.t12" 0 58.4905 10109 29120 0
rnode "adc_PISO_0.B4.t6" 0 26.1186 9905 28200 0
rnode "adc_PISO_0.B4.t11" 0 25.9117 10109 28200 0
rnode "adc_PISO_0.B4.n0" 0 34.8409 10061 28369 0
rnode "adc_PISO_0.B4.n1" 0 90.3651 10061 28482 0
rnode "adc_PISO_0.2inmux_3.In" 0 0.835382 7803 28481 0
rnode "adc_PISO_0.B4.n2" 0 305.268 7831 28454 0
rnode "SARlogic_0.d3" 0 228.743 3098 26486 0
rnode "adc_PISO_0.B4.t8" 0 41.8551 -3439 22524 0
rnode "adc_PISO_0.B4.t9" 0 22.2498 -3439 21514 0
rnode "adc_PISO_0.B4.n3" 0 72.9284 -3439 21828 0
rnode "SARlogic_0.dffrs_7.nand3_1.A" 0 70.8211 -4235 21825 0
rnode "adc_PISO_0.B4.t4" 0 41.6784 -3623 20319 0
rnode "adc_PISO_0.B4.t10" 0 22.427 -3623 19309 0
rnode "adc_PISO_0.B4.n4" 0 70.8299 -3623 19739 0
rnode "SARlogic_0.dffrs_7.nand3_6.B" 0 77.4467 -4235 19739 0
rnode "adc_PISO_0.B4.n5" 0 78.773 -4343 21070 0
rnode "SARlogic_0.dffrs_7.clk" 0 377.587 -4723 21042 0
rnode "adc_PISO_0.B4.n6" 0 579.357 3097 25518 0
rnode "adc_PISO_0.B4.t7" 0 41.5319 1721 20320 0
rnode "adc_PISO_0.B4.t5" 0 22.649 1721 19310 0
rnode "adc_PISO_0.B4.n7" 0 68.8211 1721 19856 0
rnode "SARlogic_0.dffrs_8.nand3_7.C" 0 0.835382 1293 19856 0
rnode "adc_PISO_0.B4.n8" 0 164.694 1321 19884 0
rnode "adc_PISO_0.B4.n9" 0 149.765 2491 21944 0
rnode "adc_PISO_0.B4.t2" 0 13.852 1865 22524 0
rnode "adc_PISO_0.B4.t3" 0 13.852 1761 22524 0
rnode "adc_PISO_0.B4.n10" 0 49.5147 1813 22524 0
rnode "adc_PISO_0.B4.t1" 0 61.2442 2129 22524 0
rnode "adc_PISO_0.B4.n11" 0 86.6008 2181 22374 0
rnode "adc_PISO_0.B4.t0" 0 22.1135 2129 21514 0
rnode "adc_PISO_0.B4.n12" 0 63.7488 2234 21944 0
rnode "SARlogic_0.dffrs_8.nand3_2.Z" 0 14.2517 2379 21943 0
resist "adc_PISO_0.B4.n2" "adc_PISO_0.2inmux_3.In" 0.045
resist "adc_PISO_0.B4.n8" "SARlogic_0.dffrs_8.nand3_7.C" 0.045
resist "adc_PISO_0.B4.n1" "adc_PISO_0.B4.n0" 0.105938
resist "SARlogic_0.dffrs_8.nand3_2.Z" "adc_PISO_0.B4.n9" 0.166401
resist "SARlogic_0.dffrs_7.clk" "adc_PISO_0.B4.n5" 0.610071
resist "adc_PISO_0.B4.n10" "adc_PISO_0.B4.t3" 0.728
resist "adc_PISO_0.B4.n10" "adc_PISO_0.B4.t2" 0.728
resist "adc_PISO_0.B4.n12" "adc_PISO_0.B4.n11" 0.731592
resist "adc_PISO_0.B4.n5" "SARlogic_0.dffrs_7.nand3_1.A" 1.34679
resist "adc_PISO_0.B4.n6" "SARlogic_0.d3" 1.54607
resist "adc_PISO_0.B4.n5" "SARlogic_0.dffrs_7.nand3_6.B" 2.17768
resist "SARlogic_0.dffrs_8.nand3_2.Z" "adc_PISO_0.B4.n12" 4.72875
resist "adc_PISO_0.B4.n8" "adc_PISO_0.B4.n7" 5.13857
resist "SARlogic_0.dffrs_7.nand3_6.B" "adc_PISO_0.B4.n4" 5.47929
resist "SARlogic_0.dffrs_7.nand3_1.A" "adc_PISO_0.B4.n3" 5.775
resist "adc_PISO_0.B4.n11" "adc_PISO_0.B4.n10" 6.04902
resist "adc_PISO_0.B4.n11" "adc_PISO_0.B4.t1" 6.50992
resist "adc_PISO_0.B4.n2" "adc_PISO_0.B4.n1" 8.05114
resist "adc_PISO_0.B4.n12" "adc_PISO_0.B4.t0" 10.0468
resist "SARlogic_0.d3" "adc_PISO_0.B4.n2" 10.6811
resist "adc_PISO_0.B4.n9" "adc_PISO_0.B4.n6" 11.1628
resist "adc_PISO_0.B4.n9" "adc_PISO_0.B4.n8" 14.0577
resist "adc_PISO_0.B4.n0" "adc_PISO_0.B4.t11" 19.4002
resist "adc_PISO_0.B4.n0" "adc_PISO_0.B4.t6" 19.6725
resist "adc_PISO_0.B4.n3" "adc_PISO_0.B4.t9" 26.9433
resist "adc_PISO_0.B4.n4" "adc_PISO_0.B4.t10" 27.1297
resist "adc_PISO_0.B4.n7" "adc_PISO_0.B4.t5" 27.3161
resist "adc_PISO_0.B4.n6" "SARlogic_0.dffrs_7.clk" 33.3103
resist "adc_PISO_0.B4.n1" "adc_PISO_0.B4.t12" 34.2524
resist "adc_PISO_0.B4.n7" "adc_PISO_0.B4.t7" 40.6308
resist "adc_PISO_0.B4.n4" "adc_PISO_0.B4.t4" 40.8172
resist "adc_PISO_0.B4.n3" "adc_PISO_0.B4.t8" 41.0036
device msubckt pfet_03v3 -7521 17867 -7520 17868  "adc_PISO_0.avdd" "SAR_in.t11" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_14.nand3_8.Z" 500 44000,1176
device msubckt nfet_03v3 -9569 30439 -9568 30440  "Vss.t99" "Vss.t98" 200 0 "a_n9673_30439" 200 10400,304 "Vss.t100" 200 17600,576
device msubckt pfet_03v3 9171 31160 9172 31161  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_1.Q.t8" 200 0 "a_9083_31160.t0" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt pfet_03v3 -7705 20072 -7704 20073  "adc_PISO_0.avdd" "adc_PISO_0.B5.t12" 160 0 "SARlogic_0.dffrs_14.nand3_8.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 10059 28820 10060 28821  "adc_PISO_0.avdd" "adc_PISO_0.B4.t12" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_9083_28820.t2" 600 52800,1376
device msubckt nfet_03v3 4421 9633 4422 9634  "Vss.t280" "SARlogic_0.clk" 160 0 "a_4317_9633" 200 10400,304 "a_4501_9633" 200 10400,304
device msubckt pfet_03v3 16731 22274 16732 22275  "adc_PISO_0.avdd" "Vss.t681" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_12.nand3_6.C.t1" 500 44000,1176
device msubckt nfet_03v3 4841 29309 4842 29310  "Vss.t304" "a_4841_29217.t7" 160 0 "Vss.t305" 200 17600,576 "a_4921_29309" 200 10400,304
device msubckt nfet_03v3 8279 14043 8280 14044  "Vss.t115" "adc_PISO_0.avdd" 160 0 "Vss.t116" 200 17600,576 "a_8359_14043" 200 10400,304
device msubckt pfet_03v3 -11533 8288 -11532 8289  "adc_PISO_0.avdd" "Vss.t680" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_13.nand3_8.Z.t2" 500 44000,1176
device msubckt pfet_03v3 18033 22274 18034 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.nand3_6.C.t9" 160 0 "SARlogic_0.dffrs_12.Q.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 5025 29309 5026 29310  "Vss.t119" "adc_PISO_0.avdd" 160 0 "a_4921_29309" 200 10400,304 "a_5105_29309" 200 10400,304
device msubckt pfet_03v3 -10321 3880 -10320 3881  "Vdd.t28" "a_n10831_3320" 120 0 "Comp_out.t4" 340 18700,450 "Vdd.t29" 340 18700,450
device msubckt nfet_03v3 18847 30440 18848 30441  "Vss.t30" "adc_PISO_0.dffrs_2.Q.t8" 200 0 "a_18743_30440" 200 10400,304 "Vss.t31" 200 17600,576
device msubckt nfet_03v3 13991 11838 13992 11839  "Vss.t456" "SARlogic_0.dffrs_5.nand3_6.C.t9" 160 0 "a_13887_11838" 200 10400,304 "a_14071_11838" 200 10400,304
device msubckt nfet_03v3 42729 31515 42730 31516  "Vss.t261" "a_42729_31423.t9" 160 0 "Vss.t262" 200 17600,576 "a_42809_31515" 200 10400,304
device msubckt pfet_03v3 4421 14903 4422 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_8.Z.t7" 160 0 "SARlogic_0.dffrs_3.nand3_1.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -3847 11838 -3846 11839  "Vss.t523" "SARlogic_0.dffrs_1.nand3_1.C.t5" 160 0 "Vss.t524" 200 17600,576 "a_n3767_11838" 200 10400,304
device msubckt nfet_03v3 14175 11838 14176 11839  "Vss.t374" "SARlogic_0.dffrs_5.Qb.t9" 160 0 "a_14071_11838" 200 10400,304 "SARlogic_0.dffrs_5.Q.t3" 200 17600,576
device msubckt nfet_03v3 4421 19209 4422 19210  "Vss.t646" "adc_PISO_0.B2.t12" 160 0 "a_4317_19209" 200 10400,304 "a_4501_19209" 200 10400,304
device msubckt nfet_03v3 -8017 -3793 -8016 -3792  "Vss.t484" "a_n8017_n3885" 160 0 "a_n9429_n3007.t16" 160 8320,264 "a_n7937_n3793" 160 14080,496
device msubckt nfet_03v3 -9089 30439 -9088 30440  "Vss.t636" "inv2_0.out.t31" 200 0 "a_n9861_31159.t1" 200 17600,576 "a_n9673_30439" 200 10400,304
device msubckt pfet_03v3 35111 34580 35112 34581  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_4.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.2inmux_1.Bit.t0" 500 44000,1176
device msubckt nfet_03v3 4237 23619 4238 23620  "Vss.t494" "SARlogic_0.dffrs_2.Qb.t9" 160 0 "Vss.t495" 200 17600,576 "a_4317_23619" 200 10400,304
device msubckt pfet_03v3 12689 14903 12690 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_6.C.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_5.nand3_1.C.t1" 500 44000,1176
device msubckt nfet_03v3 -11901 9633 -11900 9634  "Vss.t234" "SARlogic_0.dffrs_13.nand3_6.C.t9" 160 0 "Vss.t235" 200 17600,576 "a_n11821_9633" 200 10400,304
device msubckt nfet_03v3 -6035 19213 -6034 19214  "Vss.t673" "Reset.t81" 160 0 "a_n6139_19213" 200 10400,304 "SARlogic_0.dffrs_14.Qb" 200 17600,576
device msubckt nfet_03v3 19531 28100 19532 28101  "Vss.t443" "adc_PISO_0.B3.t12" 200 0 "a_18743_28100" 200 10400,304 "a_18555_28820.t1" 200 17600,576
device msubckt nfet_03v3 4421 17004 4422 17005  "Vss.t672" "Reset.t80" 160 0 "a_4317_17004" 200 10400,304 "a_4501_17004" 200 10400,304
device msubckt pfet_03v3 38955 31160 38956 31161  "adc_PISO_0.avdd" "a_37499_31160.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_39055_30440" 600 52800,1376
device msubckt nfet_03v3 -10047 11838 -10046 11839  "Vss.t412" "SARlogic_0.dffrs_13.Qb.t9" 160 0 "a_n10151_11838" 200 10400,304 "SARlogic_0.dffrs_0.d.t3" 200 17600,576
device msubckt nfet_03v3 4237 21414 4238 21415  "Vss.t561" "SARlogic_0.dffrs_9.nand3_1.C" 160 0 "Vss.t562" 200 17600,576 "a_4317_21414" 200 10400,304
device msubckt nfet_03v3 12689 19209 12690 19210  "Vss.t242" "SARlogic_0.dffrs_11.nand3_8.Z" 160 0 "a_12585_19209" 200 10400,304 "SARlogic_0.dffrs_11.nand3_8.C.t1" 200 17600,576
device msubckt nfet_03v3 14497 29310 14498 29311  "Vss.t120" "adc_PISO_0.avdd" 160 0 "a_14393_29310" 200 10400,304 "a_14577_29310" 200 10400,304
device msubckt nfet_03v3 43097 29310 43098 29311  "Vss.t541" "adc_PISO_0.2inmux_1.OUT.t3" 160 0 "a_42993_29310" 200 10400,304 "a_42809_30170.t3" 200 17600,576
device msubckt nfet_03v3 8647 14043 8648 14044  "Vss.t501" "SARlogic_0.dffrs_4.nand3_6.C.t9" 160 0 "a_8543_14043" 200 10400,304 "SARlogic_0.dffrs_4.nand3_1.C.t2" 200 17600,576
device msubckt nfet_03v3 36693 29020 36694 29021  "Vss.t634" "inv2_0.out.t30" 200 0 "Vss.t635" 200 17600,576 "a_36793_29020" 200 17600,576
device msubckt nfet_03v3 12689 17004 12690 17005  "Vss.t227" "SAR_in.t10" 160 0 "a_12585_17004" 200 10400,304 "SARlogic_0.dffrs_11.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 -6177 29263 -6176 29264  "Vss.t27" "a_n7633_29263.t5" 200 0 "Vss.t28" 200 17600,576 "adc_PISO_0.2inmux_0.OUT.t0" 200 17600,576
device msubckt nfet_03v3 15799 31516 15800 31517  "Vss.t554" "adc_PISO_0.dffrs_2.Q.t7" 160 0 "Vss.t555" 200 17600,576 "a_15879_31516" 200 10400,304
device msubckt nfet_03v3 6327 33719 6328 33720  "Vss.t121" "adc_PISO_0.avdd" 160 0 "Vss.t122" 200 17600,576 "a_6407_33719" 200 10400,304
device msubckt nfet_03v3 5209 33719 5210 33720  "Vss.t215" "Clk_piso.t23" 160 0 "a_5105_33719" 200 10400,304 "a_4841_31422.t2" 200 17600,576
device msubckt pfet_03v3 -4447 36784 -4446 36785  "adc_PISO_0.avdd" "a_n4551_30169.t7" 160 0 "a_n4631_33627.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 44399 31516 44400 31517  "Vss.t322" "a_42729_29218.t7" 160 0 "a_44295_31516" 200 10400,304 "a_44479_31516" 200 10400,304
device msubckt pfet_03v3 44215 32376 44216 32377  "adc_PISO_0.avdd" "Piso_out.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_5.Qb" 500 26000,604
device msubckt nfet_03v3 -7971 2847 -7970 2848  "Vss.t69" "comparator_no_offsetcal_0.x5.out" 160 0 "comparator_no_offsetcal_0.x2.Vout2" 200 17600,576 "Vss.t70" 200 17600,576
device msubckt nfet_03v3 33441 31515 33442 31516  "Vss.t214" "Clk_piso.t22" 160 0 "a_33337_31515" 200 10400,304 "a_33521_31515" 200 10400,304
device msubckt pfet_03v3 -6035 22277 -6034 22278  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.B6.t0" 500 44000,1176
device msubckt nfet_03v3 12083 29264 12084 29265  "Vss.t327" "a_10639_28100" 200 0 "Vss.t328" 200 17600,576 "a_11311_29264.t3" 200 17600,576
device msubckt pfet_03v3 -7971 3667 -7970 3668  "Vdd.t24" "comparator_no_offsetcal_0.x4.A" 160 0 "comparator_no_offsetcal_0.x2.Vout2" 200 17600,576 "Vdd.t25" 200 17600,576
device msubckt nfet_03v3 5209 31514 5210 31515  "Vss.t256" "a_4921_30169.t7" 160 0 "a_5105_31514" 200 10400,304 "a_4841_29217.t1" 200 17600,576
device msubckt nfet_03v3 587 30439 588 30440  "Vss.t633" "inv2_0.out.t29" 200 0 "a_n201_30439" 200 10400,304 "a_n389_31159.t2" 200 17600,576
device msubckt nfet_03v3 13807 19210 13808 19211  "Vss.t392" "adc_PISO_0.B1.t12" 160 0 "Vss.t393" 200 17600,576 "a_13887_19210" 200 10400,304
device msubckt nfet_03v3 12321 23619 12322 23620  "Vss.t536" "SARlogic_0.dffrs_4.Qb.t9" 160 0 "Vss.t537" 200 17600,576 "a_12401_23619" 200 10400,304
device msubckt nfet_03v3 4605 23619 4606 23620  "Vss.t405" "SARlogic_0.dffrs_9.nand3_6.C.t9" 160 0 "a_4501_23619" 200 10400,304 "SARlogic_0.dffrs_9.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 -9569 28099 -9568 28100  "Vss.t90" "a_n10567_29019" 200 0 "a_n9673_28099" 200 10400,304 "Vss.t91" 200 17600,576
device msubckt pfet_03v3 38475 31160 38476 31161  "adc_PISO_0.avdd" "inv2_0.out.t28" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_37499_31160.t0" 600 52800,1376
device msubckt nfet_03v3 9765 9634 9766 9635  "Vss.t526" "SARlogic_0.dffrs_4.Q.t7" 160 0 "Vss.t527" 200 17600,576 "a_9845_9634" 200 10400,304
device msubckt nfet_03v3 -6403 19213 -6402 19214  "Vss.t362" "adc_PISO_0.B6.t8" 160 0 "Vss.t363" 200 17600,576 "a_n6323_19213" 200 10400,304
device msubckt nfet_03v3 -10415 11838 -10414 11839  "Vss.t670" "Reset.t79" 160 0 "Vss.t671" 200 17600,576 "a_n10335_11838" 200 10400,304
device msubckt pfet_03v3 20011 31160 20012 31161  "adc_PISO_0.avdd" "a_18555_31160.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_20111_30440" 600 52800,1376
device msubckt pfet_03v3 42913 36785 42914 36786  "adc_PISO_0.avdd" "a_42809_30170.t7" 160 0 "a_42729_33628.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -11533 11838 -11532 11839  "Vss.t281" "SARlogic_0.clk" 160 0 "a_n11637_11838" 200 10400,304 "SARlogic_0.dffrs_13.nand3_6.C.t2" 200 17600,576
device msubckt pfet_03v3 379 20069 380 20070  "adc_PISO_0.avdd" "adc_PISO_0.B3.t11" 160 0 "SARlogic_0.dffrs_8.nand3_8.C.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 8463 22274 8464 22275  "adc_PISO_0.avdd" "Reset.t78" 160 0 "SARlogic_0.dffrs_10.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 8463 9633 8464 9634  "Vss.t282" "SARlogic_0.clk" 160 0 "a_8359_9633" 200 10400,304 "a_8543_9633" 200 10400,304
device msubckt nfet_03v3 12321 21414 12322 21415  "Vss.t531" "SARlogic_0.dffrs_11.nand3_1.C" 160 0 "Vss.t532" 200 17600,576 "a_12401_21414" 200 10400,304
device msubckt nfet_03v3 5723 21414 5724 21415  "Vss.t492" "SARlogic_0.dffrs_2.Qb.t8" 160 0 "Vss.t493" 200 17600,576 "a_5803_21414" 200 10400,304
device msubckt nfet_03v3 4605 21414 4606 21415  "Vss.t641" "adc_PISO_0.B2.t11" 160 0 "a_4501_21414" 200 10400,304 "SARlogic_0.dffrs_9.nand3_6.C.t2" 200 17600,576
device msubckt nfet_03v3 -6755 -659 -6754 -658  "Vss.t1" "a_n6755_n751" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 400 20800,504 "a_n6555_n659" 400 35200,976
device msubckt pfet_03v3 4841 36784 4842 36785  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_4841_33627.t0" 500 26000,604
device msubckt nfet_03v3 -3847 7428 -3846 7429  "Vss.t575" "SARlogic_0.dffrs_1.nand3_8.C.t7" 160 0 "Vss.t576" 200 17600,576 "a_n3767_7428" 200 10400,304
device msubckt nfet_03v3 -1993 11838 -1992 11839  "Vss.t588" "SARlogic_0.dffrs_1.Qb.t9" 160 0 "a_n2097_11838" 200 10400,304 "SARlogic_0.dffrs_2.d.t1" 200 17600,576
device msubckt pfet_03v3 -10231 10494 -10230 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_8.C.t7" 160 0 "SARlogic_0.dffrs_13.Qb.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 42913 34580 42914 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_42729_31423.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 4421 12698 4422 12699  "adc_PISO_0.avdd" "Reset.t77" 160 0 "SARlogic_0.dffrs_3.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 5025 36784 5026 36785  "adc_PISO_0.avdd" "a_4921_30169.t6" 160 0 "a_4841_33627.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -4263 29309 -4262 29310  "Vss.t26" "adc_PISO_0.2inmux_0.OUT.t3" 160 0 "a_n4367_29309" 200 10400,304 "a_n4551_30169.t1" 200 17600,576
device msubckt pfet_03v3 24153 32375 24154 32376  "adc_PISO_0.avdd" "a_23865_30170.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_23785_29218.t2" 500 44000,1176
device msubckt nfet_03v3 15799 33720 15800 33721  "Vss.t123" "adc_PISO_0.avdd" 160 0 "Vss.t124" 200 17600,576 "a_15879_33720" 200 10400,304
device msubckt nfet_03v3 -2777 33719 -2776 33720  "Vss.t315" "adc_PISO_0.dffrs_0.Qb" 160 0 "a_n2881_33719" 200 10400,304 "adc_PISO_0.2inmux_2.Bit.t3" 200 17600,576
device msubckt nfet_03v3 -7705 14043 -7704 14044  "Vss.t249" "SARlogic_0.dffrs_0.nand3_8.Z.t7" 160 0 "a_n7809_14043" 200 10400,304 "a_n7625_14043" 200 10400,304
device msubckt nfet_03v3 -2177 11838 -2176 11839  "Vss.t449" "SARlogic_0.dffrs_1.nand3_6.C.t9" 160 0 "a_n2281_11838" 200 10400,304 "a_n2097_11838" 200 10400,304
device msubckt nfet_03v3 -9933 -2044 -9932 -2043  "Vss.t0" "a_n9933_n2136" 400 0 "a_n10021_n2044" 300 26400,776 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t0" 300 15600,404
device msubckt nfet_03v3 44399 33720 44400 33721  "Vss.t260" "a_42729_31423.t8" 160 0 "a_44295_33720" 200 10400,304 "a_44479_33720" 200 10400,304
device msubckt pfet_03v3 44215 34580 44216 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "Piso_out.t2" 500 26000,604
device msubckt pfet_03v3 4421 10493 4422 10494  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "SARlogic_0.dffrs_3.nand3_8.C.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 19327 30440 19328 30441  "Vss.t632" "inv2_0.out.t27" 200 0 "a_18555_31160.t1" 200 17600,576 "a_18743_30440" 200 10400,304
device msubckt pfet_03v3 13807 22274 13808 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.Qb.t8" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.B1.t1" 500 26000,604
device msubckt pfet_03v3 24153 30170 24154 30171  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_4.OUT.t3" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_23865_30170.t3" 500 44000,1176
device msubckt pfet_03v3 -6403 22277 -6402 22278  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.Qb.t8" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.B6.t2" 500 26000,604
device msubckt pfet_03v3 -7521 22277 -7520 22278  "adc_PISO_0.avdd" "adc_PISO_0.B5.t11" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_14.nand3_6.C.t1" 500 44000,1176
device msubckt nfet_03v3 -9089 28099 -9088 28100  "Vss.t361" "adc_PISO_0.B6.t7" 200 0 "a_n9861_28819.t2" 200 17600,576 "a_n9673_28099" 200 10400,304
device msubckt nfet_03v3 6695 31515 6696 31516  "Vss.t125" "adc_PISO_0.avdd" 160 0 "a_6591_31515" 200 10400,304 "adc_PISO_0.dffrs_1.Qb" 200 17600,576
device msubckt pfet_03v3 6511 32375 6512 32376  "adc_PISO_0.avdd" "a_4841_29217.t6" 160 0 "adc_PISO_0.dffrs_1.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 12689 12698 12690 12699  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_5.nand3_6.C.t1" 500 44000,1176
device msubckt pfet_03v3 12505 17864 12506 17865  "adc_PISO_0.avdd" "Reset.t76" 160 0 "SARlogic_0.dffrs_11.nand3_8.Z" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -7521 20072 -7520 20073  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.nand3_8.Z" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_14.nand3_8.C.t1" 500 44000,1176
device msubckt pfet_03v3 12689 10493 12690 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_8.Z.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_5.nand3_8.C.t3" 500 44000,1176
device msubckt nfet_03v3 -7545 29263 -7544 29264  "Vss.t81" "a_n8305_30439" 200 0 "a_n7633_29263.t0" 200 17600,576 "Vss.t82" 200 17600,576
device msubckt nfet_03v3 -11901 11838 -11900 11839  "Vss.t529" "SARlogic_0.dffrs_13.nand3_1.C.t5" 160 0 "Vss.t530" 200 17600,576 "a_n11821_11838" 200 10400,304
device msubckt pfet_03v3 379 8288 380 8289  "adc_PISO_0.avdd" "Reset.t75" 160 0 "SARlogic_0.dffrs_2.nand3_8.Z.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -10661 3370 -10660 3371  "Vss.t331" "a_n10831_3320" 120 0 "Comp_out.t0" 170 9350,280 "Vss.t332" 170 9350,280
device msubckt pfet_03v3 31027 29984 31028 29985  "adc_PISO_0.avdd" "a_29583_28100" 200 0 "a_30255_29264.t2" 600 52800,1376 "a_30443_29984" 600 31200,704
device msubckt pfet_03v3 587 28819 588 28820  "adc_PISO_0.avdd" "adc_PISO_0.B5.t10" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n389_28819.t2" 600 52800,1376
device msubckt pfet_03v3 -7889 17867 -7888 17868  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.nand3_8.C.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_14.nand3_8.Z" 500 26000,604
device msubckt nfet_03v3 -4631 29309 -4630 29310  "Vss.t302" "a_n4631_29217.t7" 160 0 "Vss.t303" 200 17600,576 "a_n4551_29309" 200 10400,304
device msubckt nfet_03v3 -3663 11838 -3662 11839  "Vss.t669" "Reset.t74" 160 0 "a_n3767_11838" 200 10400,304 "a_n3583_11838" 200 10400,304
device msubckt nfet_03v3 -8413 -2044 -8412 -2043  "Vss.t54" "Vin1.t9" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t14" 300 15600,404 "a_n9429_n3007.t6" 300 15600,404
device msubckt pfet_03v3 12505 8288 12506 8289  "adc_PISO_0.avdd" "Reset.t73" 160 0 "SARlogic_0.dffrs_5.nand3_8.Z.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -4447 33719 -4446 33720  "Vss.t126" "adc_PISO_0.avdd" 160 0 "a_n4551_33719" 200 10400,304 "a_n4367_33719" 200 10400,304
device msubckt pfet_03v3 -11717 14903 -11716 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_8.Z.t7" 160 0 "SARlogic_0.dffrs_13.nand3_1.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -2961 32375 -2960 32376  "adc_PISO_0.avdd" "a_n4631_29217.t6" 160 0 "adc_PISO_0.dffrs_0.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -2361 10494 -2360 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.d.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_1.Qb.t2" 500 26000,604
device msubckt nfet_03v3 587 28099 588 28100  "Vss.t9" "adc_PISO_0.B5.t9" 200 0 "a_n201_28099" 200 10400,304 "a_n389_28819.t1" 200 17600,576
device msubckt pfet_03v3 6091 10494 6092 10495  "adc_PISO_0.avdd" "Reset.t72" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_3.Qb.t1" 500 44000,1176
device msubckt pfet_03v3 -7001 2562 -7000 2563  "Vdd.t4" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t17" 160 0 "comparator_no_offsetcal_0.x5.out" 800 70400,1776 "Vdd.t5" 800 70400,1776
device msubckt pfet_03v3 -3145 32375 -3144 32376  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_2.Bit.t8" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_0.Qb" 500 26000,604
device msubckt nfet_03v3 -4447 31514 -4446 31515  "Vss.t213" "Clk_piso.t21" 160 0 "a_n4551_31514" 200 10400,304 "a_n4367_31514" 200 10400,304
device msubckt nfet_03v3 23969 29310 23970 29311  "Vss.t127" "adc_PISO_0.avdd" 160 0 "a_23865_29310" 200 10400,304 "a_24049_29310" 200 10400,304
device msubckt nfet_03v3 -7501 -3007 -7500 -3006  "Vss.t396" "Vin2.t9" 400 0 "a_n9429_n3007.t21" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404
device msubckt pfet_03v3 -3479 14903 -3478 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_6.C.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_1.nand3_1.C.t3" 500 44000,1176
device msubckt nfet_03v3 17749 29020 17750 29021  "Vss.t630" "inv2_0.out.t26" 200 0 "Vss.t631" 200 17600,576 "a_17849_29020" 200 17600,576
device msubckt pfet_03v3 33257 32375 33258 32376  "adc_PISO_0.avdd" "a_33257_31423.t9" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_33257_29218.t0" 500 26000,604
device msubckt nfet_03v3 -10047 9634 -10046 9635  "Vss.t128" "adc_PISO_0.avdd" 160 0 "a_n10151_9634" 200 10400,304 "SARlogic_0.dffrs_13.Qb.t3" 200 17600,576
device msubckt nfet_03v3 -7889 7428 -7888 7429  "Vss.t196" "SARlogic_0.dffrs_0.nand3_8.C.t7" 160 0 "Vss.t197" 200 17600,576 "a_n7809_7428" 200 10400,304
device msubckt nfet_03v3 8463 14043 8464 14044  "Vss.t583" "SARlogic_0.dffrs_4.nand3_8.Z.t7" 160 0 "a_8359_14043" 200 10400,304 "a_8543_14043" 200 10400,304
device msubckt nfet_03v3 -3479 19209 -3478 19210  "Vss.t67" "SARlogic_0.dffrs_7.nand3_8.Z" 160 0 "a_n3583_19209" 200 10400,304 "SARlogic_0.dffrs_7.nand3_8.C.t1" 200 17600,576
device msubckt nfet_03v3 28115 28100 28116 28101  "Vss.t351" "a_27321_29020" 200 0 "Vss.t352" 200 17600,576 "a_28215_28100" 200 10400,304
device msubckt pfet_03v3 12767 29984 12768 29985  "adc_PISO_0.avdd" "a_11311_29264.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "adc_PISO_0.2inmux_3.OUT.t1" 600 52800,1376
device msubckt nfet_03v3 4841 33719 4842 33720  "Vss.t432" "a_4841_33627.t5" 160 0 "Vss.t433" 200 17600,576 "a_4921_33719" 200 10400,304
device msubckt nfet_03v3 2049 9634 2050 9635  "Vss.t668" "Reset.t71" 160 0 "a_1945_9634" 200 10400,304 "SARlogic_0.dffrs_2.Qb.t1" 200 17600,576
device msubckt nfet_03v3 -9629 -3007 -9628 -3006  "Vss.t395" "Vin2.t8" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404 "a_n9429_n3007.t20" 300 15600,404
device msubckt pfet_03v3 33257 30170 33258 30171  "adc_PISO_0.avdd" "a_33257_29218.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_33337_30170.t1" 500 26000,604
device msubckt nfet_03v3 42913 31515 42914 31516  "Vss.t212" "Clk_piso.t20" 160 0 "a_42809_31515" 200 10400,304 "a_42993_31515" 200 10400,304
device msubckt nfet_03v3 21555 29264 21556 29265  "Vss.t188" "a_20111_28100" 200 0 "Vss.t189" 200 17600,576 "a_20783_29264.t3" 200 17600,576
device msubckt nfet_03v3 5025 33719 5026 33720  "Vss.t129" "adc_PISO_0.avdd" 160 0 "a_4921_33719" 200 10400,304 "a_5105_33719" 200 10400,304
device msubckt pfet_03v3 -4263 36784 -4262 36785  "adc_PISO_0.avdd" "a_n4631_31422.t9" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_n4631_33627.t1" 500 44000,1176
device msubckt nfet_03v3 -9767 -659 -9766 -658  "Vss.t478" "a_n9767_n751" 400 0 "a_n9855_n659" 400 35200,976 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t15" 400 20800,504
device msubckt nfet_03v3 -3479 17004 -3478 17005  "Vss.t226" "SAR_in.t9" 160 0 "a_n3583_17004" 200 10400,304 "SARlogic_0.dffrs_7.nand3_8.Z" 200 17600,576
device msubckt pfet_03v3 3295 29983 3296 29984  "adc_PISO_0.avdd" "a_1839_29263.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "adc_PISO_0.2inmux_2.OUT.t1" 600 52800,1376
device msubckt nfet_03v3 4841 31514 4842 31515  "Vss.t436" "a_4841_31422.t9" 160 0 "Vss.t437" 200 17600,576 "a_4921_31514" 200 10400,304
device msubckt pfet_03v3 -9021 497 -9020 498  "Vdd.t36" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t17" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t3" 200 10400,304 "Vdd.t37" 200 10400,304
device msubckt nfet_03v3 -3663 7428 -3662 7429  "Vss.t667" "Reset.t70" 160 0 "a_n3767_7428" 200 10400,304 "a_n3583_7428" 200 10400,304
device msubckt pfet_03v3 16547 20069 16548 20070  "adc_PISO_0.avdd" "Vss.t679" 160 0 "SARlogic_0.dffrs_12.nand3_8.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 5025 31514 5026 31515  "Vss.t211" "Clk_piso.t19" 160 0 "a_4921_31514" 200 10400,304 "a_5105_31514" 200 10400,304
device msubckt pfet_03v3 4237 17864 4238 17865  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.nand3_8.C.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_9.nand3_8.Z" 500 26000,604
device msubckt nfet_03v3 -8201 -3793 -8200 -3792  "Vss.t457" "Clk.t4" 160 0 "Vss.t458" 160 8320,264 "a_n9429_n3007.t5" 160 8320,264
device msubckt nfet_03v3 5907 19210 5908 19211  "Vss.t252" "SARlogic_0.dffrs_9.nand3_8.C.t6" 160 0 "a_5803_19210" 200 10400,304 "a_5987_19210" 200 10400,304
device msubckt nfet_03v3 4421 23619 4422 23620  "Vss.t329" "SARlogic_0.dffrs_9.nand3_8.Z" 160 0 "a_4317_23619" 200 10400,304 "a_4501_23619" 200 10400,304
device msubckt nfet_03v3 -6893 -3007 -6892 -3006  "Vss.t398" "Vin1.t8" 400 0 "a_n9429_n3007.t7" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t13" 300 15600,404
device msubckt nfet_03v3 -10231 11838 -10230 11839  "Vss.t233" "SARlogic_0.dffrs_13.nand3_6.C.t8" 160 0 "a_n10335_11838" 200 10400,304 "a_n10151_11838" 200 10400,304
device msubckt pfet_03v3 -3847 14903 -3846 14904  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_1.nand3_1.C.t0" 500 26000,604
device msubckt pfet_03v3 195 20069 196 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.nand3_6.C.t9" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_8.nand3_8.C.t2" 500 26000,604
device msubckt nfet_03v3 14497 35925 14498 35926  "Vss.t60" "a_14393_30170.t7" 160 0 "a_14393_35925" 200 10400,304 "a_14577_35925" 200 10400,304
device msubckt pfet_03v3 14313 36785 14314 36786  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_14313_33628.t1" 500 26000,604
device msubckt nfet_03v3 4421 21414 4422 21415  "Vss.t666" "Reset.t69" 160 0 "a_4317_21414" 200 10400,304 "a_4501_21414" 200 10400,304
device msubckt pfet_03v3 33625 32375 33626 32376  "adc_PISO_0.avdd" "a_33337_30170.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_33257_29218.t2" 500 44000,1176
device msubckt nfet_03v3 -7705 9633 -7704 9634  "Vss.t283" "SARlogic_0.clk" 160 0 "a_n7809_9633" 200 10400,304 "a_n7625_9633" 200 10400,304
device msubckt nfet_03v3 14681 29310 14682 29311  "Vss.t61" "adc_PISO_0.2inmux_3.OUT.t3" 160 0 "a_14577_29310" 200 10400,304 "a_14393_30170.t1" 200 17600,576
device msubckt pfet_03v3 12287 29984 12288 29985  "adc_PISO_0.avdd" "a_10639_28100" 200 0 "a_11499_29984" 600 31200,704 "a_11311_29264.t1" 600 52800,1376
device msubckt nfet_03v3 43097 35925 43098 35926  "Vss.t259" "a_42729_31423.t7" 160 0 "a_42993_35925" 200 10400,304 "a_42729_33628.t3" 200 17600,576
device msubckt nfet_03v3 -2361 9634 -2360 9635  "Vss.t557" "SARlogic_0.dffrs_2.d.t6" 160 0 "Vss.t558" 200 17600,576 "a_n2281_9634" 200 10400,304
device msubckt nfet_03v3 -10321 3370 -10320 3371  "Vss.t333" "a_n10831_3320" 120 0 "Comp_out.t1" 170 9350,280 "Vss.t334" 170 9350,280
device msubckt nfet_03v3 -3847 19209 -3846 19210  "Vss.t230" "SARlogic_0.dffrs_7.nand3_6.C.t9" 160 0 "Vss.t231" 200 17600,576 "a_n3767_19209" 200 10400,304
device msubckt nfet_03v3 12689 23619 12690 23620  "Vss.t326" "SARlogic_0.dffrs_11.nand3_6.C.t9" 160 0 "a_12585_23619" 200 10400,304 "SARlogic_0.dffrs_11.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 14497 33720 14498 33721  "Vss.t130" "adc_PISO_0.avdd" 160 0 "a_14393_33720" 200 10400,304 "a_14577_33720" 200 10400,304
device msubckt pfet_03v3 14313 34580 14314 34581  "adc_PISO_0.avdd" "a_14313_33628.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_14313_31423.t3" 500 26000,604
device msubckt nfet_03v3 -8109 -3007 -8108 -3006  "Vss.t397" "Vin1.t7" 400 0 "a_n9429_n3007.t8" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t12" 300 15600,404
device msubckt pfet_03v3 33625 30170 33626 30171  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_5.OUT.t3" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_33337_30170.t3" 500 44000,1176
device msubckt nfet_03v3 -7521 14043 -7520 14044  "Vss.t53" "SARlogic_0.dffrs_0.nand3_6.C.t9" 160 0 "a_n7625_14043" 200 10400,304 "SARlogic_0.dffrs_0.nand3_1.C.t3" 200 17600,576
device msubckt nfet_03v3 43097 33720 43098 33721  "Vss.t210" "Clk_piso.t18" 160 0 "a_42993_33720" 200 10400,304 "a_42729_31423.t2" 200 17600,576
device msubckt nfet_03v3 15983 31516 15984 31517  "Vss.t219" "a_14313_29218.t7" 160 0 "a_15879_31516" 200 10400,304 "a_16063_31516" 200 10400,304
device msubckt nfet_03v3 6511 33719 6512 33720  "Vss.t435" "a_4841_31422.t8" 160 0 "a_6407_33719" 200 10400,304 "a_6591_33719" 200 10400,304
device msubckt pfet_03v3 -4631 36784 -4630 36785  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_n4631_33627.t2" 500 26000,604
device msubckt nfet_03v3 -3847 17004 -3846 17005  "Vss.t87" "SARlogic_0.dffrs_7.nand3_8.C.t7" 160 0 "Vss.t88" 200 17600,576 "a_n3767_17004" 200 10400,304
device msubckt pfet_03v3 -11717 12698 -11716 12699  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "SARlogic_0.dffrs_13.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 9949 10494 9950 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_8.C.t7" 160 0 "SARlogic_0.dffrs_4.Qb.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 44583 31516 44584 31517  "Vss.t131" "adc_PISO_0.avdd" 160 0 "a_44479_31516" 200 10400,304 "adc_PISO_0.dffrs_5.Qb" 200 17600,576
device msubckt nfet_03v3 12689 21414 12690 21415  "Vss.t490" "SARlogic_0.dffrs_12.Q.t9" 160 0 "a_12585_21414" 200 10400,304 "SARlogic_0.dffrs_11.nand3_6.C.t2" 200 17600,576
device msubckt pfet_03v3 12505 22274 12506 22275  "adc_PISO_0.avdd" "Reset.t68" 160 0 "SARlogic_0.dffrs_11.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 5907 22274 5908 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.nand3_6.C.t8" 160 0 "adc_PISO_0.B3.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 16167 31516 16168 31517  "Vss.t132" "adc_PISO_0.avdd" 160 0 "a_16063_31516" 200 10400,304 "adc_PISO_0.dffrs_2.Qb" 200 17600,576
device msubckt nfet_03v3 379 11838 380 11839  "Vss.t665" "Reset.t67" 160 0 "a_275_11838" 200 10400,304 "a_459_11838" 200 10400,304
device msubckt pfet_03v3 195 8288 196 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_8.C.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_2.nand3_8.Z.t1" 500 26000,604
device msubckt pfet_03v3 4605 17864 4606 17865  "adc_PISO_0.avdd" "SAR_in.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_9.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 12321 17864 12322 17865  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.nand3_8.C.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_11.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 -11717 10493 -11716 10494  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "SARlogic_0.dffrs_13.nand3_8.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -3479 9633 -3478 9634  "Vss.t221" "SARlogic_0.dffrs_1.nand3_8.Z.t7" 160 0 "a_n3583_9633" 200 10400,304 "SARlogic_0.dffrs_1.nand3_8.C.t1" 200 17600,576
device msubckt pfet_03v3 -3479 12698 -3478 12699  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_1.nand3_6.C.t1" 500 44000,1176
device msubckt nfet_03v3 -9021 -3007 -9020 -3006  "Vss.t58" "Vin1.t6" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t11" 300 15600,404 "a_n9429_n3007.t9" 300 15600,404
device msubckt pfet_03v3 12321 8288 12322 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_8.C.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_5.nand3_8.Z.t1" 500 26000,604
device msubckt pfet_03v3 563 20069 564 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.nand3_8.Z" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_8.nand3_8.C.t1" 500 44000,1176
device msubckt pfet_03v3 1865 10494 1866 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_2.Qb.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 37791 28100 37792 28101  "Vss.t94" "a_36793_29020" 200 0 "a_37687_28100" 200 10400,304 "Vss.t95" 200 17600,576
device msubckt nfet_03v3 1067 30439 1068 30440  "Vss.t253" "a_n389_31159.t5" 200 0 "Vss.t254" 200 17600,576 "a_1167_30439" 200 17600,576
device msubckt pfet_03v3 -3479 10493 -3478 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_8.Z.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_1.nand3_8.C.t0" 500 44000,1176
device msubckt nfet_03v3 4605 7428 4606 7429  "Vss.t479" "SARlogic_0.dffrs_2.Q.t7" 160 0 "a_4501_7428" 200 10400,304 "SARlogic_0.dffrs_3.nand3_8.Z.t2" 200 17600,576
device msubckt pfet_03v3 -7889 22277 -7888 22278  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.nand3_1.C" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_14.nand3_6.C.t3" 500 26000,604
device msubckt nfet_03v3 28319 30440 28320 30441  "Vss.t548" "adc_PISO_0.dffrs_3.Q.t8" 200 0 "a_28215_30440" 200 10400,304 "Vss.t549" 200 17600,576
device msubckt pfet_03v3 2049 10494 2050 10495  "adc_PISO_0.avdd" "Reset.t66" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_2.Qb.t0" 500 44000,1176
device msubckt nfet_03v3 10539 28100 10540 28101  "Vss.t406" "a_9083_28820.t5" 200 0 "Vss.t407" 200 17600,576 "a_10639_28100" 200 17600,576
device msubckt nfet_03v3 563 9633 564 9634  "Vss.t19" "SARlogic_0.dffrs_2.nand3_8.Z.t7" 160 0 "a_459_9633" 200 10400,304 "SARlogic_0.dffrs_2.nand3_8.C.t1" 200 17600,576
device msubckt nfet_03v3 -8405 30439 -8404 30440  "Vss.t473" "a_n9861_31159.t5" 200 0 "Vss.t474" 200 17600,576 "a_n8305_30439" 200 17600,576
device msubckt nfet_03v3 15983 33720 15984 33721  "Vss.t513" "a_14313_31423.t9" 160 0 "a_15879_33720" 200 10400,304 "a_16063_33720" 200 10400,304
device msubckt nfet_03v3 -2961 33719 -2960 33720  "Vss.t267" "a_n4631_31422.t8" 160 0 "a_n3065_33719" 200 10400,304 "a_n2881_33719" 200 10400,304
device msubckt nfet_03v3 -2361 11838 -2360 11839  "Vss.t133" "adc_PISO_0.avdd" 160 0 "Vss.t134" 200 17600,576 "a_n2281_11838" 200 10400,304
device msubckt nfet_03v3 -7971 -659 -7970 -658  "Vss.t475" "a_n7971_n751" 400 0 "a_n8059_n659" 400 35200,976 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t8" 400 20800,504
device msubckt pfet_03v3 -7889 20072 -7888 20073  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.nand3_6.C.t9" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_14.nand3_8.C.t3" 500 26000,604
device msubckt pfet_03v3 -8885 31159 -8884 31160  "adc_PISO_0.avdd" "inv2_0.out.t25" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n9861_31159.t3" 600 52800,1376
device msubckt nfet_03v3 44583 33720 44584 33721  "Vss.t29" "adc_PISO_0.dffrs_5.Qb" 160 0 "a_44479_33720" 200 10400,304 "Piso_out.t1" 200 17600,576
device msubckt nfet_03v3 6091 11838 6092 11839  "Vss.t381" "SARlogic_0.dffrs_3.Qb.t9" 160 0 "a_5987_11838" 200 10400,304 "SARlogic_0.dffrs_4.d.t2" 200 17600,576
device msubckt nfet_03v3 16167 33720 16168 33721  "Vss.t25" "adc_PISO_0.dffrs_2.Qb" 160 0 "a_16063_33720" 200 10400,304 "adc_PISO_0.dffrs_2.Q.t1" 200 17600,576
device msubckt nfet_03v3 -3145 33719 -3144 33720  "Vss.t135" "adc_PISO_0.avdd" 160 0 "Vss.t136" 200 17600,576 "a_n3065_33719" 200 10400,304
device msubckt nfet_03v3 -4263 33719 -4262 33720  "Vss.t209" "Clk_piso.t17" 160 0 "a_n4367_33719" 200 10400,304 "a_n4631_31422.t3" 200 17600,576
device msubckt pfet_03v3 -11533 14903 -11532 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_6.C.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_13.nand3_1.C.t2" 500 44000,1176
device msubckt pfet_03v3 8279 20069 8280 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.nand3_6.C.t9" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_10.nand3_8.C.t3" 500 26000,604
device msubckt nfet_03v3 29483 30440 29484 30441  "Vss.t476" "a_28027_31160.t5" 200 0 "Vss.t477" 200 17600,576 "a_29583_30440" 200 17600,576
device msubckt pfet_03v3 13991 12698 13992 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_6.C.t7" 160 0 "SARlogic_0.dffrs_5.Q.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 29003 28100 29004 28101  "Vss.t640" "adc_PISO_0.B2.t10" 200 0 "a_28215_28100" 200 10400,304 "a_28027_28820.t1" 200 17600,576
device msubckt nfet_03v3 -4263 31514 -4262 31515  "Vss.t543" "a_n4551_30169.t6" 160 0 "a_n4367_31514" 200 10400,304 "a_n4631_29217.t3" 200 17600,576
device msubckt pfet_03v3 13991 20070 13992 20071  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_11.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 42729 32375 42730 32376  "adc_PISO_0.avdd" "a_42729_31423.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_42729_29218.t3" 500 26000,604
device msubckt pfet_03v3 -3847 12698 -3846 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_1.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_1.nand3_6.C.t3" 500 26000,604
device msubckt nfet_03v3 23785 29310 23786 29311  "Vss.t307" "a_23785_29218.t7" 160 0 "Vss.t308" 200 17600,576 "a_23865_29310" 200 10400,304
device msubckt pfet_03v3 14175 12698 14176 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.Qb.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_5.Q.t2" 500 44000,1176
device msubckt nfet_03v3 12689 9633 12690 9634  "Vss.t509" "SARlogic_0.dffrs_5.nand3_8.Z.t6" 160 0 "a_12585_9633" 200 10400,304 "SARlogic_0.dffrs_5.nand3_8.C.t2" 200 17600,576
device msubckt pfet_03v3 14175 20070 14176 20071  "adc_PISO_0.avdd" "Reset.t65" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_11.Qb" 500 44000,1176
device msubckt pfet_03v3 42729 30170 42730 30171  "adc_PISO_0.avdd" "a_42729_29218.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_42809_30170.t1" 500 26000,604
device msubckt nfet_03v3 10059 28100 10060 28101  "Vss.t339" "adc_PISO_0.B4.t11" 200 0 "a_9271_28100" 200 10400,304 "a_9083_28820.t0" 200 17600,576
device msubckt pfet_03v3 -3847 10493 -3846 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_6.C.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_1.nand3_8.C.t3" 500 26000,604
device msubckt pfet_03v3 10133 10494 10134 10495  "adc_PISO_0.avdd" "Reset.t64" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_4.Qb.t0" 500 44000,1176
device msubckt pfet_03v3 4237 24479 4238 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.Qb.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_9.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 -6893 497 -6892 498  "Vdd.t22" "a_n6893_405" 400 0 "Vdd.t23" 200 10400,304 "a_n6693_497" 200 17600,576
device msubckt pfet_03v3 41183 29984 41184 29985  "adc_PISO_0.avdd" "a_39727_29264.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "adc_PISO_0.2inmux_1.OUT.t1" 600 52800,1376
device msubckt pfet_03v3 -10047 12698 -10046 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.Qb.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_0.d.t2" 500 44000,1176
device msubckt nfet_03v3 14313 31515 14314 31516  "Vss.t511" "a_14313_31423.t8" 160 0 "Vss.t512" 200 17600,576 "a_14393_31515" 200 10400,304
device msubckt pfet_03v3 4237 22274 4238 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.nand3_1.C" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_9.nand3_6.C.t3" 500 26000,604
device msubckt nfet_03v3 -4631 33719 -4630 33720  "Vss.t192" "a_n4631_33627.t5" 160 0 "Vss.t193" 200 17600,576 "a_n4551_33719" 200 10400,304
device msubckt nfet_03v3 -7521 9633 -7520 9634  "Vss.t248" "SARlogic_0.dffrs_0.nand3_8.Z.t6" 160 0 "a_n7625_9633" 200 10400,304 "SARlogic_0.dffrs_0.nand3_8.C.t1" 200 17600,576
device msubckt pfet_03v3 -11901 14903 -11900 14904  "adc_PISO_0.avdd" "Reset.t63" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_13.nand3_1.C.t0" 500 26000,604
device msubckt pfet_03v3 16363 20069 16364 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.nand3_6.C.t8" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_12.nand3_8.C.t0" 500 26000,604
device msubckt pfet_03v3 8647 20069 8648 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.nand3_8.Z" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_10.nand3_8.C.t1" 500 44000,1176
device msubckt pfet_03v3 1067 28819 1068 28820  "adc_PISO_0.avdd" "a_n389_28819.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_1167_28099" 600 52800,1376
device msubckt nfet_03v3 12505 14043 12506 14044  "Vss.t508" "SARlogic_0.dffrs_5.nand3_8.Z.t5" 160 0 "a_12401_14043" 200 10400,304 "a_12585_14043" 200 10400,304
device msubckt nfet_03v3 -97 30439 -96 30440  "Vss.t40" "adc_PISO_0.2inmux_2.Bit.t7" 200 0 "a_n201_30439" 200 10400,304 "Vss.t41" 200 17600,576
device msubckt nfet_03v3 23969 35925 23970 35926  "Vss.t49" "a_23865_30170.t6" 160 0 "a_23865_35925" 200 10400,304 "a_24049_35925" 200 10400,304
device msubckt nfet_03v3 5723 19210 5724 19211  "Vss.t441" "adc_PISO_0.B3.t10" 160 0 "Vss.t442" 200 17600,576 "a_5803_19210" 200 10400,304
device msubckt nfet_03v3 37587 30440 37588 30441  "Vss.t430" "adc_PISO_0.2inmux_1.Bit.t8" 200 0 "Vss.t431" 200 17600,576 "a_37687_30440" 200 10400,304
device msubckt nfet_03v3 -4631 31514 -4630 31515  "Vss.t265" "a_n4631_31422.t7" 160 0 "Vss.t266" 200 17600,576 "a_n4551_31514" 200 10400,304
device msubckt pfet_03v3 -8109 497 -8108 498  "Vdd.t38" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t16" 400 0 "Vdd.t39" 200 10400,304 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t4" 200 10400,304
device msubckt pfet_03v3 21759 29984 21760 29985  "adc_PISO_0.avdd" "a_20111_28100" 200 0 "a_20971_29984" 600 31200,704 "a_20783_29264.t1" 600 52800,1376
device msubckt pfet_03v3 5209 34579 5210 34580  "adc_PISO_0.avdd" "Clk_piso.t16" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_4841_31422.t1" 500 44000,1176
device msubckt pfet_03v3 -8405 28819 -8404 28820  "adc_PISO_0.avdd" "a_n9861_28819.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n8305_28099" 600 52800,1376
device msubckt pfet_03v3 15799 32376 15800 32377  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_2.Q.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_2.Qb" 500 26000,604
device msubckt pfet_03v3 6327 34579 6328 34580  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_1.Q.t0" 500 26000,604
device msubckt pfet_03v3 44399 32376 44400 32377  "adc_PISO_0.avdd" "a_42729_29218.t5" 160 0 "adc_PISO_0.dffrs_5.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -3663 14903 -3662 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_8.Z.t5" 160 0 "SARlogic_0.dffrs_1.nand3_1.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -9401 2562 -9400 2563  "Vdd.t40" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t15" 160 0 "Vdd.t41" 800 70400,1776 "comparator_no_offsetcal_0.x3.out" 800 70400,1776
device msubckt nfet_03v3 23969 33720 23970 33721  "Vss.t137" "adc_PISO_0.avdd" 160 0 "a_23865_33720" 200 10400,304 "a_24049_33720" 200 10400,304
device msubckt nfet_03v3 1067 28099 1068 28100  "Vss.t246" "a_n389_28819.t4" 200 0 "Vss.t247" 200 17600,576 "a_1167_28099" 200 17600,576
device msubckt pfet_03v3 33441 32375 33442 32376  "adc_PISO_0.avdd" "Clk_piso.t15" 160 0 "a_33257_29218.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 5209 32374 5210 32375  "adc_PISO_0.avdd" "a_4921_30169.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_4841_29217.t0" 500 44000,1176
device msubckt nfet_03v3 8647 7428 8648 7429  "Vss.t112" "SARlogic_0.dffrs_4.d.t7" 160 0 "a_8543_7428" 200 10400,304 "SARlogic_0.dffrs_4.nand3_8.Z.t2" 200 17600,576
device msubckt nfet_03v3 -3663 19209 -3662 19210  "Vss.t340" "adc_PISO_0.B4.t10" 160 0 "a_n3767_19209" 200 10400,304 "a_n3583_19209" 200 10400,304
device msubckt pfet_03v3 29483 28820 29484 28821  "adc_PISO_0.avdd" "a_28027_28820.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_29583_28100" 600 52800,1376
device msubckt nfet_03v3 9949 11838 9950 11839  "Vss.t500" "SARlogic_0.dffrs_4.nand3_6.C.t8" 160 0 "a_9845_11838" 200 10400,304 "a_10029_11838" 200 10400,304
device msubckt pfet_03v3 12321 24479 12322 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.Qb.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_11.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 4605 24479 4606 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.nand3_6.C.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_9.nand3_1.C" 500 44000,1176
device msubckt nfet_03v3 -8405 28099 -8404 28100  "Vss.t311" "a_n9861_28819.t4" 200 0 "Vss.t312" 200 17600,576 "a_n8305_28099" 200 17600,576
device msubckt pfet_03v3 33441 30170 33442 30171  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_33337_30170.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 25639 31516 25640 31517  "Vss.t138" "adc_PISO_0.avdd" 160 0 "a_25535_31516" 200 10400,304 "adc_PISO_0.dffrs_3.Qb" 200 17600,576
device msubckt nfet_03v3 -7705 19212 -7704 19213  "Vss.t8" "adc_PISO_0.B5.t8" 160 0 "a_n7809_19212" 200 10400,304 "a_n7625_19212" 200 10400,304
device msubckt nfet_03v3 -3479 23619 -3478 23620  "Vss.t229" "SARlogic_0.dffrs_7.nand3_6.C.t8" 160 0 "a_n3583_23619" 200 10400,304 "SARlogic_0.dffrs_7.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 38271 28100 38272 28101  "Vss.t391" "adc_PISO_0.B1.t11" 200 0 "a_37499_28820.t1" 200 17600,576 "a_37687_28100" 200 10400,304
device msubckt nfet_03v3 9171 30440 9172 30441  "Vss.t368" "adc_PISO_0.dffrs_1.Q.t7" 200 0 "Vss.t369" 200 17600,576 "a_9271_30440" 200 10400,304
device msubckt pfet_03v3 -10415 12698 -10414 12699  "adc_PISO_0.avdd" "Reset.t62" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_0.d.t0" 500 26000,604
device msubckt nfet_03v3 -3663 17004 -3662 17005  "Vss.t664" "Reset.t61" 160 0 "a_n3767_17004" 200 10400,304 "a_n3583_17004" 200 10400,304
device msubckt pfet_03v3 -11533 12698 -11532 12699  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_13.nand3_6.C.t1" 500 44000,1176
device msubckt pfet_03v3 9765 10494 9766 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.Q.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_4.Qb.t3" 500 26000,604
device msubckt pfet_03v3 12321 22274 12322 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.nand3_1.C" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_11.nand3_6.C.t3" 500 26000,604
device msubckt pfet_03v3 5723 22274 5724 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.Qb.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.B3.t3" 500 26000,604
device msubckt pfet_03v3 4605 22274 4606 22275  "adc_PISO_0.avdd" "adc_PISO_0.B2.t9" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_9.nand3_6.C.t1" 500 44000,1176
device msubckt nfet_03v3 195 11838 196 11839  "Vss.t444" "SARlogic_0.dffrs_2.nand3_1.C.t5" 160 0 "Vss.t445" 200 17600,576 "a_275_11838" 200 10400,304
device msubckt pfet_03v3 -6219 10494 -6218 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_0.Qb.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -3847 8288 -3846 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_8.C.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_1.nand3_8.Z.t0" 500 26000,604
device msubckt pfet_03v3 16731 20069 16732 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.nand3_8.Z" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_12.nand3_8.C.t3" 500 44000,1176
device msubckt pfet_03v3 -1993 12698 -1992 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.Qb.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_2.d.t2" 500 44000,1176
device msubckt pfet_03v3 -10089 517 -10088 518  "Vdd.t14" "Clk.t3" 160 0 "Vdd.t15" 160 14080,496 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t1" 160 14080,496
device msubckt nfet_03v3 4421 7428 4422 7429  "Vss.t663" "Reset.t60" 160 0 "a_4317_7428" 200 10400,304 "a_4501_7428" 200 10400,304
device msubckt nfet_03v3 -3479 21414 -3478 21415  "Vss.t341" "adc_PISO_0.B4.t9" 160 0 "a_n3583_21414" 200 10400,304 "SARlogic_0.dffrs_7.nand3_6.C.t1" 200 17600,576
device msubckt pfet_03v3 -11533 10493 -11532 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_8.Z.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_13.nand3_8.C.t3" 500 44000,1176
device msubckt pfet_03v3 -1993 20070 -1992 20071  "adc_PISO_0.avdd" "Reset.t59" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_7.Qb" 500 44000,1176
device msubckt pfet_03v3 4421 17864 4422 17865  "adc_PISO_0.avdd" "Reset.t58" 160 0 "SARlogic_0.dffrs_9.nand3_8.Z" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 1865 11838 1866 11839  "Vss.t592" "SARlogic_0.dffrs_2.nand3_6.C.t9" 160 0 "a_1761_11838" 200 10400,304 "a_1945_11838" 200 10400,304
device msubckt pfet_03v3 15799 34580 15800 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_2.Q.t2" 500 26000,604
device msubckt pfet_03v3 -2777 34579 -2776 34580  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_0.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.2inmux_2.Bit.t2" 500 44000,1176
device msubckt pfet_03v3 -2177 12698 -2176 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_6.C.t6" 160 0 "SARlogic_0.dffrs_2.d.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -7889 14043 -7888 14044  "Vss.t139" "adc_PISO_0.avdd" 160 0 "Vss.t140" 200 17600,576 "a_n7809_14043" 200 10400,304
device msubckt pfet_03v3 -2177 20070 -2176 20071  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_7.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 18847 28100 18848 28101  "Vss.t71" "a_17849_29020" 200 0 "a_18743_28100" 200 10400,304 "Vss.t72" 200 17600,576
device msubckt pfet_03v3 44399 34580 44400 34581  "adc_PISO_0.avdd" "a_42729_31423.t5" 160 0 "Piso_out.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 2049 11838 2050 11839  "Vss.t563" "SARlogic_0.dffrs_2.Qb.t5" 160 0 "a_1945_11838" 200 10400,304 "SARlogic_0.dffrs_2.Q.t3" 200 17600,576
device msubckt pfet_03v3 -9773 31159 -9772 31160  "adc_PISO_0.avdd" "Vss.t678" 200 0 "a_n9861_31159.t0" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt pfet_03v3 1681 10494 1682 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.Q.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_2.Qb.t3" 500 26000,604
device msubckt nfet_03v3 14681 35925 14682 35926  "Vss.t510" "a_14313_31423.t7" 160 0 "a_14577_35925" 200 10400,304 "a_14313_33628.t3" 200 17600,576
device msubckt pfet_03v3 18643 31160 18644 31161  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_2.Q.t5" 200 0 "a_18555_31160.t3" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt pfet_03v3 12689 17864 12690 17865  "adc_PISO_0.avdd" "SAR_in.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_11.nand3_8.Z" 500 44000,1176
device msubckt nfet_03v3 25639 33720 25640 33721  "Vss.t77" "adc_PISO_0.dffrs_3.Qb" 160 0 "a_25535_33720" 200 10400,304 "adc_PISO_0.dffrs_3.Q.t1" 200 17600,576
device msubckt pfet_03v3 37587 28820 37588 28821  "adc_PISO_0.avdd" "a_36793_29020" 200 0 "a_37499_28820.t3" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt nfet_03v3 14681 33720 14682 33721  "Vss.t208" "Clk_piso.t14" 160 0 "a_14577_33720" 200 10400,304 "a_14313_31423.t2" 200 17600,576
device msubckt nfet_03v3 -11901 7428 -11900 7429  "Vss.t21" "SARlogic_0.dffrs_13.nand3_8.C.t6" 160 0 "Vss.t22" 200 17600,576 "a_n11821_7428" 200 10400,304
device msubckt nfet_03v3 -3847 23619 -3846 23620  "Vss.t299" "SARlogic_0.dffrs_0.Qb.t9" 160 0 "Vss.t300" 200 17600,576 "a_n3767_23619" 200 10400,304
device msubckt nfet_03v3 38955 30440 38956 30441  "Vss.t577" "a_37499_31160.t4" 200 0 "Vss.t578" 200 17600,576 "a_39055_30440" 200 17600,576
device msubckt pfet_03v3 -11901 12698 -11900 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_1.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_13.nand3_6.C.t3" 500 26000,604
device msubckt nfet_03v3 13991 21414 13992 21415  "Vss.t325" "SARlogic_0.dffrs_11.nand3_6.C.t8" 160 0 "a_13887_21414" 200 10400,304 "a_14071_21414" 200 10400,304
device msubckt nfet_03v3 563 11838 564 11839  "Vss.t284" "SARlogic_0.clk" 160 0 "a_459_11838" 200 10400,304 "SARlogic_0.dffrs_2.nand3_6.C.t1" 200 17600,576
device msubckt pfet_03v3 -9325 497 -9324 498  "Vdd.t42" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t14" 400 0 "Vdd.t43" 200 10400,304 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t5" 200 10400,304
device msubckt pfet_03v3 -10491 3880 -10490 3881  "Vdd.t30" "a_n10831_3320" 120 0 "Vdd.t31" 340 18700,450 "Comp_out.t5" 340 18700,450
device msubckt nfet_03v3 14175 21414 14176 21415  "Vss.t540" "SARlogic_0.dffrs_11.Qb" 160 0 "a_14071_21414" 200 10400,304 "adc_PISO_0.B1.t3" 200 17600,576
device msubckt nfet_03v3 -3847 21414 -3846 21415  "Vss.t345" "SARlogic_0.dffrs_7.nand3_1.C" 160 0 "Vss.t346" 200 17600,576 "a_n3767_21414" 200 10400,304
device msubckt nfet_03v3 -97 28099 -96 28100  "Vss.t184" "a_n1095_29019" 200 0 "a_n201_28099" 200 10400,304 "Vss.t185" 200 17600,576
device msubckt nfet_03v3 11399 29264 11400 29265  "Vss.t313" "a_10639_30440" 200 0 "a_11311_29264.t0" 200 17600,576 "Vss.t314" 200 17600,576
device msubckt nfet_03v3 4237 14043 4238 14044  "Vss.t141" "adc_PISO_0.avdd" 160 0 "Vss.t142" 200 17600,576 "a_4317_14043" 200 10400,304
device msubckt pfet_03v3 -11901 10493 -11900 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_6.C.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_13.nand3_8.C.t0" 500 26000,604
device msubckt nfet_03v3 -7501 -2044 -7500 -2043  "Vss.t396" "Vin1.t5" 400 0 "a_n9429_n3007.t10" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t10" 300 15600,404
device msubckt nfet_03v3 4237 9633 4238 9634  "Vss.t422" "SARlogic_0.dffrs_3.nand3_6.C.t9" 160 0 "Vss.t423" 200 17600,576 "a_4317_9633" 200 10400,304
device msubckt pfet_03v3 -3663 12698 -3662 12699  "adc_PISO_0.avdd" "Reset.t57" 160 0 "SARlogic_0.dffrs_1.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 27221 29740 27222 29741  "adc_PISO_0.avdd" "inv2_0.out.t24" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_27321_29020" 600 52800,1376
device msubckt pfet_03v3 9171 28820 9172 28821  "adc_PISO_0.avdd" "a_8377_29020" 200 0 "a_9083_28820.t3" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt nfet_03v3 10133 11838 10134 11839  "Vss.t535" "SARlogic_0.dffrs_4.Qb.t6" 160 0 "a_10029_11838" 200 10400,304 "SARlogic_0.dffrs_4.Q.t0" 200 17600,576
device msubckt pfet_03v3 -4447 34579 -4446 34580  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_n4631_31422.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -3663 10493 -3662 10494  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "SARlogic_0.dffrs_1.nand3_8.C.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 22239 29984 22240 29985  "adc_PISO_0.avdd" "a_20783_29264.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "adc_PISO_0.2inmux_4.OUT.t1" 600 52800,1376
device msubckt pfet_03v3 2611 29983 2612 29984  "adc_PISO_0.avdd" "a_1167_28099" 200 0 "a_1839_29263.t2" 600 52800,1376 "a_2027_29983" 600 31200,704
device msubckt pfet_03v3 379 14903 380 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_8.Z.t6" 160 0 "SARlogic_0.dffrs_2.nand3_1.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 8279 11838 8280 11839  "Vss.t496" "SARlogic_0.dffrs_4.nand3_1.C.t5" 160 0 "Vss.t497" 200 17600,576 "a_8359_11838" 200 10400,304
device msubckt nfet_03v3 -9629 -2044 -9628 -2043  "Vss.t395" "Vin1.t4" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t9" 300 15600,404 "a_n9429_n3007.t11" 300 15600,404
device msubckt pfet_03v3 -4447 32374 -4446 32375  "adc_PISO_0.avdd" "Clk_piso.t13" 160 0 "a_n4631_29217.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 38475 30440 38476 30441  "Vss.t629" "inv2_0.out.t23" 200 0 "a_37687_30440" 200 10400,304 "a_37499_31160.t1" 200 17600,576
device msubckt nfet_03v3 31027 29264 31028 29265  "Vss.t294" "a_29583_28100" 200 0 "Vss.t295" 200 17600,576 "a_30255_29264.t1" 200 17600,576
device msubckt nfet_03v3 379 19209 380 19210  "Vss.t440" "adc_PISO_0.B3.t9" 160 0 "a_275_19209" 200 10400,304 "a_459_19209" 200 10400,304
device msubckt nfet_03v3 20011 30440 20012 30441  "Vss.t16" "a_18555_31160.t4" 200 0 "Vss.t17" 200 17600,576 "a_20111_30440" 200 17600,576
device msubckt nfet_03v3 -11717 9633 -11716 9634  "Vss.t285" "SARlogic_0.clk" 160 0 "a_n11821_9633" 200 10400,304 "a_n11637_9633" 200 10400,304
device msubckt pfet_03v3 -7889 8288 -7888 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_0.nand3_8.Z.t3" 500 26000,604
device msubckt pfet_03v3 8463 20069 8464 20070  "adc_PISO_0.avdd" "adc_PISO_0.B1.t10" 160 0 "SARlogic_0.dffrs_10.nand3_8.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -1195 29739 -1194 29740  "adc_PISO_0.avdd" "inv2_0.out.t22" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n1095_29019" 600 52800,1376
device msubckt nfet_03v3 -8717 -3007 -8716 -3006  "Vss.t394" "Vin2.t7" 400 0 "a_n9429_n3007.t19" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404
device msubckt nfet_03v3 8463 7428 8464 7429  "Vss.t662" "Reset.t56" 160 0 "a_8359_7428" 200 10400,304 "a_8543_7428" 200 10400,304
device msubckt pfet_03v3 4841 34579 4842 34580  "adc_PISO_0.avdd" "a_4841_33627.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_4841_31422.t3" 500 26000,604
device msubckt nfet_03v3 379 17004 380 17005  "Vss.t661" "Reset.t55" 160 0 "a_275_17004" 200 10400,304 "a_459_17004" 200 10400,304
device msubckt nfet_03v3 4605 14043 4606 14044  "Vss.t421" "SARlogic_0.dffrs_3.nand3_6.C.t8" 160 0 "a_4501_14043" 200 10400,304 "SARlogic_0.dffrs_3.nand3_1.C.t3" 200 17600,576
device msubckt nfet_03v3 12321 14043 12322 14044  "Vss.t143" "adc_PISO_0.avdd" 160 0 "Vss.t144" 200 17600,576 "a_12401_14043" 200 10400,304
device msubckt nfet_03v3 23785 35925 23786 35926  "Vss.t145" "adc_PISO_0.avdd" 160 0 "Vss.t146" 200 17600,576 "a_23865_35925" 200 10400,304
device msubckt nfet_03v3 -6893 -2044 -6892 -2043  "Vss.t398" "Vin2.t6" 400 0 "a_n9429_n3007.t18" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404
device msubckt pfet_03v3 42913 32375 42914 32376  "adc_PISO_0.avdd" "Clk_piso.t12" 160 0 "a_42729_29218.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 5025 34579 5026 34580  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_4841_31422.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -6861 29983 -6860 29984  "adc_PISO_0.avdd" "a_n8305_28099" 200 0 "a_n7633_29263.t2" 600 52800,1376 "a_n7445_29983" 600 31200,704
device msubckt pfet_03v3 4841 32374 4842 32375  "adc_PISO_0.avdd" "a_4841_31422.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_4841_29217.t3" 500 26000,604
device msubckt pfet_03v3 38955 28820 38956 28821  "adc_PISO_0.avdd" "a_37499_28820.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_39055_28100" 600 52800,1376
device msubckt nfet_03v3 24153 29310 24154 29311  "Vss.t194" "adc_PISO_0.2inmux_4.OUT.t2" 160 0 "a_24049_29310" 200 10400,304 "a_23865_30170.t2" 200 17600,576
device msubckt nfet_03v3 23785 33720 23786 33721  "Vss.t482" "a_23785_33628.t5" 160 0 "Vss.t483" 200 17600,576 "a_23865_33720" 200 10400,304
device msubckt pfet_03v3 42913 30170 42914 30171  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_42809_30170.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -3663 8288 -3662 8289  "adc_PISO_0.avdd" "Reset.t54" 160 0 "SARlogic_0.dffrs_1.nand3_8.Z.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 5025 32374 5026 32375  "adc_PISO_0.avdd" "Clk_piso.t11" 160 0 "a_4841_29217.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -8385 -3793 -8384 -3792  "Vss.t559" "a_n8385_n3885" 160 0 "a_n8473_n3793" 160 14080,496 "Vss.t560" 160 8320,264
device msubckt nfet_03v3 19327 28100 19328 28101  "Vss.t439" "adc_PISO_0.B3.t8" 200 0 "a_18555_28820.t2" 200 17600,576 "a_18743_28100" 200 10400,304
device msubckt nfet_03v3 8647 11838 8648 11839  "Vss.t286" "SARlogic_0.clk" 160 0 "a_8543_11838" 200 10400,304 "SARlogic_0.dffrs_4.nand3_6.C.t3" 200 17600,576
device msubckt nfet_03v3 9765 11838 9766 11839  "Vss.t147" "adc_PISO_0.avdd" 160 0 "Vss.t148" 200 17600,576 "a_9845_11838" 200 10400,304
device msubckt nfet_03v3 -8109 -2044 -8108 -2043  "Vss.t397" "Vin2.t5" 400 0 "a_n9429_n3007.t17" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404
device msubckt nfet_03v3 -6219 11838 -6218 11839  "Vss.t52" "SARlogic_0.dffrs_0.nand3_6.C.t8" 160 0 "a_n6323_11838" 200 10400,304 "a_n6139_11838" 200 10400,304
device msubckt nfet_03v3 12767 29264 12768 29265  "Vss.t538" "a_11311_29264.t4" 200 0 "Vss.t539" 200 17600,576 "adc_PISO_0.2inmux_3.OUT.t0" 200 17600,576
device msubckt nfet_03v3 25455 31516 25456 31517  "Vss.t306" "a_23785_29218.t6" 160 0 "a_25351_31516" 200 10400,304 "a_25535_31516" 200 10400,304
device msubckt nfet_03v3 -9463 -659 -9462 -658  "Vss.t463" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t16" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t1" 400 20800,504 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t8" 400 20800,504
device msubckt nfet_03v3 -7521 19212 -7520 19213  "Vss.t239" "SARlogic_0.dffrs_14.nand3_8.Z" 160 0 "a_n7625_19212" 200 10400,304 "SARlogic_0.dffrs_14.nand3_8.C.t2" 200 17600,576
device msubckt pfet_03v3 -10231 12698 -10230 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_6.C.t5" 160 0 "SARlogic_0.dffrs_0.d.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -1993 21414 -1992 21415  "Vss.t268" "SARlogic_0.dffrs_7.Qb" 160 0 "a_n2097_21414" 200 10400,304 "adc_PISO_0.B5.t3" 200 17600,576
device msubckt pfet_03v3 14497 36785 14498 36786  "adc_PISO_0.avdd" "a_14393_30170.t6" 160 0 "a_14313_33628.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 4421 22274 4422 22275  "adc_PISO_0.avdd" "Reset.t53" 160 0 "SARlogic_0.dffrs_9.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 43097 36785 43098 36786  "adc_PISO_0.avdd" "a_42729_31423.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_42729_33628.t2" 500 44000,1176
device msubckt pfet_03v3 -6035 10494 -6034 10495  "adc_PISO_0.avdd" "Reset.t52" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_0.Qb.t1" 500 44000,1176
device msubckt nfet_03v3 -2177 21414 -2176 21415  "Vss.t228" "SARlogic_0.dffrs_7.nand3_6.C.t7" 160 0 "a_n2281_21414" 200 10400,304 "a_n2097_21414" 200 10400,304
device msubckt nfet_03v3 3295 29263 3296 29264  "Vss.t34" "a_1839_29263.t4" 200 0 "Vss.t35" 200 17600,576 "adc_PISO_0.2inmux_2.OUT.t0" 200 17600,576
device msubckt pfet_03v3 19531 31160 19532 31161  "adc_PISO_0.avdd" "inv2_0.out.t21" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_18555_31160.t0" 600 52800,1376
device msubckt pfet_03v3 12689 24479 12690 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.nand3_6.C.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_11.nand3_1.C" 500 44000,1176
device msubckt nfet_03v3 1681 11838 1682 11839  "Vss.t149" "adc_PISO_0.avdd" 160 0 "Vss.t150" 200 17600,576 "a_1761_11838" 200 10400,304
device msubckt pfet_03v3 -10151 3880 -10150 3881  "Vdd.t26" "comparator_no_offsetcal_0.x4.A" 120 0 "Vdd.t27" 340 18700,450 "a_n10831_3320" 340 34000,880
device msubckt pfet_03v3 17849 20070 17850 20071  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.Q.t8" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_12.Qb" 500 26000,604
device msubckt pfet_03v3 14497 34580 14498 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_14313_31423.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 8279 9633 8280 9634  "Vss.t498" "SARlogic_0.dffrs_4.nand3_6.C.t7" 160 0 "Vss.t499" 200 17600,576 "a_8359_9633" 200 10400,304
device msubckt pfet_03v3 43097 34580 43098 34581  "adc_PISO_0.avdd" "Clk_piso.t10" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_42729_31423.t1" 500 44000,1176
device msubckt nfet_03v3 -9021 -2044 -9020 -2043  "Vss.t58" "Vin2.t4" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404 "a_n9429_n3007.t4" 300 15600,404
device msubckt pfet_03v3 38475 28820 38476 28821  "adc_PISO_0.avdd" "adc_PISO_0.B1.t9" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_37499_28820.t0" 600 52800,1376
device msubckt pfet_03v3 15983 32376 15984 32377  "adc_PISO_0.avdd" "a_14313_29218.t6" 160 0 "adc_PISO_0.dffrs_2.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 6695 33719 6696 33720  "Vss.t528" "adc_PISO_0.dffrs_1.Qb" 160 0 "a_6591_33719" 200 10400,304 "adc_PISO_0.dffrs_1.Q.t3" 200 17600,576
device msubckt pfet_03v3 6511 34579 6512 34580  "adc_PISO_0.avdd" "a_4841_31422.t6" 160 0 "adc_PISO_0.dffrs_1.Q.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 13807 10494 13808 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.Q.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_5.Qb.t3" 500 26000,604
device msubckt pfet_03v3 12689 22274 12690 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.Q.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_11.nand3_6.C.t1" 500 44000,1176
device msubckt pfet_03v3 20011 28820 20012 28821  "adc_PISO_0.avdd" "a_18555_28820.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_20111_28100" 600 52800,1376
device msubckt pfet_03v3 379 12698 380 12699  "adc_PISO_0.avdd" "Reset.t51" 160 0 "SARlogic_0.dffrs_2.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 39815 29264 39816 29265  "Vss.t62" "a_39055_30440" 200 0 "a_39727_29264.t0" 200 17600,576 "Vss.t63" 200 17600,576
device msubckt nfet_03v3 25455 33720 25456 33721  "Vss.t47" "a_23785_31423.t9" 160 0 "a_25351_33720" 200 10400,304 "a_25535_33720" 200 10400,304
device msubckt pfet_03v3 -3479 17864 -3478 17865  "adc_PISO_0.avdd" "SAR_in.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_7.nand3_8.Z" 500 44000,1176
device msubckt nfet_03v3 -7705 11838 -7704 11839  "Vss.t660" "Reset.t50" 160 0 "a_n7809_11838" 200 10400,304 "a_n7625_11838" 200 10400,304
device msubckt pfet_03v3 379 10493 380 10494  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "SARlogic_0.dffrs_2.nand3_8.C.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -3663 23619 -3662 23620  "Vss.t68" "SARlogic_0.dffrs_7.nand3_8.Z" 160 0 "a_n3767_23619" 200 10400,304 "a_n3583_23619" 200 10400,304
device msubckt nfet_03v3 -7705 23622 -7704 23623  "Vss.t240" "SARlogic_0.dffrs_14.nand3_8.Z" 160 0 "a_n7809_23622" 200 10400,304 "a_n7625_23622" 200 10400,304
device msubckt pfet_03v3 -6403 10494 -6402 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.Q.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_0.Qb.t3" 500 26000,604
device msubckt pfet_03v3 4605 8288 4606 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.Q.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_3.nand3_8.Z.t1" 500 44000,1176
device msubckt nfet_03v3 -6589 -3007 -6588 -3006  "Vss.t238" "a_n6589_n3099" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t16" 300 15600,404 "a_n6389_n3007" 300 26400,776
device msubckt nfet_03v3 -3663 21414 -3662 21415  "Vss.t659" "Reset.t49" 160 0 "a_n3767_21414" 200 10400,304 "a_n3583_21414" 200 10400,304
device msubckt nfet_03v3 33257 29310 33258 29311  "Vss.t357" "a_33257_29218.t6" 160 0 "Vss.t358" 200 17600,576 "a_33337_29310" 200 10400,304
device msubckt pfet_03v3 15983 34580 15984 34581  "adc_PISO_0.avdd" "a_14313_31423.t6" 160 0 "adc_PISO_0.dffrs_2.Q.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -2961 34579 -2960 34580  "adc_PISO_0.avdd" "a_n4631_31422.t6" 160 0 "adc_PISO_0.2inmux_2.Bit.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -2361 12698 -2360 12699  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_2.d.t0" 500 26000,604
device msubckt pfet_03v3 44583 34580 44584 34581  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_5.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "Piso_out.t0" 500 44000,1176
device msubckt pfet_03v3 6091 12698 6092 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.Qb.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_4.d.t1" 500 44000,1176
device msubckt pfet_03v3 -2361 20070 -2360 20071  "adc_PISO_0.avdd" "adc_PISO_0.B5.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_7.Qb" 500 26000,604
device msubckt pfet_03v3 6091 20070 6092 20071  "adc_PISO_0.avdd" "Reset.t48" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_9.Qb" 500 44000,1176
device msubckt pfet_03v3 16167 34580 16168 34581  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_2.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.dffrs_2.Q.t0" 500 44000,1176
device msubckt pfet_03v3 -3145 34579 -3144 34580  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.2inmux_2.Bit.t1" 500 26000,604
device msubckt pfet_03v3 -4263 34579 -4262 34580  "adc_PISO_0.avdd" "Clk_piso.t9" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_n4631_31422.t2" 500 44000,1176
device msubckt nfet_03v3 16547 19209 16548 19210  "Vss.t102" "Vss.t101" 160 0 "a_16443_19209" 200 10400,304 "a_16627_19209" 200 10400,304
device msubckt nfet_03v3 -11533 9633 -11532 9634  "Vss.t216" "SARlogic_0.dffrs_13.nand3_8.Z.t5" 160 0 "a_n11637_9633" 200 10400,304 "SARlogic_0.dffrs_13.nand3_8.C.t2" 200 17600,576
device msubckt pfet_03v3 195 14903 196 14904  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_2.nand3_1.C.t1" 500 26000,604
device msubckt pfet_03v3 -4263 32374 -4262 32375  "adc_PISO_0.avdd" "a_n4551_30169.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_n4631_29217.t2" 500 44000,1176
device msubckt nfet_03v3 16547 17004 16548 17005  "Vss.t658" "Reset.t47" 160 0 "a_16443_17004" 200 10400,304 "a_16627_17004" 200 10400,304
device msubckt pfet_03v3 -3847 17864 -3846 17865  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_7.nand3_8.Z" 500 26000,604
device msubckt nfet_03v3 10133 9634 10134 9635  "Vss.t657" "Reset.t46" 160 0 "a_10029_9634" 200 10400,304 "SARlogic_0.dffrs_4.Qb.t1" 200 17600,576
device msubckt nfet_03v3 195 19209 196 19210  "Vss.t518" "SARlogic_0.dffrs_8.nand3_6.C.t8" 160 0 "Vss.t519" 200 17600,576 "a_275_19209" 200 10400,304
device msubckt nfet_03v3 -7059 -659 -7058 -658  "Vss.t468" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t13" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t0" 400 20800,504 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 400 20800,504
device msubckt nfet_03v3 -7705 7428 -7704 7429  "Vss.t656" "Reset.t45" 160 0 "a_n7809_7428" 200 10400,304 "a_n7625_7428" 200 10400,304
device msubckt nfet_03v3 195 17004 196 17005  "Vss.t521" "SARlogic_0.dffrs_8.nand3_8.C.t7" 160 0 "Vss.t522" 200 17600,576 "a_275_17004" 200 10400,304
device msubckt nfet_03v3 4421 14043 4422 14044  "Vss.t565" "SARlogic_0.dffrs_3.nand3_8.Z.t6" 160 0 "a_4317_14043" 200 10400,304 "a_4501_14043" 200 10400,304
device msubckt nfet_03v3 33625 29310 33626 29311  "Vss.t359" "adc_PISO_0.2inmux_5.OUT.t2" 160 0 "a_33521_29310" 200 10400,304 "a_33337_30170.t2" 200 17600,576
device msubckt pfet_03v3 -10667 29739 -10666 29740  "adc_PISO_0.avdd" "inv2_0.out.t20" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n10567_29019" 600 52800,1376
device msubckt nfet_03v3 14497 31515 14498 31516  "Vss.t207" "Clk_piso.t8" 160 0 "a_14393_31515" 200 10400,304 "a_14577_31515" 200 10400,304
device msubckt pfet_03v3 14313 32375 14314 32376  "adc_PISO_0.avdd" "a_14313_31423.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_14313_29218.t3" 500 26000,604
device msubckt nfet_03v3 43097 31515 43098 31516  "Vss.t3" "a_42809_30170.t6" 160 0 "a_42993_31515" 200 10400,304 "a_42729_29218.t0" 200 17600,576
device msubckt nfet_03v3 -8855 -659 -8854 -658  "Vss.t462" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t15" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t2" 400 20800,504 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t7" 400 20800,504
device msubckt pfet_03v3 -4631 34579 -4630 34580  "adc_PISO_0.avdd" "a_n4631_33627.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_n4631_31422.t1" 500 26000,604
device msubckt pfet_03v3 -8413 497 -8412 498  "Vdd.t6" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t14" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t6" 200 10400,304 "Vdd.t7" 200 10400,304
device msubckt nfet_03v3 34927 31516 34928 31517  "Vss.t356" "a_33257_29218.t5" 160 0 "a_34823_31516" 200 10400,304 "a_35007_31516" 200 10400,304
device msubckt pfet_03v3 12505 20069 12506 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.Q.t6" 160 0 "SARlogic_0.dffrs_11.nand3_8.C.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 14313 30170 14314 30171  "adc_PISO_0.avdd" "a_14313_29218.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_14393_30170.t3" 500 26000,604
device msubckt pfet_03v3 563 14903 564 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_6.C.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_2.nand3_1.C.t3" 500 44000,1176
device msubckt nfet_03v3 12689 14043 12690 14044  "Vss.t455" "SARlogic_0.dffrs_5.nand3_6.C.t6" 160 0 "a_12585_14043" 200 10400,304 "SARlogic_0.dffrs_5.nand3_1.C.t2" 200 17600,576
device msubckt nfet_03v3 8463 11838 8464 11839  "Vss.t655" "Reset.t44" 160 0 "a_8359_11838" 200 10400,304 "a_8543_11838" 200 10400,304
device msubckt pfet_03v3 23969 36785 23970 36786  "adc_PISO_0.avdd" "a_23865_30170.t5" 160 0 "a_23785_33628.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -6403 9634 -6402 9635  "Vss.t199" "SARlogic_0.dffrs_0.Q.t6" 160 0 "Vss.t200" 200 17600,576 "a_n6323_9634" 200 10400,304
device msubckt pfet_03v3 -4631 32374 -4630 32375  "adc_PISO_0.avdd" "a_n4631_31422.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_n4631_29217.t0" 500 26000,604
device msubckt nfet_03v3 -6035 11838 -6034 11839  "Vss.t298" "SARlogic_0.dffrs_0.Qb.t8" 160 0 "a_n6139_11838" 200 10400,304 "SARlogic_0.dffrs_0.Q.t0" 200 17600,576
device msubckt nfet_03v3 25271 31516 25272 31517  "Vss.t546" "adc_PISO_0.dffrs_3.Q.t7" 160 0 "Vss.t547" 200 17600,576 "a_25351_31516" 200 10400,304
device msubckt nfet_03v3 -3479 7428 -3478 7429  "Vss.t198" "SARlogic_0.dffrs_0.Q.t5" 160 0 "a_n3583_7428" 200 10400,304 "SARlogic_0.dffrs_1.nand3_8.Z.t2" 200 17600,576
device msubckt nfet_03v3 563 19209 564 19210  "Vss.t83" "SARlogic_0.dffrs_8.nand3_8.Z" 160 0 "a_459_19209" 200 10400,304 "SARlogic_0.dffrs_8.nand3_8.C.t0" 200 17600,576
device msubckt nfet_03v3 41183 29264 41184 29265  "Vss.t506" "a_39727_29264.t4" 200 0 "Vss.t507" 200 17600,576 "adc_PISO_0.2inmux_1.OUT.t0" 200 17600,576
device msubckt nfet_03v3 17849 21414 17850 21415  "Vss.t372" "SARlogic_0.dffrs_5.Qb.t7" 160 0 "Vss.t373" 200 17600,576 "a_17929_21414" 200 10400,304
device msubckt pfet_03v3 23969 34580 23970 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_23785_31423.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -10831 3880 -10830 3881  "Vdd.t32" "a_n10831_3320" 120 0 "Vdd.t33" 340 34000,880 "Comp_out.t6" 340 18700,450
device msubckt nfet_03v3 379 23619 380 23620  "Vss.t84" "SARlogic_0.dffrs_8.nand3_8.Z" 160 0 "a_275_23619" 200 10400,304 "a_459_23619" 200 10400,304
device msubckt nfet_03v3 -10491 3370 -10490 3371  "Vss.t335" "a_n10831_3320" 120 0 "Vss.t336" 170 9350,280 "Comp_out.t2" 170 9350,280
device msubckt pfet_03v3 8647 8288 8648 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.d.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_4.nand3_8.Z.t1" 500 44000,1176
device msubckt nfet_03v3 563 17004 564 17005  "Vss.t225" "SAR_in.t5" 160 0 "a_459_17004" 200 10400,304 "SARlogic_0.dffrs_8.nand3_8.Z" 200 17600,576
device msubckt pfet_03v3 9949 12698 9950 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_6.C.t6" 160 0 "SARlogic_0.dffrs_4.Q.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 28799 30440 28800 30441  "Vss.t628" "inv2_0.out.t19" 200 0 "a_28027_31160.t0" 200 17600,576 "a_28215_30440" 200 10400,304
device msubckt nfet_03v3 13807 11838 13808 11839  "Vss.t117" "adc_PISO_0.avdd" 160 0 "Vss.t118" 200 17600,576 "a_13887_11838" 200 10400,304
device msubckt nfet_03v3 -7001 1714 -7000 1715  "Vss.t460" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t13" 160 0 "comparator_no_offsetcal_0.x5.out" 400 35200,976 "Vss.t461" 400 35200,976
device msubckt pfet_03v3 9949 20070 9950 20071  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.nand3_8.C.t7" 160 0 "SARlogic_0.dffrs_10.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 8279 14903 8280 14904  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_4.nand3_1.C.t0" 500 26000,604
device msubckt pfet_03v3 -9629 497 -9628 498  "Vdd.t2" "a_n9629_405" 400 0 "a_n9717_497" 200 17600,576 "Vdd.t3" 200 10400,304
device msubckt nfet_03v3 563 7428 564 7429  "Vss.t556" "SARlogic_0.dffrs_2.d.t5" 160 0 "a_459_7428" 200 10400,304 "SARlogic_0.dffrs_2.nand3_8.Z.t3" 200 17600,576
device msubckt nfet_03v3 28319 28100 28320 28101  "Vss.t353" "a_27321_29020" 200 0 "a_28215_28100" 200 10400,304 "Vss.t354" 200 17600,576
device msubckt nfet_03v3 -7889 19212 -7888 19213  "Vss.t611" "SARlogic_0.dffrs_14.nand3_6.C.t8" 160 0 "Vss.t612" 200 17600,576 "a_n7809_19212" 200 10400,304
device msubckt nfet_03v3 379 21414 380 21415  "Vss.t654" "Reset.t43" 160 0 "a_275_21414" 200 10400,304 "a_459_21414" 200 10400,304
device msubckt pfet_03v3 -3479 24479 -3478 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.nand3_6.C.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_7.nand3_1.C" 500 44000,1176
device msubckt nfet_03v3 -8885 30439 -8884 30440  "Vss.t627" "inv2_0.out.t18" 200 0 "a_n9673_30439" 200 10400,304 "a_n9861_31159.t2" 200 17600,576
device msubckt nfet_03v3 24153 35925 24154 35926  "Vss.t46" "a_23785_31423.t8" 160 0 "a_24049_35925" 200 10400,304 "a_23785_33628.t3" 200 17600,576
device msubckt pfet_03v3 5907 10494 5908 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_8.C.t7" 160 0 "SARlogic_0.dffrs_3.Qb.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -2177 9634 -2176 9635  "Vss.t574" "SARlogic_0.dffrs_1.nand3_8.C.t5" 160 0 "a_n2281_9634" 200 10400,304 "a_n2097_9634" 200 10400,304
device msubckt pfet_03v3 28115 31160 28116 31161  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_3.Q.t6" 200 0 "a_28027_31160.t3" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt nfet_03v3 34927 33720 34928 33721  "Vss.t472" "a_33257_31423.t8" 160 0 "a_34823_33720" 200 10400,304 "a_35007_33720" 200 10400,304
device msubckt nfet_03v3 8279 19209 8280 19210  "Vss.t386" "SARlogic_0.dffrs_10.nand3_6.C.t8" 160 0 "Vss.t387" 200 17600,576 "a_8359_19209" 200 10400,304
device msubckt pfet_03v3 195 12698 196 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_1.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_2.nand3_6.C.t3" 500 26000,604
device msubckt pfet_03v3 4421 8288 4422 8289  "adc_PISO_0.avdd" "Reset.t42" 160 0 "SARlogic_0.dffrs_3.nand3_8.Z.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -3479 22274 -3478 22275  "adc_PISO_0.avdd" "adc_PISO_0.B4.t8" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_7.nand3_6.C.t2" 500 44000,1176
device msubckt nfet_03v3 25271 33720 25272 33721  "Vss.t151" "adc_PISO_0.avdd" 160 0 "Vss.t152" 200 17600,576 "a_25351_33720" 200 10400,304
device msubckt nfet_03v3 24153 33720 24154 33721  "Vss.t206" "Clk_piso.t7" 160 0 "a_24049_33720" 200 10400,304 "a_23785_31423.t2" 200 17600,576
device msubckt nfet_03v3 13991 19210 13992 19211  "Vss.t203" "SARlogic_0.dffrs_11.nand3_8.C.t5" 160 0 "a_13887_19210" 200 10400,304 "a_14071_19210" 200 10400,304
device msubckt pfet_03v3 1865 12698 1866 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_6.C.t7" 160 0 "SARlogic_0.dffrs_2.Q.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -301 31159 -300 31160  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_2.Bit.t6" 200 0 "a_n389_31159.t0" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt nfet_03v3 8279 17004 8280 17005  "Vss.t14" "SARlogic_0.dffrs_10.nand3_8.C.t6" 160 0 "Vss.t15" 200 17600,576 "a_8359_17004" 200 10400,304
device msubckt pfet_03v3 195 10493 196 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_6.C.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_2.nand3_8.C.t3" 500 26000,604
device msubckt pfet_03v3 1865 20070 1866 20071  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_8.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 29483 28100 29484 28101  "Vss.t566" "a_28027_28820.t4" 200 0 "Vss.t567" 200 17600,576 "a_29583_28100" 200 17600,576
device msubckt nfet_03v3 -7521 11838 -7520 11839  "Vss.t287" "SARlogic_0.clk" 160 0 "a_n7625_11838" 200 10400,304 "SARlogic_0.dffrs_0.nand3_6.C.t2" 200 17600,576
device msubckt nfet_03v3 -6403 11838 -6402 11839  "Vss.t153" "adc_PISO_0.avdd" 160 0 "Vss.t154" 200 17600,576 "a_n6323_11838" 200 10400,304
device msubckt pfet_03v3 40499 29984 40500 29985  "adc_PISO_0.avdd" "a_39055_28100" 200 0 "a_39727_29264.t2" 600 52800,1376 "a_39915_29984" 600 31200,704
device msubckt nfet_03v3 14175 19210 14176 19211  "Vss.t653" "Reset.t41" 160 0 "a_14071_19210" 200 10400,304 "SARlogic_0.dffrs_11.Qb" 200 17600,576
device msubckt pfet_03v3 2049 12698 2050 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.Qb.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_2.Q.t0" 500 44000,1176
device msubckt nfet_03v3 14175 9634 14176 9635  "Vss.t652" "Reset.t40" 160 0 "a_14071_9634" 200 10400,304 "SARlogic_0.dffrs_5.Qb.t1" 200 17600,576
device msubckt nfet_03v3 12689 7428 12690 7429  "Vss.t525" "SARlogic_0.dffrs_4.Q.t5" 160 0 "a_12585_7428" 200 10400,304 "SARlogic_0.dffrs_5.nand3_8.Z.t3" 200 17600,576
device msubckt pfet_03v3 2049 20070 2050 20071  "adc_PISO_0.avdd" "Reset.t39" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_8.Qb" 500 44000,1176
device msubckt nfet_03v3 42729 29310 42730 29311  "Vss.t320" "a_42729_29218.t4" 160 0 "Vss.t321" 200 17600,576 "a_42809_29310" 200 10400,304
device msubckt pfet_03v3 14681 36785 14682 36786  "adc_PISO_0.avdd" "a_14313_31423.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_14313_33628.t2" 500 44000,1176
device msubckt nfet_03v3 -7521 23622 -7520 23623  "Vss.t610" "SARlogic_0.dffrs_14.nand3_6.C.t7" 160 0 "a_n7625_23622" 200 10400,304 "SARlogic_0.dffrs_14.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 -2361 21414 -2360 21415  "Vss.t296" "SARlogic_0.dffrs_0.Qb.t7" 160 0 "Vss.t297" 200 17600,576 "a_n2281_21414" 200 10400,304
device msubckt pfet_03v3 8277 29740 8278 29741  "adc_PISO_0.avdd" "inv2_0.out.t17" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_8377_29020" 600 52800,1376
device msubckt nfet_03v3 6091 21414 6092 21415  "Vss.t355" "SARlogic_0.dffrs_9.Qb" 160 0 "a_5987_21414" 200 10400,304 "adc_PISO_0.B3.t1" 200 17600,576
device msubckt pfet_03v3 25639 34580 25640 34581  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_3.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.dffrs_3.Q.t0" 500 44000,1176
device msubckt pfet_03v3 14681 34580 14682 34581  "adc_PISO_0.avdd" "Clk_piso.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_14313_31423.t1" 500 44000,1176
device msubckt pfet_03v3 8647 14903 8648 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_6.C.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_4.nand3_1.C.t1" 500 44000,1176
device msubckt pfet_03v3 -11901 8288 -11900 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_13.nand3_8.Z.t0" 500 26000,604
device msubckt pfet_03v3 -3847 24479 -3846 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.Qb.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_7.nand3_1.C" 500 26000,604
device msubckt nfet_03v3 379 9633 380 9634  "Vss.t288" "SARlogic_0.clk" 160 0 "a_275_9633" 200 10400,304 "a_459_9633" 200 10400,304
device msubckt pfet_03v3 18217 20070 18218 20071  "adc_PISO_0.avdd" "Reset.t38" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_12.Qb" 500 44000,1176
device msubckt pfet_03v3 -6313 517 -6312 518  "Vdd.t16" "Clk.t2" 160 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t7" 160 14080,496 "Vdd.t17" 160 14080,496
device msubckt pfet_03v3 13991 22274 13992 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.nand3_6.C.t6" 160 0 "adc_PISO_0.B1.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 8647 19209 8648 19210  "Vss.t190" "SARlogic_0.dffrs_10.nand3_8.Z" 160 0 "a_8543_19209" 200 10400,304 "SARlogic_0.dffrs_10.nand3_8.C.t2" 200 17600,576
device msubckt nfet_03v3 16363 19209 16364 19210  "Vss.t644" "SARlogic_0.dffrs_12.nand3_6.C.t7" 160 0 "Vss.t645" 200 17600,576 "a_16443_19209" 200 10400,304
device msubckt pfet_03v3 563 12698 564 12699  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_2.nand3_6.C.t2" 500 44000,1176
device msubckt pfet_03v3 4237 20069 4238 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.nand3_6.C.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_9.nand3_8.C.t0" 500 26000,604
device msubckt nfet_03v3 -7521 7428 -7520 7429  "Vss.t415" "SARlogic_0.dffrs_0.d.t7" 160 0 "a_n7625_7428" 200 10400,304 "SARlogic_0.dffrs_0.nand3_8.Z.t2" 200 17600,576
device msubckt pfet_03v3 -3847 22274 -3846 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.nand3_1.C" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_7.nand3_6.C.t3" 500 26000,604
device msubckt nfet_03v3 13807 9634 13808 9635  "Vss.t257" "SARlogic_0.dffrs_5.Q.t4" 160 0 "Vss.t258" 200 17600,576 "a_13887_9634" 200 10400,304
device msubckt pfet_03v3 14175 22274 14176 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.B1.t2" 500 44000,1176
device msubckt nfet_03v3 1865 9634 1866 9635  "Vss.t401" "SARlogic_0.dffrs_2.nand3_8.C.t5" 160 0 "a_1761_9634" 200 10400,304 "a_1945_9634" 200 10400,304
device msubckt nfet_03v3 16363 17004 16364 17005  "Vss.t451" "SARlogic_0.dffrs_12.nand3_8.C.t7" 160 0 "Vss.t452" 200 17600,576 "a_16443_17004" 200 10400,304
device msubckt nfet_03v3 8647 17004 8648 17005  "Vss.t224" "SAR_in.t4" 160 0 "a_8543_17004" 200 10400,304 "SARlogic_0.dffrs_10.nand3_8.Z" 200 17600,576
device msubckt pfet_03v3 563 10493 564 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.nand3_8.Z.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_2.nand3_8.C.t0" 500 44000,1176
device msubckt pfet_03v3 -3663 17864 -3662 17865  "adc_PISO_0.avdd" "Reset.t37" 160 0 "SARlogic_0.dffrs_7.nand3_8.Z" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 10133 12698 10134 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.Qb.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_4.Q.t1" 500 44000,1176
device msubckt nfet_03v3 12505 9633 12506 9634  "Vss.t289" "SARlogic_0.clk" 160 0 "a_12401_9633" 200 10400,304 "a_12585_9633" 200 10400,304
device msubckt pfet_03v3 10133 20070 10134 20071  "adc_PISO_0.avdd" "Reset.t36" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_10.Qb" 500 44000,1176
device msubckt nfet_03v3 37587 28100 37588 28101  "Vss.t96" "a_36793_29020" 200 0 "Vss.t97" 200 17600,576 "a_37687_28100" 200 10400,304
device msubckt pfet_03v3 -8885 28819 -8884 28820  "adc_PISO_0.avdd" "adc_PISO_0.B6.t6" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n9861_28819.t1" 600 52800,1376
device msubckt nfet_03v3 -8717 -2044 -8716 -2043  "Vss.t394" "Vin1.t3" 400 0 "a_n9429_n3007.t12" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t8" 300 15600,404
device msubckt nfet_03v3 23969 31515 23970 31516  "Vss.t205" "Clk_piso.t5" 160 0 "a_23865_31515" 200 10400,304 "a_24049_31515" 200 10400,304
device msubckt nfet_03v3 33257 35925 33258 35926  "Vss.t155" "adc_PISO_0.avdd" 160 0 "Vss.t156" 200 17600,576 "a_33337_35925" 200 10400,304
device msubckt pfet_03v3 8279 12698 8280 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_1.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_4.nand3_6.C.t0" 500 26000,604
device msubckt pfet_03v3 5209 30169 5210 30170  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_2.OUT.t3" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_4921_30169.t1" 500 44000,1176
device msubckt nfet_03v3 -10151 3370 -10150 3371  "Vss.t274" "comparator_no_offsetcal_0.x4.A" 120 0 "Vss.t275" 170 9350,280 "a_n10831_3320" 170 17000,540
device msubckt nfet_03v3 33441 29310 33442 29311  "Vss.t157" "adc_PISO_0.avdd" 160 0 "a_33337_29310" 200 10400,304 "a_33521_29310" 200 10400,304
device msubckt nfet_03v3 -8885 28099 -8884 28100  "Vss.t360" "adc_PISO_0.B6.t5" 200 0 "a_n9673_28099" 200 10400,304 "a_n9861_28819.t3" 200 17600,576
device msubckt nfet_03v3 33257 33720 33258 33721  "Vss.t416" "a_33257_33628.t5" 160 0 "Vss.t417" 200 17600,576 "a_33337_33720" 200 10400,304
device msubckt nfet_03v3 -7705 17007 -7704 17008  "Vss.t651" "Reset.t35" 160 0 "a_n7809_17007" 200 10400,304 "a_n7625_17007" 200 10400,304
device msubckt nfet_03v3 -11717 14043 -11716 14044  "Vss.t263" "SARlogic_0.dffrs_13.nand3_8.Z.t4" 160 0 "a_n11821_14043" 200 10400,304 "a_n11637_14043" 200 10400,304
device msubckt pfet_03v3 8279 10493 8280 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_4.nand3_8.C.t3" 500 26000,604
device msubckt nfet_03v3 27221 29020 27222 29021  "Vss.t625" "inv2_0.out.t16" 200 0 "Vss.t626" 200 17600,576 "a_27321_29020" 200 17600,576
device msubckt pfet_03v3 10539 31160 10540 31161  "adc_PISO_0.avdd" "a_9083_31160.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_10639_30440" 600 52800,1376
device msubckt pfet_03v3 -7705 14903 -7704 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_8.Z.t5" 160 0 "SARlogic_0.dffrs_0.nand3_1.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -7805 -3007 -7804 -3006  "Vss.t56" "Vin1.t2" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t7" 300 15600,404 "a_n9429_n3007.t13" 300 15600,404
device msubckt nfet_03v3 16731 19209 16732 19210  "Vss.t278" "SARlogic_0.dffrs_12.nand3_8.Z" 160 0 "a_16627_19209" 200 10400,304 "SARlogic_0.dffrs_12.nand3_8.C.t2" 200 17600,576
device msubckt nfet_03v3 9171 28100 9172 28101  "Vss.t347" "a_8377_29020" 200 0 "Vss.t348" 200 17600,576 "a_9271_28100" 200 10400,304
device msubckt nfet_03v3 34743 31516 34744 31517  "Vss.t428" "adc_PISO_0.2inmux_1.Bit.t7" 160 0 "Vss.t429" 200 17600,576 "a_34823_31516" 200 10400,304
device msubckt pfet_03v3 8463 8288 8464 8289  "adc_PISO_0.avdd" "Reset.t34" 160 0 "SARlogic_0.dffrs_4.nand3_8.Z.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 12321 20069 12322 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.nand3_6.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_11.nand3_8.C.t2" 500 26000,604
device msubckt pfet_03v3 4605 20069 4606 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.nand3_8.Z" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_9.nand3_8.C.t3" 500 44000,1176
device msubckt nfet_03v3 -1993 19210 -1992 19211  "Vss.t650" "Reset.t33" 160 0 "a_n2097_19210" 200 10400,304 "SARlogic_0.dffrs_7.Qb" 200 17600,576
device msubckt nfet_03v3 16547 23619 16548 23620  "Vss.t279" "SARlogic_0.dffrs_12.nand3_8.Z" 160 0 "a_16443_23619" 200 10400,304 "a_16627_23619" 200 10400,304
device msubckt nfet_03v3 22239 29264 22240 29265  "Vss.t42" "a_20783_29264.t4" 200 0 "Vss.t43" 200 17600,576 "adc_PISO_0.2inmux_4.OUT.t0" 200 17600,576
device msubckt nfet_03v3 2611 29263 2612 29264  "Vss.t272" "a_1167_28099" 200 0 "Vss.t273" 200 17600,576 "a_1839_29263.t1" 200 17600,576
device msubckt pfet_03v3 23785 36785 23786 36786  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_23785_33628.t1" 500 26000,604
device msubckt nfet_03v3 16731 17004 16732 17005  "Vss.t104" "Vss.t103" 160 0 "a_16627_17004" 200 10400,304 "SARlogic_0.dffrs_12.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 -3479 14043 -3478 14044  "Vss.t448" "SARlogic_0.dffrs_1.nand3_6.C.t5" 160 0 "a_n3583_14043" 200 10400,304 "SARlogic_0.dffrs_1.nand3_1.C.t2" 200 17600,576
device msubckt nfet_03v3 -2177 19210 -2176 19211  "Vss.t89" "SARlogic_0.dffrs_7.nand3_8.C.t4" 160 0 "a_n2281_19210" 200 10400,304 "a_n2097_19210" 200 10400,304
device msubckt pfet_03v3 -6219 20073 -6218 20074  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_14.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -9773 30439 -9772 30440  "Vss.t106" "Vss.t105" 200 0 "Vss.t107" 200 17600,576 "a_n9673_30439" 200 10400,304
device msubckt nfet_03v3 16547 21414 16548 21415  "Vss.t649" "Reset.t32" 160 0 "a_16443_21414" 200 10400,304 "a_16627_21414" 200 10400,304
device msubckt nfet_03v3 9949 21414 9950 21415  "Vss.t385" "SARlogic_0.dffrs_10.nand3_6.C.t7" 160 0 "a_9845_21414" 200 10400,304 "a_10029_21414" 200 10400,304
device msubckt pfet_03v3 29003 31160 29004 31161  "adc_PISO_0.avdd" "inv2_0.out.t15" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_28027_31160.t2" 600 52800,1376
device msubckt pfet_03v3 23785 34580 23786 34581  "adc_PISO_0.avdd" "a_23785_33628.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_23785_31423.t3" 500 26000,604
device msubckt nfet_03v3 195 23619 196 23620  "Vss.t586" "SARlogic_0.dffrs_1.Qb.t7" 160 0 "Vss.t587" 200 17600,576 "a_275_23619" 200 10400,304
device msubckt nfet_03v3 18643 30440 18644 30441  "Vss.t552" "adc_PISO_0.dffrs_2.Q.t4" 200 0 "Vss.t553" 200 17600,576 "a_18743_30440" 200 10400,304
device msubckt nfet_03v3 33625 35925 33626 35926  "Vss.t471" "a_33257_31423.t7" 160 0 "a_33521_35925" 200 10400,304 "a_33257_33628.t2" 200 17600,576
device msubckt pfet_03v3 8647 12698 8648 12699  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_4.nand3_6.C.t2" 500 44000,1176
device msubckt pfet_03v3 9765 12698 9766 12699  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_4.Q.t2" 500 26000,604
device msubckt nfet_03v3 12505 11838 12506 11839  "Vss.t648" "Reset.t31" 160 0 "a_12401_11838" 200 10400,304 "a_12585_11838" 200 10400,304
device msubckt nfet_03v3 -1195 29019 -1194 29020  "Vss.t623" "inv2_0.out.t14" 200 0 "Vss.t624" 200 17600,576 "a_n1095_29019" 200 17600,576
device msubckt nfet_03v3 5907 11838 5908 11839  "Vss.t420" "SARlogic_0.dffrs_3.nand3_6.C.t7" 160 0 "a_5803_11838" 200 10400,304 "a_5987_11838" 200 10400,304
device msubckt pfet_03v3 9765 20070 9766 20071  "adc_PISO_0.avdd" "adc_PISO_0.B2.t8" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_10.Qb" 500 26000,604
device msubckt pfet_03v3 25455 32376 25456 32377  "adc_PISO_0.avdd" "a_23785_29218.t5" 160 0 "adc_PISO_0.dffrs_3.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -6219 12698 -6218 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_6.C.t7" 160 0 "SARlogic_0.dffrs_0.Q.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 10059 31160 10060 31161  "adc_PISO_0.avdd" "inv2_0.out.t13" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_9083_31160.t3" 600 52800,1376
device msubckt nfet_03v3 195 21414 196 21415  "Vss.t65" "SARlogic_0.dffrs_8.nand3_1.C" 160 0 "Vss.t66" 200 17600,576 "a_275_21414" 200 10400,304
device msubckt nfet_03v3 14681 31515 14682 31516  "Vss.t59" "a_14393_30170.t5" 160 0 "a_14577_31515" 200 10400,304 "a_14313_29218.t1" 200 17600,576
device msubckt pfet_03v3 8647 10493 8648 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_8.Z.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_4.nand3_8.C.t1" 500 44000,1176
device msubckt pfet_03v3 -1993 22274 -1992 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.B5.t2" 500 44000,1176
device msubckt nfet_03v3 34743 33720 34744 33721  "Vss.t158" "adc_PISO_0.avdd" 160 0 "Vss.t159" 200 17600,576 "a_34823_33720" 200 10400,304
device msubckt nfet_03v3 33625 33720 33626 33721  "Vss.t204" "Clk_piso.t4" 160 0 "a_33521_33720" 200 10400,304 "a_33257_31423.t2" 200 17600,576
device msubckt pfet_03v3 5723 10494 5724 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.d.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_3.Qb.t3" 500 26000,604
device msubckt nfet_03v3 1865 21414 1866 21415  "Vss.t517" "SARlogic_0.dffrs_8.nand3_6.C.t7" 160 0 "a_1761_21414" 200 10400,304 "a_1945_21414" 200 10400,304
device msubckt nfet_03v3 -6861 29263 -6860 29264  "Vss.t318" "a_n8305_28099" 200 0 "Vss.t319" 200 17600,576 "a_n7633_29263.t1" 200 17600,576
device msubckt pfet_03v3 -2177 22274 -2176 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.nand3_6.C.t5" 160 0 "adc_PISO_0.B5.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 38955 28100 38956 28101  "Vss.t23" "a_37499_28820.t4" 200 0 "Vss.t24" 200 17600,576 "a_39055_28100" 200 17600,576
device msubckt nfet_03v3 9855 30440 9856 30441  "Vss.t622" "inv2_0.out.t12" 200 0 "a_9083_31160.t1" 200 17600,576 "a_9271_30440" 200 10400,304
device msubckt pfet_03v3 -5453 517 -5452 518  "Vdd.t18" "Clk.t1" 160 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 160 14080,496 "Vdd.t19" 160 14080,496
device msubckt nfet_03v3 2049 21414 2050 21415  "Vss.t80" "SARlogic_0.dffrs_8.Qb" 160 0 "a_1945_21414" 200 10400,304 "adc_PISO_0.B4.t0" 200 17600,576
device msubckt pfet_03v3 1681 12698 1682 12699  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_2.Q.t1" 500 26000,604
device msubckt pfet_03v3 1681 20070 1682 20071  "adc_PISO_0.avdd" "adc_PISO_0.B4.t7" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_8.Qb" 500 26000,604
device msubckt nfet_03v3 -3847 14043 -3846 14044  "Vss.t160" "adc_PISO_0.avdd" 160 0 "Vss.t161" 200 17600,576 "a_n3767_14043" 200 10400,304
device msubckt nfet_03v3 4237 7428 4238 7429  "Vss.t569" "SARlogic_0.dffrs_3.nand3_8.C.t6" 160 0 "Vss.t570" 200 17600,576 "a_4317_7428" 200 10400,304
device msubckt pfet_03v3 6695 34579 6696 34580  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_1.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.dffrs_1.Q.t2" 500 44000,1176
device msubckt nfet_03v3 195 9633 196 9634  "Vss.t590" "SARlogic_0.dffrs_2.nand3_6.C.t5" 160 0 "Vss.t591" 200 17600,576 "a_275_9633" 200 10400,304
device msubckt pfet_03v3 -7501 497 -7500 498  "Vdd.t8" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t12" 400 0 "Vdd.t9" 200 10400,304 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t5" 200 10400,304
device msubckt pfet_03v3 379 17864 380 17865  "adc_PISO_0.avdd" "Reset.t30" 160 0 "SARlogic_0.dffrs_8.nand3_8.Z" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -6589 -2044 -6588 -2043  "Vss.t238" "a_n6589_n2136" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404 "a_n6389_n2044" 300 26400,776
device msubckt nfet_03v3 563 23619 564 23620  "Vss.t516" "SARlogic_0.dffrs_8.nand3_6.C.t6" 160 0 "a_459_23619" 200 10400,304 "SARlogic_0.dffrs_8.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 18217 21414 18218 21415  "Vss.t241" "SARlogic_0.dffrs_12.Qb" 160 0 "a_18113_21414" 200 10400,304 "SARlogic_0.dffrs_12.Q.t2" 200 17600,576
device msubckt pfet_03v3 25455 34580 25456 34581  "adc_PISO_0.avdd" "a_23785_31423.t7" 160 0 "adc_PISO_0.dffrs_3.Q.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 1681 9634 1682 9635  "Vss.t480" "SARlogic_0.dffrs_2.Q.t4" 160 0 "Vss.t481" 200 17600,576 "a_1761_9634" 200 10400,304
device msubckt pfet_03v3 8463 14903 8464 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_8.Z.t5" 160 0 "SARlogic_0.dffrs_4.nand3_1.C.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -7705 12698 -7704 12699  "adc_PISO_0.avdd" "Reset.t29" 160 0 "SARlogic_0.dffrs_0.nand3_6.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -7889 11838 -7888 11839  "Vss.t32" "SARlogic_0.dffrs_0.nand3_1.C.t5" 160 0 "Vss.t33" 200 17600,576 "a_n7809_11838" 200 10400,304
device msubckt nfet_03v3 12321 9633 12322 9634  "Vss.t453" "SARlogic_0.dffrs_5.nand3_6.C.t5" 160 0 "Vss.t454" 200 17600,576 "a_12401_9633" 200 10400,304
device msubckt pfet_03v3 -4447 30169 -4446 30170  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_n4551_30169.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 18033 20070 18034 20071  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_12.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 563 21414 564 21415  "Vss.t438" "adc_PISO_0.B3.t7" 160 0 "a_459_21414" 200 10400,304 "SARlogic_0.dffrs_8.nand3_6.C.t3" 200 17600,576
device msubckt nfet_03v3 38475 28100 38476 28101  "Vss.t390" "adc_PISO_0.B1.t8" 200 0 "a_37687_28100" 200 10400,304 "a_37499_28820.t2" 200 17600,576
device msubckt nfet_03v3 9375 30440 9376 30441  "Vss.t366" "adc_PISO_0.dffrs_1.Q.t6" 200 0 "a_9271_30440" 200 10400,304 "Vss.t367" 200 17600,576
device msubckt nfet_03v3 -7889 23622 -7888 23623  "Vss.t410" "SARlogic_0.dffrs_13.Qb.t6" 160 0 "Vss.t411" 200 17600,576 "a_n7809_23622" 200 10400,304
device msubckt pfet_03v3 -9773 28819 -9772 28820  "adc_PISO_0.avdd" "a_n10567_29019" 200 0 "a_n9861_28819.t0" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt nfet_03v3 8463 19209 8464 19210  "Vss.t389" "adc_PISO_0.B1.t7" 160 0 "a_8359_19209" 200 10400,304 "a_8543_19209" 200 10400,304
device msubckt nfet_03v3 -9401 1714 -9400 1715  "Vss.t466" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t12" 160 0 "Vss.t467" 400 35200,976 "comparator_no_offsetcal_0.x3.out" 400 35200,976
device msubckt nfet_03v3 20011 28100 20012 28101  "Vss.t485" "a_18555_28820.t4" 200 0 "Vss.t486" 200 17600,576 "a_20111_28100" 200 17600,576
device msubckt nfet_03v3 383 30439 384 30440  "Vss.t621" "inv2_0.out.t11" 200 0 "a_n389_31159.t3" 200 17600,576 "a_n201_30439" 200 10400,304
device msubckt pfet_03v3 -7705 10493 -7704 10494  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "SARlogic_0.dffrs_0.nand3_8.C.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -9325 -3007 -9324 -3006  "Vss.t55" "Vin1.t1" 400 0 "a_n9429_n3007.t14" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t6" 300 15600,404
device msubckt pfet_03v3 -3663 22274 -3662 22275  "adc_PISO_0.avdd" "Reset.t28" 160 0 "SARlogic_0.dffrs_7.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 18643 28820 18644 28821  "adc_PISO_0.avdd" "a_17849_29020" 200 0 "a_18555_28820.t0" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt nfet_03v3 -11717 7428 -11716 7429  "Vss.t162" "adc_PISO_0.avdd" 160 0 "a_n11821_7428" 200 10400,304 "a_n11637_7428" 200 10400,304
device msubckt nfet_03v3 8279 23619 8280 23620  "Vss.t379" "SARlogic_0.dffrs_3.Qb.t7" 160 0 "Vss.t380" 200 17600,576 "a_8359_23619" 200 10400,304
device msubckt pfet_03v3 -8717 497 -8716 498  "Vdd.t10" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t11" 400 0 "Vdd.t11" 200 10400,304 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t4" 200 10400,304
device msubckt nfet_03v3 10133 21414 10134 21415  "Vss.t271" "SARlogic_0.dffrs_10.Qb" 160 0 "a_10029_21414" 200 10400,304 "adc_PISO_0.B2.t0" 200 17600,576
device msubckt nfet_03v3 8463 17004 8464 17005  "Vss.t647" "Reset.t27" 160 0 "a_8359_17004" 200 10400,304 "a_8543_17004" 200 10400,304
device msubckt nfet_03v3 -9773 28099 -9772 28100  "Vss.t92" "a_n10567_29019" 200 0 "Vss.t93" 200 17600,576 "a_n9673_28099" 200 10400,304
device msubckt nfet_03v3 42729 35925 42730 35926  "Vss.t163" "adc_PISO_0.avdd" 160 0 "Vss.t164" 200 17600,576 "a_42809_35925" 200 10400,304
device msubckt pfet_03v3 -7197 497 -7196 498  "Vdd.t12" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t10" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t3" 200 10400,304 "Vdd.t13" 200 10400,304
device msubckt nfet_03v3 8279 21414 8280 21415  "Vss.t269" "SARlogic_0.dffrs_10.nand3_1.C" 160 0 "Vss.t270" 200 17600,576 "a_8359_21414" 200 10400,304
device msubckt nfet_03v3 20871 29264 20872 29265  "Vss.t78" "a_20111_30440" 200 0 "a_20783_29264.t0" 200 17600,576 "Vss.t79" 200 17600,576
device msubckt nfet_03v3 42913 29310 42914 29311  "Vss.t165" "adc_PISO_0.avdd" 160 0 "a_42809_29310" 200 10400,304 "a_42993_29310" 200 10400,304
device msubckt nfet_03v3 -10831 3370 -10830 3371  "Vss.t337" "a_n10831_3320" 120 0 "Vss.t338" 170 17000,540 "Comp_out.t3" 170 9350,280
device msubckt pfet_03v3 4841 30169 4842 30170  "adc_PISO_0.avdd" "a_4841_29217.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_4921_30169.t3" 500 26000,604
device msubckt nfet_03v3 23785 31515 23786 31516  "Vss.t44" "a_23785_31423.t6" 160 0 "Vss.t45" 200 17600,576 "a_23865_31515" 200 10400,304
device msubckt nfet_03v3 4237 11838 4238 11839  "Vss.t504" "SARlogic_0.dffrs_3.nand3_1.C.t5" 160 0 "Vss.t505" 200 17600,576 "a_4317_11838" 200 10400,304
device msubckt pfet_03v3 5025 30169 5026 30170  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_4921_30169.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 42729 33720 42730 33721  "Vss.t502" "a_42729_33628.t5" 160 0 "Vss.t503" 200 17600,576 "a_42809_33720" 200 10400,304
device msubckt nfet_03v3 -10415 9634 -10414 9635  "Vss.t413" "SARlogic_0.dffrs_0.d.t6" 160 0 "Vss.t414" 200 17600,576 "a_n10335_9634" 200 10400,304
device msubckt pfet_03v3 31711 29984 31712 29985  "adc_PISO_0.avdd" "a_30255_29264.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "adc_PISO_0.2inmux_5.OUT.t1" 600 52800,1376
device msubckt nfet_03v3 -7521 17007 -7520 17008  "Vss.t223" "SAR_in.t3" 160 0 "a_n7625_17007" 200 10400,304 "SARlogic_0.dffrs_14.nand3_8.Z" 200 17600,576
device msubckt pfet_03v3 -7521 14903 -7520 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_6.C.t6" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_0.nand3_1.C.t2" 500 44000,1176
device msubckt nfet_03v3 -11533 14043 -11532 14044  "Vss.t232" "SARlogic_0.dffrs_13.nand3_6.C.t4" 160 0 "a_n11637_14043" 200 10400,304 "SARlogic_0.dffrs_13.nand3_1.C.t3" 200 17600,576
device msubckt nfet_03v3 -6219 21417 -6218 21418  "Vss.t609" "SARlogic_0.dffrs_14.nand3_6.C.t6" 160 0 "a_n6323_21417" 200 10400,304 "a_n6139_21417" 200 10400,304
device msubckt pfet_03v3 -7705 8288 -7704 8289  "adc_PISO_0.avdd" "Reset.t26" 160 0 "SARlogic_0.dffrs_0.nand3_8.Z.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 4421 20069 4422 20070  "adc_PISO_0.avdd" "adc_PISO_0.B2.t7" 160 0 "SARlogic_0.dffrs_9.nand3_8.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 19531 30440 19532 30441  "Vss.t620" "inv2_0.out.t10" 200 0 "a_18743_30440" 200 10400,304 "a_18555_31160.t2" 200 17600,576
device msubckt nfet_03v3 6327 31515 6328 31516  "Vss.t364" "adc_PISO_0.dffrs_1.Q.t5" 160 0 "Vss.t365" 200 17600,576 "a_6407_31515" 200 10400,304
device msubckt nfet_03v3 17849 19210 17850 19211  "Vss.t488" "SARlogic_0.dffrs_12.Q.t5" 160 0 "Vss.t489" 200 17600,576 "a_17929_19210" 200 10400,304
device msubckt nfet_03v3 16363 23619 16364 23620  "Vss.t370" "SARlogic_0.dffrs_5.Qb.t6" 160 0 "Vss.t371" 200 17600,576 "a_16443_23619" 200 10400,304
device msubckt nfet_03v3 8647 23619 8648 23620  "Vss.t384" "SARlogic_0.dffrs_10.nand3_6.C.t6" 160 0 "a_8543_23619" 200 10400,304 "SARlogic_0.dffrs_10.nand3_1.C" 200 17600,576
device msubckt pfet_03v3 -12380 27809 -12379 27810  "inv2_0.vdd" "Load.t1" 200 0 "inv2_0.vdd" 600 52800,1376 "inv2_0.out.t1" 600 52800,1376
device msubckt pfet_03v3 -6035 20073 -6034 20074  "adc_PISO_0.avdd" "Reset.t25" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_14.Qb" 500 44000,1176
device msubckt pfet_03v3 14497 32375 14498 32376  "adc_PISO_0.avdd" "Clk_piso.t3" 160 0 "a_14313_29218.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 8279 7428 8280 7429  "Vss.t580" "SARlogic_0.dffrs_4.nand3_8.C.t6" 160 0 "Vss.t581" 200 17600,576 "a_8359_7428" 200 10400,304
device msubckt pfet_03v3 43097 32375 43098 32376  "adc_PISO_0.avdd" "a_42809_30170.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_42729_29218.t1" 500 44000,1176
device msubckt nfet_03v3 16363 21414 16364 21415  "Vss.t236" "SARlogic_0.dffrs_12.nand3_1.C" 160 0 "Vss.t237" 200 17600,576 "a_16443_21414" 200 10400,304
device msubckt nfet_03v3 9765 21414 9766 21415  "Vss.t377" "SARlogic_0.dffrs_3.Qb.t6" 160 0 "Vss.t378" 200 17600,576 "a_9845_21414" 200 10400,304
device msubckt nfet_03v3 8647 21414 8648 21415  "Vss.t388" "adc_PISO_0.B1.t6" 160 0 "a_8543_21414" 200 10400,304 "SARlogic_0.dffrs_10.nand3_6.C.t2" 200 17600,576
device msubckt nfet_03v3 -7667 -659 -7666 -658  "Vss.t465" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t11" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t1" 400 20800,504 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 400 20800,504
device msubckt nfet_03v3 -8431 2847 -8430 2848  "Vss.t550" "comparator_no_offsetcal_0.x3.out" 160 0 "Vss.t551" 200 17600,576 "comparator_no_offsetcal_0.x4.A" 200 17600,576
device msubckt pfet_03v3 12689 20069 12690 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_11.nand3_8.Z" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_11.nand3_8.C.t0" 500 44000,1176
device msubckt pfet_03v3 34927 32376 34928 32377  "adc_PISO_0.avdd" "a_33257_29218.t4" 160 0 "adc_PISO_0.dffrs_4.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 14497 30170 14498 30171  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_14393_30170.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 -8431 3667 -8430 3668  "Vdd.t0" "comparator_no_offsetcal_0.x2.Vout2" 160 0 "Vdd.t1" 200 17600,576 "comparator_no_offsetcal_0.x4.A" 200 17600,576
device msubckt nfet_03v3 -12380 27089 -12379 27090  "Vss.t11" "Load.t0" 200 0 "Vss.t12" 200 17600,576 "inv2_0.out.t0" 200 17600,576
device msubckt pfet_03v3 43097 30170 43098 30171  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_1.OUT.t2" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_42809_30170.t2" 500 44000,1176
device msubckt nfet_03v3 33441 35925 33442 35926  "Vss.t419" "a_33337_30170.t6" 160 0 "a_33337_35925" 200 10400,304 "a_33521_35925" 200 10400,304
device msubckt pfet_03v3 8463 12698 8464 12699  "adc_PISO_0.avdd" "Reset.t24" 160 0 "SARlogic_0.dffrs_4.nand3_6.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 4605 11838 4606 11839  "Vss.t290" "SARlogic_0.clk" 160 0 "a_4501_11838" 200 10400,304 "SARlogic_0.dffrs_3.nand3_6.C.t1" 200 17600,576
device msubckt nfet_03v3 12321 11838 12322 11839  "Vss.t424" "SARlogic_0.dffrs_5.nand3_1.C.t5" 160 0 "Vss.t425" 200 17600,576 "a_12401_11838" 200 10400,304
device msubckt pfet_03v3 2815 29983 2816 29984  "adc_PISO_0.avdd" "a_1167_28099" 200 0 "a_2027_29983" 600 31200,704 "a_1839_29263.t3" 600 52800,1376
device msubckt nfet_03v3 5209 35924 5210 35925  "Vss.t434" "a_4841_31422.t5" 160 0 "a_5105_35924" 200 10400,304 "a_4841_33627.t2" 200 17600,576
device msubckt nfet_03v3 5723 11838 5724 11839  "Vss.t166" "adc_PISO_0.avdd" 160 0 "Vss.t167" 200 17600,576 "a_5803_11838" 200 10400,304
device msubckt pfet_03v3 31231 29984 31232 29985  "adc_PISO_0.avdd" "a_29583_28100" 200 0 "a_30443_29984" 600 31200,704 "a_30255_29264.t3" 600 52800,1376
device msubckt pfet_03v3 25271 32376 25272 32377  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_3.Q.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_3.Qb" 500 26000,604
device msubckt pfet_03v3 -6035 12698 -6034 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.Qb.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_0.Q.t1" 500 44000,1176
device msubckt pfet_03v3 -3479 8288 -3478 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.Q.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_1.nand3_8.Z.t3" 500 44000,1176
device msubckt pfet_03v3 8463 10493 8464 10494  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "SARlogic_0.dffrs_4.nand3_8.C.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -8551 -659 -8550 -658  "Vss.t244" "a_n8551_n751" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t0" 400 20800,504 "a_n8351_n659" 400 35200,976
device msubckt nfet_03v3 33441 33720 33442 33721  "Vss.t168" "adc_PISO_0.avdd" 160 0 "a_33337_33720" 200 10400,304 "a_33521_33720" 200 10400,304
device msubckt nfet_03v3 -11901 14043 -11900 14044  "Vss.t605" "Reset.t23" 160 0 "Vss.t606" 200 17600,576 "a_n11821_14043" 200 10400,304
device msubckt pfet_03v3 17849 22274 17850 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.Qb.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_12.Q.t3" 500 26000,604
device msubckt nfet_03v3 383 28099 384 28100  "Vss.t7" "adc_PISO_0.B5.t6" 200 0 "a_n389_28819.t0" 200 17600,576 "a_n201_28099" 200 10400,304
device msubckt nfet_03v3 -10667 29019 -10666 29020  "Vss.t618" "inv2_0.out.t9" 200 0 "Vss.t619" 200 17600,576 "a_n10567_29019" 200 17600,576
device msubckt nfet_03v3 1681 21414 1682 21415  "Vss.t584" "SARlogic_0.dffrs_1.Qb.t6" 160 0 "Vss.t585" 200 17600,576 "a_1761_21414" 200 10400,304
device msubckt nfet_03v3 -2777 31515 -2776 31516  "Vss.t169" "adc_PISO_0.avdd" 160 0 "a_n2881_31515" 200 10400,304 "adc_PISO_0.dffrs_0.Qb" 200 17600,576
device msubckt nfet_03v3 -7197 -3007 -7196 -3006  "Vss.t57" "Vin2.t3" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404 "a_n9429_n3007.t3" 300 15600,404
device msubckt nfet_03v3 -7705 21417 -7704 21418  "Vss.t604" "Reset.t22" 160 0 "a_n7809_21417" 200 10400,304 "a_n7625_21417" 200 10400,304
device msubckt pfet_03v3 587 31159 588 31160  "adc_PISO_0.avdd" "inv2_0.out.t8" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n389_31159.t1" 600 52800,1376
device msubckt pfet_03v3 16547 17864 16548 17865  "adc_PISO_0.avdd" "Reset.t21" 160 0 "SARlogic_0.dffrs_12.nand3_8.Z" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 13807 12698 13808 12699  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_5.Q.t0" 500 26000,604
device msubckt nfet_03v3 35111 31516 35112 31517  "Vss.t170" "adc_PISO_0.avdd" 160 0 "a_35007_31516" 200 10400,304 "adc_PISO_0.dffrs_4.Qb" 200 17600,576
device msubckt pfet_03v3 13807 20070 13808 20071  "adc_PISO_0.avdd" "adc_PISO_0.B1.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_11.Qb" 500 26000,604
device msubckt nfet_03v3 16731 23619 16732 23620  "Vss.t643" "SARlogic_0.dffrs_12.nand3_6.C.t6" 160 0 "a_16627_23619" 200 10400,304 "SARlogic_0.dffrs_12.nand3_1.C" 200 17600,576
device msubckt pfet_03v3 563 8288 564 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_2.d.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_2.nand3_8.Z.t2" 500 44000,1176
device msubckt pfet_03v3 -6657 29983 -6656 29984  "adc_PISO_0.avdd" "a_n8305_28099" 200 0 "a_n7445_29983" 600 31200,704 "a_n7633_29263.t3" 600 52800,1376
device msubckt nfet_03v3 -3663 14043 -3662 14044  "Vss.t220" "SARlogic_0.dffrs_1.nand3_8.Z.t4" 160 0 "a_n3767_14043" 200 10400,304 "a_n3583_14043" 200 10400,304
device msubckt nfet_03v3 -2361 19210 -2360 19211  "Vss.t5" "adc_PISO_0.B5.t5" 160 0 "Vss.t6" 200 17600,576 "a_n2281_19210" 200 10400,304
device msubckt pfet_03v3 -6403 20073 -6402 20074  "adc_PISO_0.avdd" "adc_PISO_0.B6.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_14.Qb" 500 26000,604
device msubckt pfet_03v3 379 22274 380 22275  "adc_PISO_0.avdd" "Reset.t20" 160 0 "SARlogic_0.dffrs_8.nand3_6.C.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 24153 36785 24154 36786  "adc_PISO_0.avdd" "a_23785_31423.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_23785_33628.t2" 500 44000,1176
device msubckt nfet_03v3 6091 19210 6092 19211  "Vss.t603" "Reset.t19" 160 0 "a_5987_19210" 200 10400,304 "SARlogic_0.dffrs_9.Qb" 200 17600,576
device msubckt pfet_03v3 34927 34580 34928 34581  "adc_PISO_0.avdd" "a_33257_31423.t6" 160 0 "adc_PISO_0.2inmux_1.Bit.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -3847 9633 -3846 9634  "Vss.t446" "SARlogic_0.dffrs_1.nand3_6.C.t4" 160 0 "Vss.t447" 200 17600,576 "a_n3767_9633" 200 10400,304
device msubckt nfet_03v3 16731 21414 16732 21415  "Vss.t109" "Vss.t108" 160 0 "a_16627_21414" 200 10400,304 "SARlogic_0.dffrs_12.nand3_6.C.t0" 200 17600,576
device msubckt pfet_03v3 195 17864 196 17865  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_8.nand3_8.Z" 500 26000,604
device msubckt nfet_03v3 -11533 7428 -11532 7429  "Vss.t111" "Vss.t110" 160 0 "a_n11637_7428" 200 10400,304 "SARlogic_0.dffrs_13.nand3_8.Z.t1" 200 17600,576
device msubckt pfet_03v3 24153 34580 24154 34581  "adc_PISO_0.avdd" "Clk_piso.t2" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_23785_31423.t1" 500 44000,1176
device msubckt nfet_03v3 18033 21414 18034 21415  "Vss.t642" "SARlogic_0.dffrs_12.nand3_6.C.t5" 160 0 "a_17929_21414" 200 10400,304 "a_18113_21414" 200 10400,304
device msubckt pfet_03v3 19531 28820 19532 28821  "adc_PISO_0.avdd" "adc_PISO_0.B3.t6" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_18555_28820.t3" 600 52800,1376
device msubckt pfet_03v3 25271 34580 25272 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_3.Q.t2" 500 26000,604
device msubckt pfet_03v3 -6403 12698 -6402 12699  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_0.Q.t2" 500 26000,604
device msubckt pfet_03v3 -4263 30169 -4262 30170  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_0.OUT.t2" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_n4551_30169.t0" 500 44000,1176
device msubckt pfet_03v3 -7521 12698 -7520 12699  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_0.nand3_6.C.t3" 500 44000,1176
device msubckt pfet_03v3 12689 8288 12690 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.Q.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_5.nand3_8.Z.t2" 500 44000,1176
device msubckt pfet_03v3 -7521 24482 -7520 24483  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.nand3_6.C.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_14.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 36693 29740 36694 29741  "adc_PISO_0.avdd" "inv2_0.out.t7" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_36793_29020" 600 52800,1376
device msubckt pfet_03v3 -7521 10493 -7520 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_8.Z.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_0.nand3_8.C.t0" 500 44000,1176
device msubckt pfet_03v3 -2361 22274 -2360 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.Qb.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.B5.t1" 500 26000,604
device msubckt pfet_03v3 -6177 29983 -6176 29984  "adc_PISO_0.avdd" "a_n7633_29263.t4" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "adc_PISO_0.2inmux_0.OUT.t1" 600 52800,1376
device msubckt nfet_03v3 35111 33720 35112 33721  "Vss.t64" "adc_PISO_0.dffrs_4.Qb" 160 0 "a_35007_33720" 200 10400,304 "adc_PISO_0.2inmux_1.Bit.t1" 200 17600,576
device msubckt pfet_03v3 6091 22274 6092 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.B3.t0" 500 44000,1176
device msubckt nfet_03v3 -10231 9634 -10230 9635  "Vss.t20" "SARlogic_0.dffrs_13.nand3_8.C.t4" 160 0 "a_n10335_9634" 200 10400,304 "a_n10151_9634" 200 10400,304
device msubckt pfet_03v3 12505 14903 12506 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_8.Z.t4" 160 0 "SARlogic_0.dffrs_5.nand3_1.C.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 12083 29984 12084 29985  "adc_PISO_0.avdd" "a_10639_28100" 200 0 "a_11311_29264.t2" 600 52800,1376 "a_11499_29984" 600 31200,704
device msubckt nfet_03v3 40499 29264 40500 29265  "Vss.t316" "a_39055_28100" 200 0 "Vss.t317" 200 17600,576 "a_39727_29264.t1" 200 17600,576
device msubckt nfet_03v3 12505 19209 12506 19210  "Vss.t487" "SARlogic_0.dffrs_12.Q.t4" 160 0 "a_12401_19209" 200 10400,304 "a_12585_19209" 200 10400,304
device msubckt pfet_03v3 563 17864 564 17865  "adc_PISO_0.avdd" "SAR_in.t2" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_8.nand3_8.Z" 500 44000,1176
device msubckt nfet_03v3 14313 29310 14314 29311  "Vss.t217" "a_14313_29218.t4" 160 0 "Vss.t218" 200 17600,576 "a_14393_29310" 200 10400,304
device msubckt pfet_03v3 -7521 8288 -7520 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.d.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_0.nand3_8.Z.t1" 500 44000,1176
device msubckt nfet_03v3 8277 29020 8278 29021  "Vss.t616" "inv2_0.out.t6" 200 0 "Vss.t617" 200 17600,576 "a_8377_29020" 200 17600,576
device msubckt nfet_03v3 12505 17004 12506 17005  "Vss.t602" "Reset.t18" 160 0 "a_12401_17004" 200 10400,304 "a_12585_17004" 200 10400,304
device msubckt pfet_03v3 -4631 30169 -4630 30170  "adc_PISO_0.avdd" "a_n4631_29217.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_n4551_30169.t2" 500 26000,604
device msubckt nfet_03v3 -4447 35924 -4446 35925  "Vss.t542" "a_n4551_30169.t4" 160 0 "a_n4551_35924" 200 10400,304 "a_n4367_35924" 200 10400,304
device msubckt nfet_03v3 -7805 -2044 -7804 -2043  "Vss.t56" "Vin2.t2" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404 "a_n9429_n3007.t2" 300 15600,404
device msubckt nfet_03v3 44215 31516 44216 31517  "Vss.t514" "Piso_out.t4" 160 0 "Vss.t515" 200 17600,576 "a_44295_31516" 200 10400,304
device msubckt nfet_03v3 -6035 21417 -6034 21418  "Vss.t245" "SARlogic_0.dffrs_14.Qb" 160 0 "a_n6139_21417" 200 10400,304 "adc_PISO_0.B6.t1" 200 17600,576
device msubckt pfet_03v3 23969 32375 23970 32376  "adc_PISO_0.avdd" "Clk_piso.t1" 160 0 "a_23785_29218.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 33257 36785 33258 36786  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_33257_33628.t0" 500 26000,604
device msubckt pfet_03v3 8279 17864 8280 17865  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_10.nand3_8.Z" 500 26000,604
device msubckt nfet_03v3 9949 19210 9950 19211  "Vss.t13" "SARlogic_0.dffrs_10.nand3_8.C.t4" 160 0 "a_9845_19210" 200 10400,304 "a_10029_19210" 200 10400,304
device msubckt nfet_03v3 8463 23619 8464 23620  "Vss.t191" "SARlogic_0.dffrs_10.nand3_8.Z" 160 0 "a_8359_23619" 200 10400,304 "a_8543_23619" 200 10400,304
device msubckt pfet_03v3 23969 30170 23970 30171  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_23865_30170.t1" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 28799 28100 28800 28101  "Vss.t639" "adc_PISO_0.B2.t6" 200 0 "a_28027_28820.t2" 200 17600,576 "a_28215_28100" 200 10400,304
device msubckt pfet_03v3 33257 34580 33258 34581  "adc_PISO_0.avdd" "a_33257_33628.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_33257_31423.t3" 500 26000,604
device msubckt nfet_03v3 42913 35925 42914 35926  "Vss.t2" "a_42809_30170.t4" 160 0 "a_42809_35925" 200 10400,304 "a_42993_35925" 200 10400,304
device msubckt nfet_03v3 -7889 17007 -7888 17008  "Vss.t675" "SARlogic_0.dffrs_14.nand3_8.C.t5" 160 0 "Vss.t676" 200 17600,576 "a_n7809_17007" 200 10400,304
device msubckt pfet_03v3 -7889 14903 -7888 14904  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_0.nand3_1.C.t0" 500 26000,604
device msubckt nfet_03v3 -7889 9633 -7888 9634  "Vss.t50" "SARlogic_0.dffrs_0.nand3_6.C.t5" 160 0 "Vss.t51" 200 17600,576 "a_n7809_9633" 200 10400,304
device msubckt nfet_03v3 8463 21414 8464 21415  "Vss.t599" "Reset.t17" 160 0 "a_8359_21414" 200 10400,304 "a_8543_21414" 200 10400,304
device msubckt pfet_03v3 40703 29984 40704 29985  "adc_PISO_0.avdd" "a_39055_28100" 200 0 "a_39915_29984" 600 31200,704 "a_39727_29264.t3" 600 52800,1376
device msubckt nfet_03v3 28115 30440 28116 30441  "Vss.t544" "adc_PISO_0.dffrs_3.Q.t4" 200 0 "Vss.t545" 200 17600,576 "a_28215_30440" 200 10400,304
device msubckt nfet_03v3 379 14043 380 14044  "Vss.t18" "SARlogic_0.dffrs_2.nand3_8.Z.t4" 160 0 "a_275_14043" 200 10400,304 "a_459_14043" 200 10400,304
device msubckt pfet_03v3 34743 32376 34744 32377  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_1.Bit.t6" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_4.Qb" 500 26000,604
device msubckt pfet_03v3 -7805 497 -7804 498  "Vdd.t44" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t10" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t6" 200 10400,304 "Vdd.t45" 200 10400,304
device msubckt nfet_03v3 4841 35924 4842 35925  "Vss.t171" "adc_PISO_0.avdd" 160 0 "Vss.t172" 200 17600,576 "a_4921_35924" 200 10400,304
device msubckt nfet_03v3 42913 33720 42914 33721  "Vss.t173" "adc_PISO_0.avdd" 160 0 "a_42809_33720" 200 10400,304 "a_42993_33720" 200 10400,304
device msubckt nfet_03v3 4421 11838 4422 11839  "Vss.t598" "Reset.t16" 160 0 "a_4317_11838" 200 10400,304 "a_4501_11838" 200 10400,304
device msubckt pfet_03v3 -3479 20069 -3478 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.nand3_8.Z" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_7.nand3_8.C.t0" 500 44000,1176
device msubckt nfet_03v3 -301 30439 -300 30440  "Vss.t38" "adc_PISO_0.2inmux_2.Bit.t5" 200 0 "Vss.t39" 200 17600,576 "a_n201_30439" 200 10400,304
device msubckt nfet_03v3 5025 35924 5026 35925  "Vss.t255" "a_4921_30169.t4" 160 0 "a_4921_35924" 200 10400,304 "a_5105_35924" 200 10400,304
device msubckt nfet_03v3 1865 19210 1866 19211  "Vss.t520" "SARlogic_0.dffrs_8.nand3_8.C.t4" 160 0 "a_1761_19210" 200 10400,304 "a_1945_19210" 200 10400,304
device msubckt nfet_03v3 24153 31515 24154 31516  "Vss.t48" "a_23865_30170.t4" 160 0 "a_24049_31515" 200 10400,304 "a_23785_29218.t1" 200 17600,576
device msubckt nfet_03v3 44215 33720 44216 33721  "Vss.t174" "adc_PISO_0.avdd" 160 0 "Vss.t175" 200 17600,576 "a_44295_33720" 200 10400,304
device msubckt nfet_03v3 2049 19210 2050 19211  "Vss.t597" "Reset.t15" 160 0 "a_1945_19210" 200 10400,304 "SARlogic_0.dffrs_8.Qb" 200 17600,576
device msubckt nfet_03v3 -6219 9634 -6218 9635  "Vss.t195" "SARlogic_0.dffrs_0.nand3_8.C.t4" 160 0 "a_n6323_9634" 200 10400,304 "a_n6139_9634" 200 10400,304
device msubckt nfet_03v3 -3663 9633 -3662 9634  "Vss.t291" "SARlogic_0.clk" 160 0 "a_n3767_9633" 200 10400,304 "a_n3583_9633" 200 10400,304
device msubckt pfet_03v3 16547 22274 16548 22275  "adc_PISO_0.avdd" "Reset.t14" 160 0 "SARlogic_0.dffrs_12.nand3_6.C.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 9949 22274 9950 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.nand3_6.C.t5" 160 0 "adc_PISO_0.B2.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 13807 21414 13808 21415  "Vss.t533" "SARlogic_0.dffrs_4.Qb.t4" 160 0 "Vss.t534" 200 17600,576 "a_13887_21414" 200 10400,304
device msubckt nfet_03v3 -6403 21417 -6402 21418  "Vss.t408" "SARlogic_0.dffrs_13.Qb.t5" 160 0 "Vss.t409" 200 17600,576 "a_n6323_21417" 200 10400,304
device msubckt nfet_03v3 -7521 21417 -7520 21418  "Vss.t4" "adc_PISO_0.B5.t4" 160 0 "a_n7625_21417" 200 10400,304 "SARlogic_0.dffrs_14.nand3_6.C.t0" 200 17600,576
device msubckt pfet_03v3 195 24479 196 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.Qb.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_8.nand3_1.C" 500 26000,604
device msubckt nfet_03v3 6511 31515 6512 31516  "Vss.t491" "a_4841_29217.t4" 160 0 "a_6407_31515" 200 10400,304 "a_6591_31515" 200 10400,304
device msubckt pfet_03v3 33625 36785 33626 36786  "adc_PISO_0.avdd" "a_33257_31423.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_33257_33628.t1" 500 44000,1176
device msubckt pfet_03v3 8647 17864 8648 17865  "adc_PISO_0.avdd" "SAR_in.t1" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_10.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 16363 17864 16364 17865  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_12.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 5907 12698 5908 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_6.C.t6" 160 0 "SARlogic_0.dffrs_4.d.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 12505 12698 12506 12699  "adc_PISO_0.avdd" "Reset.t13" 160 0 "SARlogic_0.dffrs_5.nand3_6.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 12689 11838 12690 11839  "Vss.t292" "SARlogic_0.clk" 160 0 "a_12585_11838" 200 10400,304 "SARlogic_0.dffrs_5.nand3_6.C.t2" 200 17600,576
device msubckt pfet_03v3 5907 20070 5908 20071  "adc_PISO_0.avdd" "SARlogic_0.dffrs_9.nand3_8.C.t5" 160 0 "SARlogic_0.dffrs_9.Qb" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 4237 14903 4238 14904  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_3.nand3_1.C.t1" 500 26000,604
device msubckt pfet_03v3 14681 32375 14682 32376  "adc_PISO_0.avdd" "a_14393_30170.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_14313_29218.t0" 500 44000,1176
device msubckt nfet_03v3 18217 19210 18218 19211  "Vss.t596" "Reset.t12" 160 0 "a_18113_19210" 200 10400,304 "SARlogic_0.dffrs_12.Qb" 200 17600,576
device msubckt pfet_03v3 195 22274 196 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.nand3_1.C" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_8.nand3_6.C.t0" 500 26000,604
device msubckt nfet_03v3 -9933 -3007 -9932 -3006  "Vss.t0" "a_n9933_n3099" 400 0 "a_n10021_n3007" 300 26400,776 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404
device msubckt pfet_03v3 34743 34580 34744 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.2inmux_1.Bit.t2" 500 26000,604
device msubckt pfet_03v3 33625 34580 33626 34581  "adc_PISO_0.avdd" "Clk_piso.t0" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_33257_31423.t1" 500 44000,1176
device msubckt pfet_03v3 12505 10493 12506 10494  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "SARlogic_0.dffrs_5.nand3_8.C.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 379 7428 380 7429  "Vss.t595" "Reset.t11" 160 0 "a_275_7428" 200 10400,304 "a_459_7428" 200 10400,304
device msubckt nfet_03v3 4237 19209 4238 19210  "Vss.t403" "SARlogic_0.dffrs_9.nand3_6.C.t5" 160 0 "Vss.t404" 200 17600,576 "a_4317_19209" 200 10400,304
device msubckt pfet_03v3 1865 22274 1866 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.nand3_6.C.t5" 160 0 "adc_PISO_0.B4.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 14681 30170 14682 30171  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_3.OUT.t2" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_14393_30170.t0" 500 44000,1176
device msubckt pfet_03v3 2049 22274 2050 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.B4.t1" 500 44000,1176
device msubckt pfet_03v3 -3847 20069 -3846 20070  "adc_PISO_0.avdd" "SARlogic_0.dffrs_7.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_7.nand3_8.C.t2" 500 26000,604
device msubckt pfet_03v3 -7705 17867 -7704 17868  "adc_PISO_0.avdd" "Reset.t10" 160 0 "SARlogic_0.dffrs_14.nand3_8.Z" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 4237 17004 4238 17005  "Vss.t250" "SARlogic_0.dffrs_9.nand3_8.C.t4" 160 0 "Vss.t251" 200 17600,576 "a_4317_17004" 200 10400,304
device msubckt pfet_03v3 4237 8288 4238 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_3.nand3_8.Z.t3" 500 26000,604
device msubckt pfet_03v3 17749 29740 17750 29741  "adc_PISO_0.avdd" "inv2_0.out.t5" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_17849_29020" 600 52800,1376
device msubckt nfet_03v3 10133 19210 10134 19211  "Vss.t594" "Reset.t9" 160 0 "a_10029_19210" 200 10400,304 "SARlogic_0.dffrs_10.Qb" 200 17600,576
device msubckt nfet_03v3 12505 7428 12506 7429  "Vss.t593" "Reset.t8" 160 0 "a_12401_7428" 200 10400,304 "a_12585_7428" 200 10400,304
device msubckt nfet_03v3 -9325 -2044 -9324 -2043  "Vss.t55" "Vin2.t1" 400 0 "a_n9429_n3007.t1" 300 15600,404 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404
device msubckt nfet_03v3 -2961 31515 -2960 31516  "Vss.t301" "a_n4631_29217.t4" 160 0 "a_n3065_31515" 200 10400,304 "a_n2881_31515" 200 10400,304
device msubckt pfet_03v3 563 24479 564 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_8.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_8.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 28115 28820 28116 28821  "adc_PISO_0.avdd" "a_27321_29020" 200 0 "a_28027_28820.t3" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt nfet_03v3 5209 29309 5210 29310  "Vss.t10" "adc_PISO_0.2inmux_2.OUT.t2" 160 0 "a_5105_29309" 200 10400,304 "a_4921_30169.t2" 200 17600,576
device msubckt pfet_03v3 16731 17864 16732 17865  "adc_PISO_0.avdd" "Vss.t677" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_12.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 18217 22274 18218 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_12.Q.t1" 500 44000,1176
device msubckt nfet_03v3 -3145 31515 -3144 31516  "Vss.t36" "adc_PISO_0.2inmux_2.Bit.t4" 160 0 "Vss.t37" 200 17600,576 "a_n3065_31515" 200 10400,304
device msubckt pfet_03v3 21555 29984 21556 29985  "adc_PISO_0.avdd" "a_20111_28100" 200 0 "a_20783_29264.t2" 600 52800,1376 "a_20971_29984" 600 31200,704
device msubckt pfet_03v3 4605 14903 4606 14904  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_6.C.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_3.nand3_1.C.t2" 500 44000,1176
device msubckt pfet_03v3 12321 14903 12322 14904  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_5.nand3_1.C.t0" 500 26000,604
device msubckt pfet_03v3 -7889 12698 -7888 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_1.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_0.nand3_6.C.t0" 500 26000,604
device msubckt nfet_03v3 5907 9634 5908 9635  "Vss.t568" "SARlogic_0.dffrs_3.nand3_8.C.t4" 160 0 "a_5803_9634" 200 10400,304 "a_5987_9634" 200 10400,304
device msubckt nfet_03v3 1927 29263 1928 29264  "Vss.t75" "a_1167_30439" 200 0 "a_1839_29263.t0" 200 17600,576 "Vss.t76" 200 17600,576
device msubckt pfet_03v3 -301 28819 -300 28820  "adc_PISO_0.avdd" "a_n1095_29019" 200 0 "a_n389_28819.t3" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt pfet_03v3 563 22274 564 22275  "adc_PISO_0.avdd" "adc_PISO_0.B3.t5" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_8.nand3_6.C.t2" 500 44000,1176
device msubckt nfet_03v3 37791 30440 37792 30441  "Vss.t426" "adc_PISO_0.2inmux_1.Bit.t5" 200 0 "a_37687_30440" 200 10400,304 "Vss.t427" 200 17600,576
device msubckt nfet_03v3 30343 29264 30344 29265  "Vss.t276" "a_29583_30440" 200 0 "a_30255_29264.t0" 200 17600,576 "Vss.t277" 200 17600,576
device msubckt pfet_03v3 13991 10494 13992 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_8.C.t6" 160 0 "SARlogic_0.dffrs_5.Qb.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 -8413 -3007 -8412 -3006  "Vss.t54" "Vin2.t0" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 300 15600,404 "a_n9429_n3007.t0" 300 15600,404
device msubckt nfet_03v3 10539 30440 10540 30441  "Vss.t309" "a_9083_31160.t4" 200 0 "Vss.t310" 200 17600,576 "a_10639_30440" 200 17600,576
device msubckt nfet_03v3 4605 9633 4606 9634  "Vss.t564" "SARlogic_0.dffrs_3.nand3_8.Z.t5" 160 0 "a_4501_9633" 200 10400,304 "SARlogic_0.dffrs_3.nand3_8.C.t0" 200 17600,576
device msubckt nfet_03v3 -9159 -659 -9158 -658  "Vss.t459" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t9" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t2" 400 20800,504 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t3" 400 20800,504
device msubckt pfet_03v3 -7889 24482 -7888 24483  "adc_PISO_0.avdd" "SARlogic_0.dffrs_13.Qb.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_14.nand3_1.C" 500 26000,604
device msubckt nfet_03v3 33257 31515 33258 31516  "Vss.t469" "a_33257_31423.t4" 160 0 "Vss.t470" 200 17600,576 "a_33337_31515" 200 10400,304
device msubckt nfet_03v3 12321 19209 12322 19210  "Vss.t323" "SARlogic_0.dffrs_11.nand3_6.C.t4" 160 0 "Vss.t324" 200 17600,576 "a_12401_19209" 200 10400,304
device msubckt pfet_03v3 -7889 10493 -7888 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_0.nand3_8.C.t3" 500 26000,604
device msubckt nfet_03v3 4605 19209 4606 19210  "Vss.t330" "SARlogic_0.dffrs_9.nand3_8.Z" 160 0 "a_4501_19209" 200 10400,304 "SARlogic_0.dffrs_9.nand3_8.C.t2" 200 17600,576
device msubckt pfet_03v3 1067 31159 1068 31160  "adc_PISO_0.avdd" "a_n389_31159.t4" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_1167_30439" 600 52800,1376
device msubckt pfet_03v3 14175 10494 14176 10495  "adc_PISO_0.avdd" "Reset.t7" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_5.Qb.t0" 500 44000,1176
device msubckt pfet_03v3 -11717 8288 -11716 8289  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "SARlogic_0.dffrs_13.nand3_8.Z.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 10133 22274 10134 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.Qb" 160 0 "adc_PISO_0.avdd" 500 26000,604 "adc_PISO_0.B2.t1" 500 44000,1176
device msubckt pfet_03v3 8279 24479 8280 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.Qb.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_10.nand3_1.C" 500 26000,604
device msubckt nfet_03v3 -301 28099 -300 28100  "Vss.t186" "a_n1095_29019" 200 0 "Vss.t187" 200 17600,576 "a_n201_28099" 200 10400,304
device msubckt nfet_03v3 -6219 19213 -6218 19214  "Vss.t674" "SARlogic_0.dffrs_14.nand3_8.C.t4" 160 0 "a_n6323_19213" 200 10400,304 "a_n6139_19213" 200 10400,304
device msubckt pfet_03v3 -8405 31159 -8404 31160  "adc_PISO_0.avdd" "a_n9861_31159.t4" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_n8305_30439" 600 52800,1376
device msubckt nfet_03v3 4605 17004 4606 17005  "Vss.t222" "SAR_in.t0" 160 0 "a_4501_17004" 200 10400,304 "SARlogic_0.dffrs_9.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 12321 17004 12322 17005  "Vss.t201" "SARlogic_0.dffrs_11.nand3_8.C.t4" 160 0 "Vss.t202" 200 17600,576 "a_12401_17004" 200 10400,304
device msubckt nfet_03v3 -4263 35924 -4262 35925  "Vss.t264" "a_n4631_31422.t4" 160 0 "a_n4367_35924" 200 10400,304 "a_n4631_33627.t0" 200 17600,576
device msubckt pfet_03v3 42729 36785 42730 36786  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_42729_33628.t1" 500 26000,604
device msubckt pfet_03v3 8279 22274 8280 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.nand3_1.C" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_10.nand3_6.C.t3" 500 26000,604
device msubckt nfet_03v3 29003 30440 29004 30441  "Vss.t615" "inv2_0.out.t4" 200 0 "a_28215_30440" 200 10400,304 "a_28027_31160.t1" 200 17600,576
device msubckt pfet_03v3 23785 32375 23786 32376  "adc_PISO_0.avdd" "a_23785_31423.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_23785_29218.t0" 500 26000,604
device msubckt pfet_03v3 -10047 10494 -10046 10495  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_13.Qb.t2" 500 44000,1176
device msubckt pfet_03v3 -10661 3880 -10660 3881  "Vdd.t34" "a_n10831_3320" 120 0 "Comp_out.t7" 340 18700,450 "Vdd.t35" 340 18700,450
device msubckt pfet_03v3 29483 31160 29484 31161  "adc_PISO_0.avdd" "a_28027_31160.t4" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_29583_30440" 600 52800,1376
device msubckt pfet_03v3 42729 34580 42730 34581  "adc_PISO_0.avdd" "a_42729_33628.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_42729_31423.t3" 500 26000,604
device msubckt pfet_03v3 4237 12698 4238 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_1.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_3.nand3_6.C.t3" 500 26000,604
device msubckt nfet_03v3 9765 19210 9766 19211  "Vss.t637" "adc_PISO_0.B2.t5" 160 0 "Vss.t638" 200 17600,576 "a_9845_19210" 200 10400,304
device msubckt nfet_03v3 18643 28100 18644 28101  "Vss.t73" "a_17849_29020" 200 0 "Vss.t74" 200 17600,576 "a_18743_28100" 200 10400,304
device msubckt pfet_03v3 23785 30170 23786 30171  "adc_PISO_0.avdd" "a_23785_29218.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "a_23865_30170.t0" 500 26000,604
device msubckt nfet_03v3 10059 30440 10060 30441  "Vss.t614" "inv2_0.out.t3" 200 0 "a_9271_30440" 200 10400,304 "a_9083_31160.t2" 200 17600,576
device msubckt pfet_03v3 4237 10493 4238 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_3.nand3_8.C.t3" 500 26000,604
device msubckt nfet_03v3 14313 35925 14314 35926  "Vss.t176" "adc_PISO_0.avdd" 160 0 "Vss.t177" 200 17600,576 "a_14393_35925" 200 10400,304
device msubckt nfet_03v3 -6035 9634 -6034 9635  "Vss.t607" "Reset.t6" 160 0 "a_n6139_9634" 200 10400,304 "SARlogic_0.dffrs_0.Qb.t0" 200 17600,576
device msubckt nfet_03v3 33625 31515 33626 31516  "Vss.t418" "a_33337_30170.t5" 160 0 "a_33521_31515" 200 10400,304 "a_33257_29218.t3" 200 17600,576
device msubckt nfet_03v3 195 14043 196 14044  "Vss.t178" "adc_PISO_0.avdd" 160 0 "Vss.t179" 200 17600,576 "a_275_14043" 200 10400,304
device msubckt pfet_03v3 -6219 22277 -6218 22278  "adc_PISO_0.avdd" "SARlogic_0.dffrs_14.nand3_6.C.t4" 160 0 "adc_PISO_0.B6.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 6327 32375 6328 32376  "adc_PISO_0.avdd" "adc_PISO_0.dffrs_1.Q.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.dffrs_1.Qb" 500 26000,604
device msubckt nfet_03v3 12505 23619 12506 23620  "Vss.t243" "SARlogic_0.dffrs_11.nand3_8.Z" 160 0 "a_12401_23619" 200 10400,304 "a_12585_23619" 200 10400,304
device msubckt pfet_03v3 16363 24479 16364 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.Qb.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_12.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 8647 24479 8648 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_10.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_10.nand3_1.C" 500 44000,1176
device msubckt nfet_03v3 9855 28100 9856 28101  "Vss.t342" "adc_PISO_0.B4.t6" 200 0 "a_9083_28820.t1" 200 17600,576 "a_9271_28100" 200 10400,304
device msubckt nfet_03v3 14313 33720 14314 33721  "Vss.t375" "a_14313_33628.t4" 160 0 "Vss.t376" 200 17600,576 "a_14393_33720" 200 10400,304
device msubckt nfet_03v3 1681 19210 1682 19211  "Vss.t343" "adc_PISO_0.B4.t5" 160 0 "Vss.t344" 200 17600,576 "a_1761_19210" 200 10400,304
device msubckt pfet_03v3 8279 8288 8280 8289  "adc_PISO_0.avdd" "SARlogic_0.dffrs_4.nand3_8.C.t5" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_4.nand3_8.Z.t3" 500 26000,604
device msubckt nfet_03v3 -4631 35924 -4630 35925  "Vss.t180" "adc_PISO_0.avdd" 160 0 "Vss.t181" 200 17600,576 "a_n4551_35924" 200 10400,304
device msubckt nfet_03v3 -11717 11838 -11716 11839  "Vss.t182" "adc_PISO_0.avdd" 160 0 "a_n11821_11838" 200 10400,304 "a_n11637_11838" 200 10400,304
device msubckt nfet_03v3 -1993 9634 -1992 9635  "Vss.t601" "Reset.t5" 160 0 "a_n2097_9634" 200 10400,304 "SARlogic_0.dffrs_1.Qb.t0" 200 17600,576
device msubckt pfet_03v3 16363 22274 16364 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.nand3_1.C" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_12.nand3_6.C.t2" 500 26000,604
device msubckt nfet_03v3 6091 9634 6092 9635  "Vss.t600" "Reset.t4" 160 0 "a_5987_9634" 200 10400,304 "SARlogic_0.dffrs_3.Qb.t0" 200 17600,576
device msubckt nfet_03v3 12505 21414 12506 21415  "Vss.t608" "Reset.t3" 160 0 "a_12401_21414" 200 10400,304 "a_12585_21414" 200 10400,304
device msubckt pfet_03v3 9765 22274 9766 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.Qb.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.B2.t2" 500 26000,604
device msubckt pfet_03v3 8647 22274 8648 22275  "adc_PISO_0.avdd" "adc_PISO_0.B1.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_10.nand3_6.C.t1" 500 44000,1176
device msubckt nfet_03v3 31711 29264 31712 29265  "Vss.t382" "a_30255_29264.t4" 200 0 "Vss.t383" 200 17600,576 "adc_PISO_0.2inmux_5.OUT.t0" 200 17600,576
device msubckt nfet_03v3 -7197 -2044 -7196 -2043  "Vss.t57" "Vin1.t0" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t5" 300 15600,404 "a_n9429_n3007.t15" 300 15600,404
device msubckt nfet_03v3 195 7428 196 7429  "Vss.t399" "SARlogic_0.dffrs_2.nand3_8.C.t4" 160 0 "Vss.t400" 200 17600,576 "a_275_7428" 200 10400,304
device msubckt nfet_03v3 5907 21414 5908 21415  "Vss.t402" "SARlogic_0.dffrs_9.nand3_6.C.t4" 160 0 "a_5803_21414" 200 10400,304 "a_5987_21414" 200 10400,304
device msubckt pfet_03v3 10539 28820 10540 28821  "adc_PISO_0.avdd" "a_9083_28820.t4" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_10639_28100" 600 52800,1376
device msubckt pfet_03v3 -10415 10494 -10414 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_0.d.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_13.Qb.t1" 500 26000,604
device msubckt pfet_03v3 33441 36785 33442 36786  "adc_PISO_0.avdd" "a_33337_30170.t4" 160 0 "a_33257_33628.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 8463 17864 8464 17865  "adc_PISO_0.avdd" "Reset.t2" 160 0 "SARlogic_0.dffrs_10.nand3_8.Z" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 4605 12698 4606 12699  "adc_PISO_0.avdd" "SARlogic_0.clk" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_3.nand3_6.C.t2" 500 44000,1176
device msubckt pfet_03v3 5723 12698 5724 12699  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_4.d.t0" 500 26000,604
device msubckt pfet_03v3 12321 12698 12322 12699  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_1.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_5.nand3_6.C.t3" 500 26000,604
device msubckt pfet_03v3 37587 31160 37588 31161  "adc_PISO_0.avdd" "adc_PISO_0.2inmux_1.Bit.t4" 200 0 "a_37499_31160.t3" 600 52800,1376 "adc_PISO_0.avdd" 600 52800,1376
device msubckt pfet_03v3 5209 36784 5210 36785  "adc_PISO_0.avdd" "a_4841_31422.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "a_4841_33627.t3" 500 44000,1176
device msubckt pfet_03v3 5723 20070 5724 20071  "adc_PISO_0.avdd" "adc_PISO_0.B3.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_9.Qb" 500 26000,604
device msubckt nfet_03v3 -4447 29309 -4446 29310  "Vss.t183" "adc_PISO_0.avdd" 160 0 "a_n4551_29309" 200 10400,304 "a_n4367_29309" 200 10400,304
device msubckt nfet_03v3 -3479 11838 -3478 11839  "Vss.t293" "SARlogic_0.clk" 160 0 "a_n3583_11838" 200 10400,304 "SARlogic_0.dffrs_1.nand3_6.C.t2" 200 17600,576
device msubckt nfet_03v3 9949 9634 9950 9635  "Vss.t579" "SARlogic_0.dffrs_4.nand3_8.C.t4" 160 0 "a_9845_9634" 200 10400,304 "a_10029_9634" 200 10400,304
device msubckt nfet_03v3 18033 19210 18034 19211  "Vss.t450" "SARlogic_0.dffrs_12.nand3_8.C.t4" 160 0 "a_17929_19210" 200 10400,304 "a_18113_19210" 200 10400,304
device msubckt pfet_03v3 -1993 10494 -1992 10495  "adc_PISO_0.avdd" "Reset.t1" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_1.Qb.t1" 500 44000,1176
device msubckt nfet_03v3 13991 9634 13992 9635  "Vss.t573" "SARlogic_0.dffrs_5.nand3_8.C.t5" 160 0 "a_13887_9634" 200 10400,304 "a_14071_9634" 200 10400,304
device msubckt pfet_03v3 -10949 517 -10948 518  "Vdd.t20" "Clk.t0" 160 0 "Vdd.t21" 160 14080,496 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vp.t4" 160 14080,496
device msubckt pfet_03v3 12321 10493 12322 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_5.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "SARlogic_0.dffrs_5.nand3_8.C.t1" 500 26000,604
device msubckt nfet_03v3 -7363 -659 -7362 -658  "Vss.t464" "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout1.t9" 400 0 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vq" 400 20800,504 "comparator_no_offsetcal_0.lvsclean_SAlatch_0.Vout2.t2" 400 20800,504
device msubckt pfet_03v3 33441 34580 33442 34581  "adc_PISO_0.avdd" "adc_PISO_0.avdd" 160 0 "a_33257_31423.t0" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt pfet_03v3 4605 10493 4606 10494  "adc_PISO_0.avdd" "SARlogic_0.dffrs_3.nand3_8.Z.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_3.nand3_8.C.t1" 500 44000,1176
device msubckt nfet_03v3 12321 7428 12322 7429  "Vss.t571" "SARlogic_0.dffrs_5.nand3_8.C.t4" 160 0 "Vss.t572" 200 17600,576 "a_12401_7428" 200 10400,304
device msubckt pfet_03v3 -2177 10494 -2176 10495  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.nand3_8.C.t4" 160 0 "SARlogic_0.dffrs_1.Qb.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 8647 9633 8648 9634  "Vss.t582" "SARlogic_0.dffrs_4.nand3_8.Z.t4" 160 0 "a_8543_9633" 200 10400,304 "SARlogic_0.dffrs_4.nand3_8.C.t0" 200 17600,576
device msubckt pfet_03v3 1681 22274 1682 22275  "adc_PISO_0.avdd" "SARlogic_0.dffrs_1.Qb.t4" 160 0 "adc_PISO_0.avdd" 500 44000,1176 "adc_PISO_0.B4.t3" 500 26000,604
device msubckt nfet_03v3 563 14043 564 14044  "Vss.t589" "SARlogic_0.dffrs_2.nand3_6.C.t4" 160 0 "a_459_14043" 200 10400,304 "SARlogic_0.dffrs_2.nand3_1.C.t2" 200 17600,576
device msubckt nfet_03v3 -7889 21417 -7888 21418  "Vss.t85" "SARlogic_0.dffrs_14.nand3_1.C" 160 0 "Vss.t86" 200 17600,576 "a_n7809_21417" 200 10400,304
device msubckt pfet_03v3 -7705 22277 -7704 22278  "adc_PISO_0.avdd" "Reset.t0" 160 0 "SARlogic_0.dffrs_14.nand3_6.C.t2" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
device msubckt nfet_03v3 9375 28100 9376 28101  "Vss.t349" "a_8377_29020" 200 0 "a_9271_28100" 200 10400,304 "Vss.t350" 200 17600,576
device msubckt pfet_03v3 29003 28820 29004 28821  "adc_PISO_0.avdd" "adc_PISO_0.B2.t4" 200 0 "adc_PISO_0.avdd" 600 52800,1376 "a_28027_28820.t0" 600 52800,1376
device msubckt nfet_03v3 38271 30440 38272 30441  "Vss.t613" "inv2_0.out.t2" 200 0 "a_37499_31160.t2" 200 17600,576 "a_37687_30440" 200 10400,304
device msubckt pfet_03v3 16731 24479 16732 24480  "adc_PISO_0.avdd" "SARlogic_0.dffrs_12.nand3_6.C.t4" 160 0 "adc_PISO_0.avdd" 500 26000,604 "SARlogic_0.dffrs_12.nand3_1.C" 500 44000,1176
device msubckt nfet_03v3 5723 9634 5724 9635  "Vss.t113" "SARlogic_0.dffrs_4.d.t4" 160 0 "Vss.t114" 200 17600,576 "a_5803_9634" 200 10400,304
device msubckt pfet_03v3 -3663 20069 -3662 20070  "adc_PISO_0.avdd" "adc_PISO_0.B4.t4" 160 0 "SARlogic_0.dffrs_7.nand3_8.C.t3" 500 26000,604 "adc_PISO_0.avdd" 500 26000,604
