/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[134] & in_data[180]);
  assign celloutsig_0_8z = !(celloutsig_0_7z ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_1z);
  assign celloutsig_1_13z = celloutsig_1_4z | celloutsig_1_5z;
  assign celloutsig_0_4z = in_data[26] | celloutsig_0_0z[1];
  assign celloutsig_1_5z = celloutsig_1_4z | in_data[166];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 4'h0;
    else _00_ <= { in_data[32:30], celloutsig_0_1z };
  reg [4:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 5'h00;
    else _10_ <= { _00_, celloutsig_0_7z };
  assign out_data[4:0] = _10_;
  assign celloutsig_1_11z = { celloutsig_1_8z[2], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z } / { 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_15z = { in_data[177:176], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } / { 1'h1, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z[2:1], in_data[96] };
  assign celloutsig_1_16z = { in_data[105:100], celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, celloutsig_1_11z[1:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[40:38] / { 1'h1, in_data[24:23] };
  assign celloutsig_0_9z = { in_data[84], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_6z } / { 1'h1, celloutsig_0_9z };
  assign celloutsig_0_5z = { in_data[75:39], celloutsig_0_1z, _00_ } >= { in_data[49:35], _00_, _00_, celloutsig_0_3z, celloutsig_0_3z, _00_, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[152:117] >= in_data[153:118];
  assign celloutsig_1_4z = in_data[150:137] >= { in_data[146:141], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = ! celloutsig_1_11z;
  assign celloutsig_1_10z = ~^ { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_1z = ~^ { in_data[76:51], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z } << in_data[115:113];
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_2z } << { celloutsig_1_8z[2:1], celloutsig_1_6z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } <<< { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z } <<< _00_;
  assign celloutsig_1_19z = { celloutsig_1_7z[18:15], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_14z } <<< { celloutsig_1_15z[4:1], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_7z = { in_data[148:129], celloutsig_1_4z } <<< { in_data[133:123], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_7z = ~((celloutsig_0_3z[3] & celloutsig_0_6z) | (celloutsig_0_6z & _00_[0]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_2z) | (celloutsig_1_1z & celloutsig_1_3z));
  assign { out_data[128], out_data[109:96], out_data[36:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z };
endmodule
