vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw9_2/Waveform.vwf
source_file = 1, C:/verilogDesign/hw9_2/Waveform1.vwf
source_file = 1, C:/verilogDesign/hw9_2/Waveform2.vwf
source_file = 1, C:/verilogDesign/hw9_2/Waveform3.vwf
source_file = 1, C:/verilogDesign/hw9_2/test.v
source_file = 1, C:/verilogDesign/hw9_2/db/test.cbx.xml
design_name = test
instance = comp, \I[3]~input , I[3]~input, test, 1
instance = comp, \I[7]~input , I[7]~input, test, 1
instance = comp, \pe~output , pe~output, test, 1
instance = comp, \I[2]~input , I[2]~input, test, 1
instance = comp, \I[4]~input , I[4]~input, test, 1
instance = comp, \I[1]~input , I[1]~input, test, 1
instance = comp, \pe~0 , pe~0, test, 1
instance = comp, \I[8]~input , I[8]~input, test, 1
instance = comp, \I[6]~input , I[6]~input, test, 1
instance = comp, \I[5]~input , I[5]~input, test, 1
instance = comp, \pe~1 , pe~1, test, 1
instance = comp, \pe~2 , pe~2, test, 1
instance = comp, \I[0]~input , I[0]~input, test, 1
