,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/efabless/caravel_mpw-one.git,2020-11-12 19:28:25+00:00,Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.,134,efabless/caravel_mpw-one,312375773,Verilog,caravel_mpw-one,3870957,135,2023-11-21 18:29:10+00:00,"['caravel', 'sky130', 'magic', 'picorv32', 'openram', 'openroad', 'yosys']",https://api.github.com/licenses/apache-2.0
1,https://github.com/LIV2/GottaGoFastRAM.git,2020-11-18 15:58:56+00:00,8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV,7,LIV2/GottaGoFastRAM,313984698,Verilog,GottaGoFastRAM,10069,80,2024-02-20 17:54:39+00:00,[],
2,https://github.com/wuhanstudio/nand2tetris-iverilog.git,2020-11-12 23:16:39+00:00,A 16-bit Hack CPU from scratch on FPGA.,11,wuhanstudio/nand2tetris-iverilog,312419019,Verilog,nand2tetris-iverilog,1184,37,2024-03-05 10:37:31+00:00,"['nand2tetris', 'fpga', 'cpu']",None
3,https://github.com/whutddk/RiftCore.git,2020-11-23 06:36:06+00:00,"RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System",10,whutddk/RiftCore,315222577,Verilog,RiftCore,11637,32,2024-03-27 14:08:46+00:00,"['risc-v', 'mcu', 'rv64imc']",https://api.github.com/licenses/apache-2.0
4,https://github.com/luppp22/MIPS54SP-Lifesaver.git,2020-11-19 12:59:01+00:00,,0,luppp22/MIPS54SP-Lifesaver,314248788,Verilog,MIPS54SP-Lifesaver,4707,26,2024-04-05 03:57:56+00:00,[],None
5,https://github.com/red435/verilog_APB_SPI_interface.git,2020-11-16 14:58:21+00:00,SPI interface connect to APB BUS with Verilog HDL,5,red435/verilog_APB_SPI_interface,313336718,Verilog,verilog_APB_SPI_interface,261,20,2024-03-17 01:03:31+00:00,[],None
6,https://github.com/zoubs/PrinciplesofComputerOrganization.git,2020-11-18 05:33:38+00:00,南京航空航天大学计算机专业计算机组成原理，单周期和流水线cpu设计实验相关代码,2,zoubs/PrinciplesofComputerOrganization,313833257,Verilog,PrinciplesofComputerOrganization,13,13,2024-02-26 02:54:23+00:00,[],None
7,https://github.com/fiberhood/MorphleLogic.git,2020-11-23 23:14:31+00:00,"Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD",6,fiberhood/MorphleLogic,315463818,Verilog,MorphleLogic,2060234,12,2024-03-11 23:59:13+00:00,[],https://api.github.com/licenses/apache-2.0
8,https://github.com/roife/dasm.git,2020-11-17 17:06:27+00:00,A Verilog module for disassembling MIPS code.,1,roife/dasm,313687853,Verilog,dasm,30,12,2023-11-17 08:49:51+00:00,[],None
9,https://github.com/PyFive-RISC-V/pyfive_top_202011.git,2020-11-25 14:04:01+00:00,Top level for the November shuttle,2,PyFive-RISC-V/pyfive_top_202011,315957047,Verilog,pyfive_top_202011,2323,11,2023-02-15 07:23:09+00:00,[],None
10,https://github.com/wuhanstudio/picorv32_EG4S20.git,2020-11-25 11:37:47+00:00,A 32-bit RISC-V SoC on FPGA that supports RT-Thread.,4,wuhanstudio/picorv32_EG4S20,315920553,Verilog,picorv32_EG4S20,2093,11,2024-02-05 02:02:16+00:00,"['picorv32', 'picosoc', 'lichee-tang', 'rt-thread']",https://api.github.com/licenses/apache-2.0
11,https://github.com/shalan/QSPI_XIP_CTRL_DMC.git,2020-11-25 21:16:48+00:00,Quad SPI Flash XIP Controller with a direct mapped cache ,0,shalan/QSPI_XIP_CTRL_DMC,316055438,Verilog,QSPI_XIP_CTRL_DMC,55,10,2023-12-05 10:32:03+00:00,[],https://api.github.com/licenses/apache-2.0
12,https://github.com/cebarobot/UCAS-CALab-mycpu_axi_verify.git,2020-11-26 02:29:33+00:00,计算机体系结构研讨课  2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15,4,cebarobot/UCAS-CALab-mycpu_axi_verify,316103277,Verilog,UCAS-CALab-mycpu_axi_verify,132,8,2024-03-27 08:01:55+00:00,[],None
13,https://github.com/Uzair540/Reverse-Engineering-Rocket-Chip.git,2020-11-27 15:30:14+00:00,,3,Uzair540/Reverse-Engineering-Rocket-Chip,316537583,Verilog,Reverse-Engineering-Rocket-Chip,77441,8,2023-11-14 19:37:24+00:00,[],None
14,https://github.com/srimanthtenneti/SOC-Design-ARM-M0.git,2020-11-26 02:33:36+00:00,"This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.",1,srimanthtenneti/SOC-Design-ARM-M0,316103982,Verilog,SOC-Design-ARM-M0,1853,8,2024-04-07 07:05:58+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/akashlevy/NEM-Relay-CGRA.git,2020-11-18 17:34:37+00:00,"Jade CGRA using NEM relay interconnect fabric. Related repositories: NEM-Relay-CGRA-Flow, NEM-Relay-CAD",3,akashlevy/NEM-Relay-CGRA,314009583,Verilog,NEM-Relay-CGRA,1871069,8,2023-11-20 16:27:45+00:00,"['nems', 'cgra', 'fpga', 'programmable-logic', 'rtl', 'verilog', 'verilator', 'vlsi']",https://api.github.com/licenses/bsd-3-clause
16,https://github.com/calphool/M4ToVGA.git,2020-11-23 08:36:08+00:00,M4ToVGA FPGA Project,0,calphool/M4ToVGA,315249644,Verilog,M4ToVGA,29207,8,2023-11-27 17:28:51+00:00,[],None
17,https://github.com/ika-musume/ArcadeStuffs.git,2020-11-22 04:52:59+00:00,Excavating and rediscovering of random arcade craps,1,ika-musume/ArcadeStuffs,314962152,Verilog,ArcadeStuffs,14382,8,2023-10-08 10:05:00+00:00,[],https://api.github.com/licenses/gpl-2.0
18,https://github.com/Banyc/Verilog-Workplace.git,2020-11-26 10:04:36+00:00,"CPU (MIPS, RISC-V), ALU, Multiplier, Divider, and more...",0,Banyc/Verilog-Workplace,316190336,Verilog,Verilog-Workplace,3357,7,2024-02-13 16:25:20+00:00,[],None
19,https://github.com/rsnkhatri3/vsdPLLSoC.git,2020-11-26 13:20:47+00:00,,8,rsnkhatri3/vsdPLLSoC,316237370,Verilog,vsdPLLSoC,24886,7,2023-08-18 10:49:56+00:00,[],https://api.github.com/licenses/apache-2.0
20,https://github.com/flyjancy/common_cells.git,2020-11-26 12:33:02+00:00,common verilog components,0,flyjancy/common_cells,316225682,Verilog,common_cells,86,7,2023-09-07 05:41:58+00:00,[],https://api.github.com/licenses/gpl-3.0
21,https://github.com/MiSTer-devel/Arcade-SEGASYS1_MiSTer.git,2020-11-15 13:01:46+00:00,Sega System 1 for MiSTer,15,MiSTer-devel/Arcade-SEGASYS1_MiSTer,313032267,Verilog,Arcade-SEGASYS1_MiSTer,13725,6,2024-01-31 16:07:01+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/dark-flames/RISCV-CPU.git,2020-11-11 13:04:06+00:00,RISCV-CPU written in Verilog,0,dark-flames/RISCV-CPU,311972717,Verilog,RISCV-CPU,132,6,2024-01-08 21:21:34+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/JosiahMendes/MIPS32-T501.git,2020-11-20 13:11:43+00:00,"A low power, high performance 32-bit, 5-cycle MIPS core that implements a subset of instructions.",2,JosiahMendes/MIPS32-T501,314557861,Verilog,MIPS32-T501,1092,6,2022-07-15 08:33:37+00:00,"['mips32', 'mips-assembler', 'verilog', 'systemverilog', 'mips-processor']",https://api.github.com/licenses/gpl-3.0
24,https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Kintex7.git,2020-11-17 05:19:12+00:00,,0,BeeBeansTechnologies/SiTCPXG_Netlist_for_Kintex7,313515066,Verilog,SiTCPXG_Netlist_for_Kintex7,2515,6,2023-12-07 15:02:00+00:00,[],
25,https://github.com/millerresearch/spinet.git,2020-11-18 14:54:36+00:00,Minimalist Network-on-Chip,0,millerresearch/spinet,313967076,Verilog,spinet,398,6,2024-03-22 04:10:09+00:00,[],https://api.github.com/licenses/apache-2.0
26,https://github.com/kumarraj5364/AMBA-APB-PROTOCOL.git,2020-11-26 07:58:43+00:00,RTL Design and Verification,3,kumarraj5364/AMBA-APB-PROTOCOL,316160427,Verilog,AMBA-APB-PROTOCOL,432,5,2024-03-12 02:51:05+00:00,[],None
27,https://github.com/yuangpeng/COD_projects.git,2020-11-12 10:03:11+00:00,,0,yuangpeng/COD_projects,312236194,Verilog,COD_projects,7131,5,2022-03-18 16:02:33+00:00,[],None
28,https://github.com/JackHCC/EGo1-Vivado-Lock.git,2020-11-13 06:40:10+00:00,"FPGA设计，借助Vivado和Ego1实验平台设计的密码锁【内附报告】（FPGA design, password lock designed by vivado and ego1 experimental platform [attached report]）",0,JackHCC/EGo1-Vivado-Lock,312493978,Verilog,EGo1-Vivado-Lock,13140,5,2023-12-04 10:14:50+00:00,"['fpga', 'verilog', 'design', 'homework-assignments']",None
29,https://github.com/vipinkmenon/tutorialsOnVerilog.git,2020-11-17 06:54:50+00:00,,2,vipinkmenon/tutorialsOnVerilog,313532805,Verilog,tutorialsOnVerilog,4,5,2023-08-21 12:08:21+00:00,[],None
30,https://github.com/mattvenn/multi-project-harness.git,2020-11-11 12:18:23+00:00,,4,mattvenn/multi-project-harness,311961998,Verilog,multi-project-harness,385,4,2021-03-12 21:39:52+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/ggrummer/Dazzelite.git,2020-11-24 02:13:16+00:00,Ring of tri-color LED lights controlled via an FPGA using a few simple instructions,0,ggrummer/Dazzelite,315493625,Verilog,Dazzelite,5128,4,2022-08-28 23:59:33+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/tomkhenry/SHA-1_Verilog.git,2020-11-13 20:28:37+00:00,"SHA-1 Encryption Algorithm created using Verilog. Project completed in the Fall of 2020 with contributions from Tom Henry, Mike Prieto, and Eli Nordan.",0,tomkhenry/SHA-1_Verilog,312676550,Verilog,SHA-1_Verilog,318,4,2023-06-13 07:12:48+00:00,[],None
33,https://github.com/syahmisenpai97/jkff-counter.git,2020-11-12 17:07:57+00:00,jkff counter up verilog,0,syahmisenpai97/jkff-counter,312343414,Verilog,jkff-counter,4,4,2022-07-27 00:25:21+00:00,[],None
34,https://github.com/cole-maxwell/network_on_chip.git,2020-11-18 20:14:47+00:00,"Simulation, synthesis, and physical design for an NoC. Each tile of the chip multiprocessor (CMP) NoC has a router and associated processing core.",1,cole-maxwell/network_on_chip,314047200,Verilog,network_on_chip,42277,4,2023-01-09 03:27:40+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/nr-electronics/FPGA.git,2020-11-28 10:02:08+00:00,for FPGA,3,nr-electronics/FPGA,316704304,Verilog,FPGA,133505,4,2023-08-28 08:46:07+00:00,[],None
36,https://github.com/merledu/Ibtida.git,2020-11-22 11:36:37+00:00,A basic System on a Chip (SoC) based on the Buraq core for the Internet of Things (IoT).,2,merledu/Ibtida,315022596,Verilog,Ibtida,2459,4,2023-10-09 04:36:02+00:00,[],https://api.github.com/licenses/apache-2.0
37,https://github.com/sytan98/MIPS-CPU-Coursework.git,2020-11-23 05:53:42+00:00,,0,sytan98/MIPS-CPU-Coursework,315214115,Verilog,MIPS-CPU-Coursework,10811,3,2022-05-01 17:54:40+00:00,[],None
38,https://github.com/hamza-akhtar-dev/Verilog_Designs.git,2020-11-27 18:56:02+00:00,Repository contains Verilog Models (Hardware Descriptive Language) of some simple Combinational and Sequential Logical Circuits.,0,hamza-akhtar-dev/Verilog_Designs,316578629,Verilog,Verilog_Designs,20,3,2023-12-14 07:01:29+00:00,[],None
39,https://github.com/gatecat/nexus-dsp-hwtests.git,2020-11-19 14:25:58+00:00,,0,gatecat/nexus-dsp-hwtests,314272015,Verilog,nexus-dsp-hwtests,12,3,2022-02-21 14:21:04+00:00,[],https://api.github.com/licenses/isc
40,https://github.com/MiSTer-devel/CoCo2_MiSTer.git,2020-11-25 17:27:39+00:00,CoCo2 / Dragon Core for MiSTer,5,MiSTer-devel/CoCo2_MiSTer,316009324,Verilog,CoCo2_MiSTer,21739,3,2021-12-02 23:02:35+00:00,[],None
41,https://github.com/syahmisenpai97/tff-counter-up.git,2020-11-12 17:09:49+00:00,t flip flop counter up verilog,0,syahmisenpai97/tff-counter-up,312343912,Verilog,tff-counter-up,4,3,2022-05-23 03:58:45+00:00,[],None
42,https://github.com/Arkaeriit/reflet-microcontroller.git,2020-11-22 20:50:15+00:00,A micro-controller based on a Reflet CPU,0,Arkaeriit/reflet-microcontroller,315129558,Verilog,reflet-microcontroller,449,3,2023-01-30 11:48:27+00:00,[],https://api.github.com/licenses/mit
43,https://github.com/syahmisenpai97/finite-state-machine.git,2020-11-28 13:45:00+00:00,finite state machine moore and mealy,0,syahmisenpai97/finite-state-machine,316743053,Verilog,finite-state-machine,10,3,2022-05-23 03:58:11+00:00,[],None
44,https://github.com/Soham-coder/processor.git,2020-11-15 17:12:16+00:00,,3,Soham-coder/processor,313082065,Verilog,processor,103284,3,2023-10-25 17:21:54+00:00,[],None
45,https://github.com/syahmisenpai97/2s-complement-verilog.git,2020-11-12 17:05:09+00:00,2's complement for verilog,0,syahmisenpai97/2s-complement-verilog,312342748,Verilog,2s-complement-verilog,3,3,2022-05-23 03:58:46+00:00,[],None
46,https://github.com/hohaicongthuan/Verilog-Assignments.git,2020-11-17 16:25:37+00:00,Contain all assignments from my Verilog class.,0,hohaicongthuan/Verilog-Assignments,313677164,Verilog,Verilog-Assignments,27698,3,2023-11-21 08:09:23+00:00,[],https://api.github.com/licenses/gpl-3.0
47,https://github.com/syahmisenpai97/7-segment-verilog.git,2020-11-12 16:57:27+00:00,2 led of 7 segment verilog 0 to 99,0,syahmisenpai97/7-segment-verilog,312340892,Verilog,7-segment-verilog,12,3,2022-05-23 03:58:38+00:00,[],None
48,https://github.com/AISkyLab/EPM240T100C5N-MiniBoard-Examples.git,2020-11-13 15:50:21+00:00,Example Verilog code for AISkyLab-EPM240-570-100Pin-MiniBoard,0,AISkyLab/EPM240T100C5N-MiniBoard-Examples,312618494,Verilog,EPM240T100C5N-MiniBoard-Examples,12340,3,2023-07-06 08:42:21+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/syahmisenpai97/relative-magnitude-detector.git,2020-11-12 17:16:51+00:00,Verilog relative-magnitude detector,0,syahmisenpai97/relative-magnitude-detector,312345743,Verilog,relative-magnitude-detector,7,3,2022-05-23 03:58:42+00:00,[],None
50,https://github.com/ChernichenkoStephan/Riscv_Processor.git,2020-11-21 14:27:24+00:00,Simple RISC-V processor project,2,ChernichenkoStephan/Riscv_Processor,314829933,Verilog,Riscv_Processor,37,3,2022-08-15 01:58:51+00:00,[],None
51,https://github.com/suoglu/Verilog-Utilty-Modules.git,2020-11-20 22:29:32+00:00,Collection of utility modules written in Verilog,1,suoglu/Verilog-Utilty-Modules,314684706,Verilog,Verilog-Utilty-Modules,94,3,2022-07-27 16:18:15+00:00,"['verilog', 'fpga', 'gpio', 'counters', 'timer', 'clock-divider', 'pwm', 'pulse-width-modulation', 'random', 'random-number-generators', 'hardware', 'fifo']",
52,https://github.com/kofinandi/alchitryau.git,2020-11-11 14:49:51+00:00,Modules and constraint file (xdc) for the Alchitry Au FPGA development board,0,kofinandi/alchitryau,312000753,Verilog,alchitryau,9,3,2023-04-28 18:29:13+00:00,[],None
53,https://github.com/lwaekfjlk/5-Stage-Pipeline-CPU.git,2020-11-21 15:12:30+00:00,"A MIPS-based 5-stage Pipeline CPU with 4 forwarding paths, stalls, standard CP0 co-processor, and cache improvement.",1,lwaekfjlk/5-Stage-Pipeline-CPU,314839155,Verilog,5-Stage-Pipeline-CPU,125,3,2022-06-16 01:10:29+00:00,[],None
54,https://github.com/jinyier/RTL_INFOTRACK.git,2020-11-19 17:42:07+00:00,The repo contains the binary to perform RTL information tracking for hardware Trojan and hardware vulnerabilities detection and tracking.,2,jinyier/RTL_INFOTRACK,314324782,Verilog,RTL_INFOTRACK,7034,3,2021-07-29 02:08:40+00:00,[],None
55,https://github.com/xw2519/ISA-MIPS-coursework.git,2020-11-22 20:30:40+00:00,Imperial College London Electronic and Information Engineering 2nd year ISA MIPS winter term coursework,1,xw2519/ISA-MIPS-coursework,315126349,Verilog,ISA-MIPS-coursework,53014,3,2023-01-28 05:07:21+00:00,['cpu'],https://api.github.com/licenses/mit
56,https://github.com/syahmisenpai97/counter-up-and-down.git,2020-11-12 17:14:33+00:00,"Verilog.Design a 3-bit up and down counter that has an enable input X. When X=0, the counter will start counting down the value. When X=1, the counter continues to count up the value.",0,syahmisenpai97/counter-up-and-down,312345176,Verilog,counter-up-and-down,5,3,2022-05-23 03:58:43+00:00,[],None
57,https://github.com/secure-foundations/herqules.git,2020-11-19 02:27:07+00:00,,0,secure-foundations/herqules,314114391,Verilog,herqules,1751,3,2022-10-16 17:18:29+00:00,[],https://api.github.com/licenses/bsd-3-clause
58,https://github.com/syahmisenpai97/verilog-alu.git,2020-11-12 16:05:01+00:00,Arithmetic logic unit multiplexer 3 to 1 and 5 to 1,0,syahmisenpai97/verilog-alu,312327360,Verilog,verilog-alu,544,3,2022-05-23 03:57:15+00:00,[],None
59,https://github.com/chinoproject/chinocpu.git,2020-11-21 11:06:38+00:00,Chino CPU源码,0,chinoproject/chinocpu,314792293,Verilog,chinocpu,151,3,2021-03-21 09:28:26+00:00,[],https://api.github.com/licenses/gpl-3.0
60,https://github.com/ichirodev/basic-cpu-vhdl.git,2020-11-24 15:29:02+00:00,Basic CPU made in a hardware description language,0,ichirodev/basic-cpu-vhdl,315674228,Verilog,basic-cpu-vhdl,199,2,2023-03-04 14:27:31+00:00,"['vhdl', 'vhdl-examples']",None
61,https://github.com/sebajor/verilog_codes.git,2020-11-26 17:03:40+00:00,Verilog codes,0,sebajor/verilog_codes,316291820,Verilog,verilog_codes,133645,2,2023-05-05 23:06:14+00:00,[],https://api.github.com/licenses/gpl-3.0
62,https://github.com/daneshvar-amrollahi/Computer-Architecture-Course-Projects.git,2020-11-28 20:24:47+00:00,"MIPS Processor (Single-Cycle, Multi-Cycle, Pipeline) Implementation in Verilog HDL. ",0,daneshvar-amrollahi/Computer-Architecture-Course-Projects,316815847,Verilog,Computer-Architecture-Course-Projects,3056,2,2022-06-15 14:47:07+00:00,[],None
63,https://github.com/azzeloof/snek.git,2020-11-26 17:39:16+00:00,,1,azzeloof/snek,316299353,Verilog,snek,3248,2,2022-10-15 11:05:59+00:00,[],None
64,https://github.com/kazkojima/device-key.git,2020-11-14 10:23:27+00:00,An experimental device ROT,2,kazkojima/device-key,312793174,Verilog,device-key,20,2,2023-09-29 14:32:37+00:00,[],https://api.github.com/licenses/mit
65,https://github.com/Feb22th1997/modulation_recog.git,2020-11-15 08:27:26+00:00,Modulation-recognition  based on fpga,1,Feb22th1997/modulation_recog,312988359,Verilog,modulation_recog,47,2,2023-08-25 03:43:22+00:00,[],None
66,https://github.com/nandland/keypad-state-machine-demo.git,2020-11-20 20:21:02+00:00,Demo project showing Go Board interfacing to PmodKYPD with state machine logic.,0,nandland/keypad-state-machine-demo,314660675,Verilog,keypad-state-machine-demo,9,2,2021-07-20 07:22:41+00:00,[],https://api.github.com/licenses/mit
67,https://github.com/Colin-Suckow/fpga_vga_display.git,2020-11-19 22:12:01+00:00,A VGA display driver implemented on an Altera FPGA,0,Colin-Suckow/fpga_vga_display,314382137,Verilog,fpga_vga_display,15090,2,2022-01-02 04:08:35+00:00,[],None
68,https://github.com/Li-Zhe-Alex/verilog-execise.git,2020-11-19 15:09:03+00:00,,0,Li-Zhe-Alex/verilog-execise,314283977,Verilog,verilog-execise,366,2,2024-03-28 09:22:40+00:00,[],None
69,https://github.com/neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE.git,2020-11-28 11:48:49+00:00,Bubble Bobble hardware by Jotego. Port from MIST FPGA and MC2+,0,neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE,316721998,Verilog,Arcade-BUBBLE_BOBBLE_HARDWARE,4781,2,2021-10-22 22:22:02+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/jhmny/DE2-115-Piano.git,2020-11-19 01:49:44+00:00,,0,jhmny/DE2-115-Piano,314107268,Verilog,DE2-115-Piano,102289,2,2023-05-25 05:54:26+00:00,[],None
71,https://github.com/mballance/caravel_fwpayload.git,2020-11-20 00:42:04+00:00,Test project for the Open MPW shuttle,1,mballance/caravel_fwpayload,314406045,Verilog,caravel_fwpayload,2220041,2,2021-03-04 00:52:50+00:00,[],https://api.github.com/licenses/apache-2.0
72,https://github.com/favioacostad/SPI_IP_Core.git,2020-11-27 19:47:38+00:00,Synchronous communication protocol SPI for FPGA,1,favioacostad/SPI_IP_Core,316587304,Verilog,SPI_IP_Core,2617,2,2021-10-28 11:39:02+00:00,[],https://api.github.com/licenses/gpl-3.0
73,https://github.com/MiSTer-devel/Arcade-TimePilot84_MISTer.git,2020-11-22 02:50:40+00:00,Time Pilot '84 for MiSTer,3,MiSTer-devel/Arcade-TimePilot84_MISTer,314946614,Verilog,Arcade-TimePilot84_MISTer,9297,2,2021-12-26 02:49:51+00:00,[],None
74,https://github.com/lbbaker5900/ece-cortical-MainResearch.git,2020-11-27 17:51:31+00:00,,1,lbbaker5900/ece-cortical-MainResearch,316566932,Verilog,ece-cortical-MainResearch,387087,2,2021-06-15 02:38:08+00:00,[],None
75,https://github.com/thegamingbot/16-bit-Kogge-Stone-Adder.git,2020-11-13 13:28:18+00:00,,1,thegamingbot/16-bit-Kogge-Stone-Adder,312583307,Verilog,16-bit-Kogge-Stone-Adder,179,2,2020-11-16 13:14:13+00:00,[],None
76,https://github.com/robbruern/5-Stage_RISC-V_Processor.git,2020-11-11 23:49:23+00:00,"Worked on a team of 3 to complete a pipelined RISC-V processor from scratch in System Verilog, complete with dual L1 Caches, a L2 cache, prefetching, and a branch predictor.",1,robbruern/5-Stage_RISC-V_Processor,312118852,Verilog,5-Stage_RISC-V_Processor,1199,2,2023-05-17 11:12:14+00:00,[],None
77,https://github.com/zhangshijie1998/MIPS-CPU.git,2020-11-12 15:51:36+00:00,A simple 5 stage pipelined CPU based on MIPS.,0,zhangshijie1998/MIPS-CPU,312323932,Verilog,MIPS-CPU,115,2,2021-07-08 08:07:28+00:00,[],None
78,https://github.com/pluierry/BUMIANZHE.git,2020-11-15 09:13:05+00:00,helping,1,pluierry/BUMIANZHE,312995079,Verilog,BUMIANZHE,49,2,2023-08-03 17:16:01+00:00,[],None
79,https://github.com/fpelogia/RVSP.git,2020-11-22 16:15:21+00:00,RISC V based Simple Processor,1,fpelogia/RVSP,315078867,Verilog,RVSP,19347,2,2022-01-10 18:00:46+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/mo-hemdan/femto_RISCV.git,2020-11-24 18:28:17+00:00,A small RISCV processor implemented in Verilog and tested on real FPGA,0,mo-hemdan/femto_RISCV,315719415,Verilog,femto_RISCV,3456,2,2023-08-18 01:49:32+00:00,[],None
81,https://github.com/shrubbroom/Simple-RISC-V.git,2020-11-28 12:05:11+00:00,A simple RISC-V implementation in verilog,0,shrubbroom/Simple-RISC-V,316724836,Verilog,Simple-RISC-V,129,2,2023-05-18 01:31:38+00:00,[],https://api.github.com/licenses/gpl-3.0
82,https://github.com/wjdwls0630/khu_sensor_65n.git,2020-11-13 16:14:10+00:00,khu_sensor_65n,2,wjdwls0630/khu_sensor_65n,312624322,Verilog,khu_sensor_65n,90143,2,2020-11-20 08:46:30+00:00,[],None
83,https://github.com/Palmr/gameboy-vga.git,2020-11-26 09:11:29+00:00,FPGA based VGA output for Gameboys,0,Palmr/gameboy-vga,316177791,Verilog,gameboy-vga,4407,2,2023-02-09 20:09:26+00:00,[],https://api.github.com/licenses/mit
84,https://github.com/sinoyou/BUAA_Computer_Organization.git,2020-11-28 11:46:56+00:00,"Repo for the coursework of BUAA ""Computer Organization"" ",0,sinoyou/BUAA_Computer_Organization,316721703,Verilog,BUAA_Computer_Organization,30892,2,2021-04-23 08:30:28+00:00,[],None
85,https://github.com/stneng/RISCV-CPU.git,2020-11-24 15:26:46+00:00,A 5-stage pipeline RISCV CPU.,0,stneng/RISCV-CPU,315673622,Verilog,RISCV-CPU,162,2,2023-05-13 11:17:04+00:00,[],None
86,https://github.com/Yuming-s-Project/NetworkOnChip.git,2020-11-20 19:23:15+00:00,,1,Yuming-s-Project/NetworkOnChip,314649429,Verilog,NetworkOnChip,8275,1,2021-09-18 22:44:06+00:00,[],None
87,https://github.com/pasindumarasinghe/Verilog_8bit-CPU_Model.git,2020-11-17 14:01:53+00:00,Model of a simple 8-bit CPU,0,pasindumarasinghe/Verilog_8bit-CPU_Model,313637463,Verilog,Verilog_8bit-CPU_Model,691,1,2023-09-22 10:24:58+00:00,[],None
88,https://github.com/Nik-Sch/EDiC.git,2020-11-14 12:50:32+00:00,"Developement, Simulation and Emulation of an 8 bit CPU including a Software Framework for my Masters Thesis",0,Nik-Sch/EDiC,312816308,Verilog,EDiC,468478,1,2023-02-09 10:04:14+00:00,"['cpu', '8bit', '74', 'electronics']",None
89,https://github.com/UestcXiye/Computer-Composition-and-Structure.git,2020-11-24 12:10:16+00:00,电子科技大学《计算机组成与结构》课程的实验与实验报告,0,UestcXiye/Computer-Composition-and-Structure,315620889,Verilog,Computer-Composition-and-Structure,2349,1,2022-11-26 08:56:17+00:00,[],None
90,https://github.com/shalan/ADPoR.git,2020-11-25 21:18:27+00:00,All Digital Power on Reset (PoR),0,shalan/ADPoR,316055716,Verilog,ADPoR,85,1,2022-05-11 06:26:37+00:00,[],https://api.github.com/licenses/apache-2.0
91,https://github.com/thegamingbot/64-bit-4-2-Compression-Dadda-Multiplier.git,2020-11-13 13:56:06+00:00,,0,thegamingbot/64-bit-4-2-Compression-Dadda-Multiplier,312589932,Verilog,64-bit-4-2-Compression-Dadda-Multiplier,97,1,2020-11-13 16:02:29+00:00,[],None
92,https://github.com/fnmolina/traffic-lights-controller-FPGA.git,2020-11-28 23:10:37+00:00,,0,fnmolina/traffic-lights-controller-FPGA,316838486,Verilog,traffic-lights-controller-FPGA,22,1,2023-02-03 02:33:20+00:00,[],None
93,https://github.com/JorgeGarcia2/MIPS.git,2020-11-27 05:41:59+00:00,Repository for MIPS project,0,JorgeGarcia2/MIPS,316410375,Verilog,MIPS,79,1,2020-12-02 17:05:32+00:00,[],None
94,https://github.com/liordanis/MIPS-5-stage-pipeline-implementation.git,2020-11-11 10:49:30+00:00,,0,liordanis/MIPS-5-stage-pipeline-implementation,311941655,Verilog,MIPS-5-stage-pipeline-implementation,10,1,2022-09-29 10:46:37+00:00,[],https://api.github.com/licenses/mit
95,https://github.com/seanhwang10/ASIC-Design-works-in-HDL.git,2020-11-25 00:08:09+00:00,Sample ASIC Design works done in System Verilog,0,seanhwang10/ASIC-Design-works-in-HDL,315783292,Verilog,ASIC-Design-works-in-HDL,409,1,2021-03-04 12:54:23+00:00,[],None
96,https://github.com/ranjanbhai/Arty-S7-50-Verilog-Codes.git,2020-11-26 10:41:18+00:00,Tested working codes for Digilent Arty S7-50 Xilinx Spartan 7 based FPGA board written in Verilog,1,ranjanbhai/Arty-S7-50-Verilog-Codes,316198998,Verilog,Arty-S7-50-Verilog-Codes,21,1,2021-01-04 01:39:32+00:00,[],https://api.github.com/licenses/gpl-3.0
97,https://github.com/tianyilim/mips_proj.git,2020-11-21 14:02:01+00:00,Verilog implementation of a MIPS CPU for the IAC module,0,tianyilim/mips_proj,314825005,Verilog,mips_proj,1983,1,2021-02-04 17:05:43+00:00,[],None
98,https://github.com/kumarkhandagle/Verilog_Interview_Preparation.git,2020-11-23 07:41:37+00:00,,0,kumarkhandagle/Verilog_Interview_Preparation,315236508,Verilog,Verilog_Interview_Preparation,10,1,2024-02-16 19:39:47+00:00,[],None
99,https://github.com/Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018.git,2020-11-13 14:04:51+00:00,"  Digital Systems Design, Undergraduate Course (Fall 2017-2018), Sharif University of Technology, Instructor: Prof. Alireza Ejlali",0,Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018,312591970,Verilog,DigitalSystemsDesign---Fall2017-2018,4,1,2024-04-01 12:51:29+00:00,[],None
100,https://github.com/rlangoy/CRC32-Avalon-MM-IP.git,2020-11-16 09:54:13+00:00,CRC32-checksum ip example for Quatrus using memory mapped I/O,0,rlangoy/CRC32-Avalon-MM-IP,313257248,Verilog,CRC32-Avalon-MM-IP,6082,1,2022-02-23 10:27:59+00:00,[],None
101,https://github.com/jiaxu-2019/i2c.git,2020-11-18 00:25:03+00:00,,0,jiaxu-2019/i2c,313778079,Verilog,i2c,8,1,2023-06-21 01:30:47+00:00,[],None
102,https://github.com/azarmadr/xge.git,2020-11-16 08:53:11+00:00,,0,azarmadr/xge,313241961,Verilog,xge,2903,1,2022-04-19 22:23:52+00:00,[],None
103,https://github.com/TIANYU-Li-HFUT/Smartpark.git,2020-11-15 04:42:22+00:00,A smartcar with RISC-V cpu communicates  with sytem of parking （stm32）,0,TIANYU-Li-HFUT/Smartpark,312959197,Verilog,Smartpark,31,1,2023-04-12 09:57:44+00:00,[],None
104,https://github.com/FINE3-max/DSST-tracker.git,2020-11-15 05:51:22+00:00,,0,FINE3-max/DSST-tracker,312967491,Verilog,DSST-tracker,37,1,2020-11-15 06:15:55+00:00,[],None
105,https://github.com/ishaan-bose/Ima-make-A-CPU-from-scratch.git,2020-11-21 03:20:39+00:00,"i am making a cpu from scratch, because making a cpu is easier than making an app!!!!",0,ishaan-bose/Ima-make-A-CPU-from-scratch,314723273,Verilog,Ima-make-A-CPU-from-scratch,5,1,2020-12-07 13:55:21+00:00,[],None
106,https://github.com/ARMINPAN/Verilog-HWs.git,2020-11-20 20:30:20+00:00,LogicCr_Sharif,0,ARMINPAN/Verilog-HWs,314662428,Verilog,Verilog-HWs,51,1,2022-03-31 18:12:03+00:00,[],None
107,https://github.com/cpantel/HardwareMalwareSupervisor.git,2020-11-12 00:11:49+00:00,,0,cpantel/HardwareMalwareSupervisor,312122256,Verilog,HardwareMalwareSupervisor,3461,1,2022-05-25 06:28:12+00:00,[],https://api.github.com/licenses/gpl-2.0
108,https://github.com/wtfuzz/cyclone10-riscv.git,2020-11-28 06:20:43+00:00,Cyclone 10 RISC-V FuseSoC core,2,wtfuzz/cyclone10-riscv,316670853,Verilog,cyclone10-riscv,119,1,2021-03-29 17:43:46+00:00,[],None
109,https://github.com/XIAO-V/Handwriting_digits_detect.git,2020-11-15 04:21:02+00:00,基于随机计算的手写数字神经网络识别加速器,0,XIAO-V/Handwriting_digits_detect,312956608,Verilog,Handwriting_digits_detect,6191,1,2022-03-25 08:46:33+00:00,[],None
110,https://github.com/myminieye/Runber.git,2020-11-16 02:41:47+00:00,,2,myminieye/Runber,313173227,Verilog,Runber,35961,1,2020-11-16 05:38:24+00:00,[],None
111,https://github.com/rileychin/50.002-1D-GAME.git,2020-11-15 18:47:33+00:00,++BEAT CITY++ yeap,0,rileychin/50.002-1D-GAME,313099912,Verilog,50.002-1D-GAME,103,1,2022-03-18 17:09:01+00:00,[],None
112,https://github.com/mohithsathyanarayanan/caches.git,2020-11-22 17:25:56+00:00,implementation of direct-mapped and set-associative caches in verilog.,0,mohithsathyanarayanan/caches,315093141,Verilog,caches,4244,1,2021-04-06 16:49:47+00:00,[],None
113,https://github.com/khaizon/1DFlashQuantumTunneling.git,2020-11-16 06:17:59+00:00,1DFlashQuantumTunneling Alchitry Code,2,khaizon/1DFlashQuantumTunneling,313208519,Verilog,1DFlashQuantumTunneling,47311,1,2022-01-24 05:51:55+00:00,[],None
114,https://github.com/lloo099/MIPI_VA-Model.git,2020-11-17 03:43:09+00:00,,1,lloo099/MIPI_VA-Model,313499171,Verilog,MIPI_VA-Model,22,1,2022-09-30 08:08:34+00:00,[],None
115,https://github.com/supleed2/ELEC50010-IAC-CW.git,2020-11-20 09:22:13+00:00,"Synthesizable 32-bit MIPS 1 CPU, uses a memory-mapped bus to access memory and peripherals. (Unverified Commits are from before I signed commits)",1,supleed2/ELEC50010-IAC-CW,314504750,Verilog,ELEC50010-IAC-CW,9346,1,2024-01-19 04:13:59+00:00,"['cpu', 'fpga', 'mips', 'quartus-prime', 'verilog']",None
116,https://github.com/pat19218/Proyecto_final.git,2020-11-21 01:59:00+00:00,NIBBLER 4 bits,0,pat19218/Proyecto_final,314712581,Verilog,Proyecto_final,188,1,2021-02-11 21:38:53+00:00,[],None
117,https://github.com/keven-deoliveira/FPGA-DigitalClock.git,2020-11-16 20:18:36+00:00,,0,keven-deoliveira/FPGA-DigitalClock,313417050,Verilog,FPGA-DigitalClock,24,1,2021-02-23 20:03:32+00:00,[],None
118,https://github.com/Nastya880/quartus.git,2020-11-24 18:49:26+00:00,,0,Nastya880/quartus,315724122,Verilog,quartus,11,1,2023-06-13 05:44:04+00:00,[],None
119,https://github.com/thegamingbot/16-bit-5-2-Compression-Dadda-Multiplier.git,2020-11-13 13:40:19+00:00,,0,thegamingbot/16-bit-5-2-Compression-Dadda-Multiplier,312585975,Verilog,16-bit-5-2-Compression-Dadda-Multiplier,116,1,2020-11-13 16:02:33+00:00,[],None
120,https://github.com/thegamingbot/32-bit-15-4-Compression-Dadda-Multiplier.git,2020-11-13 13:48:57+00:00,,0,thegamingbot/32-bit-15-4-Compression-Dadda-Multiplier,312588165,Verilog,32-bit-15-4-Compression-Dadda-Multiplier,53,1,2020-11-13 16:02:30+00:00,[],None
121,https://github.com/eemans21/Creating-Different-Circuits-in-Verilog.git,2020-11-20 15:29:51+00:00,,0,eemans21/Creating-Different-Circuits-in-Verilog,314593766,Verilog,Creating-Different-Circuits-in-Verilog,13,1,2022-05-20 06:57:39+00:00,[],None
122,https://github.com/Dhruval360/16-bit-Shift-adder-Serial-adder.git,2020-11-14 09:41:42+00:00,This is a 16 bit shift serial adder written in verilog,3,Dhruval360/16-bit-Shift-adder-Serial-adder,312786903,Verilog,16-bit-Shift-adder-Serial-adder,379,1,2023-11-09 08:38:00+00:00,[],None
123,https://github.com/li-t2016/AHB-SLAVE.git,2020-11-16 19:36:41+00:00,Single Transfer,0,li-t2016/AHB-SLAVE,313407759,Verilog,AHB-SLAVE,2,1,2022-04-27 09:41:51+00:00,[],None
124,https://github.com/SandaruJayawardana/fpga-base-pipelined-processor.git,2020-11-14 17:04:03+00:00,,3,SandaruJayawardana/fpga-base-pipelined-processor,312862202,Verilog,fpga-base-pipelined-processor,1886,1,2020-12-10 08:34:20+00:00,[],https://api.github.com/licenses/mit
125,https://github.com/sethi-bhumika/FPGA-Design.git,2020-11-11 18:41:31+00:00,"FPGA design for implementing encoder, adder and counter circuits. (using logic tiles and switch boxes)",0,sethi-bhumika/FPGA-Design,312058442,Verilog,FPGA-Design,8,1,2020-11-27 19:14:04+00:00,"['fpga', 'fpga-programming', 'encoder', 'adder', 'configurable', 'counter']",None
126,https://github.com/kargaranamir/Sobel-Filter-Verilog.git,2020-11-27 17:11:59+00:00,,1,kargaranamir/Sobel-Filter-Verilog,316559325,Verilog,Sobel-Filter-Verilog,229,1,2022-03-18 11:40:36+00:00,"['sobel-filter', 'verilog', 'xilinx-vivado']",None
127,https://github.com/kkeevin123456/Logic-Design.git,2020-11-11 05:35:29+00:00,,0,kkeevin123456/Logic-Design,311872960,Verilog,Logic-Design,16553,1,2023-02-07 18:41:27+00:00,[],None
128,https://github.com/HayXaQAQ/FlappyBird.git,2020-11-15 09:15:14+00:00,基于FPGA平台的图像识别游戏,1,HayXaQAQ/FlappyBird,312995404,Verilog,FlappyBird,390,1,2023-04-17 10:48:28+00:00,[],None
129,https://github.com/kmisimn76/Spartan3_200_MLP.git,2020-11-18 12:25:03+00:00,Small MLP Inference in XC3S200,0,kmisimn76/Spartan3_200_MLP,313926864,Verilog,Spartan3_200_MLP,1999,1,2022-02-15 05:27:34+00:00,[],None
130,https://github.com/dac2021-submission/dac2021-submission.git,2020-11-22 16:10:47+00:00,,2,dac2021-submission/dac2021-submission,315077890,Verilog,dac2021-submission,4915,1,2021-01-19 13:08:58+00:00,[],None
131,https://github.com/mwwhited/EmbeddedBakery.git,2020-11-25 14:38:59+00:00,"Collection of arduino, avr and pic projects",2,mwwhited/EmbeddedBakery,315966439,Verilog,EmbeddedBakery,263395,1,2023-04-23 13:10:57+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/zzp1012/cache-verilog-modeling.git,2020-11-13 05:39:14+00:00,cache modeling using verilog,0,zzp1012/cache-verilog-modeling,312483371,Verilog,cache-verilog-modeling,247,1,2023-05-15 16:19:42+00:00,"['cache-simulator', 'verilog-project']",https://api.github.com/licenses/mit
133,https://github.com/PhoenixTAN/Computer-Organizaion.git,2020-11-17 03:54:26+00:00,,0,PhoenixTAN/Computer-Organizaion,313501182,Verilog,Computer-Organizaion,62958,1,2023-02-07 08:08:13+00:00,[],None
134,https://github.com/Yuming-s-Project/FPGA_Car_Racing_Game.git,2020-11-20 19:17:07+00:00,,0,Yuming-s-Project/FPGA_Car_Racing_Game,314648177,Verilog,FPGA_Car_Racing_Game,477,1,2021-11-30 10:24:13+00:00,[],None
135,https://github.com/nuclearliu/Verilog.git,2020-11-22 13:00:28+00:00,,0,nuclearliu/Verilog,315038464,Verilog,Verilog,16,1,2020-11-22 13:06:11+00:00,[],None
136,https://github.com/povik/wiretrace.git,2020-11-17 16:20:02+00:00,FPGA design for a basic logic analyzer,0,povik/wiretrace,313675691,Verilog,wiretrace,5,1,2023-11-07 12:56:09+00:00,[],None
137,https://github.com/albertomata8/Digitales2-PCI_capa_transmision.git,2020-11-18 06:31:45+00:00,"Secnd proyect of the course Digitals 2, in which we design a Transaction Layer of a PCIE",0,albertomata8/Digitales2-PCI_capa_transmision,313844048,Verilog,Digitales2-PCI_capa_transmision,10295,1,2023-05-17 06:25:05+00:00,[],None
138,https://github.com/ninlar/DistanceLED-Altera-Cyclone-II.git,2020-11-19 03:55:13+00:00,Detecting the distance using an HC-SR04 Module and an Altera Cyclone II FPGA,0,ninlar/DistanceLED-Altera-Cyclone-II,314130682,Verilog,DistanceLED-Altera-Cyclone-II,15,1,2020-11-24 17:39:02+00:00,[],https://api.github.com/licenses/mit
139,https://github.com/milovanovic/spectrometer.git,2020-11-25 17:43:33+00:00,Digital Spectrometer Generator,0,milovanovic/spectrometer,316012955,Verilog,spectrometer,2717,1,2023-02-04 12:06:44+00:00,[],https://api.github.com/licenses/apache-2.0
140,https://github.com/wansizhe/MIPSCPU-Course.git,2020-11-26 08:45:17+00:00,,0,wansizhe/MIPSCPU-Course,316171161,Verilog,MIPSCPU-Course,12090,1,2022-04-18 15:48:08+00:00,[],None
141,https://github.com/za1nrkhan/Ghazi.git,2020-11-25 15:25:27+00:00,,1,za1nrkhan/Ghazi,315978966,Verilog,Ghazi,255536,1,2022-05-01 08:02:05+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/neeldug/elec50010-2020-cpu-cw.git,2020-11-25 15:26:01+00:00,,1,neeldug/elec50010-2020-cpu-cw,315979113,Verilog,elec50010-2020-cpu-cw,774,1,2023-01-28 11:02:31+00:00,[],None
143,https://github.com/TaoTao-real/HDLBits.git,2020-11-13 15:47:02+00:00,HDLBits上的verilog练习,0,TaoTao-real/HDLBits,312617615,Verilog,HDLBits,21,1,2021-11-12 07:41:06+00:00,[],None
144,https://github.com/zyp351791/-.git,2020-11-13 09:26:27+00:00,MIPS流水线处理器,0,zyp351791/-,312530075,Verilog,-,30,1,2023-10-24 06:43:52+00:00,[],None
145,https://github.com/MeenakshiShankar/Verilog-For-Comparator.git,2020-11-28 04:23:08+00:00,,0,MeenakshiShankar/Verilog-For-Comparator,316655521,Verilog,Verilog-For-Comparator,34,1,2022-05-23 03:50:32+00:00,[],None
146,https://github.com/my123123123/digital_recognition.git,2020-11-15 06:17:00+00:00,this is a project about digital recognition based on verilog code,0,my123123123/digital_recognition,312970603,Verilog,digital_recognition,60,1,2021-05-25 11:04:22+00:00,[],None
147,https://github.com/chmo2019/EC311_Final_Project.git,2020-11-18 15:01:55+00:00,,0,chmo2019/EC311_Final_Project,313969196,Verilog,EC311_Final_Project,9935,1,2024-03-06 17:10:21+00:00,[],None
148,https://github.com/VasilyMarkov/LFSR.git,2020-11-27 13:23:07+00:00,,0,VasilyMarkov/LFSR,316507548,Verilog,LFSR,2,1,2022-05-09 16:12:17+00:00,[],None
149,https://github.com/KorotkiyEugene/pipe_mult.git,2020-11-26 08:56:25+00:00,,0,KorotkiyEugene/pipe_mult,316173940,Verilog,pipe_mult,2,1,2023-04-29 13:24:21+00:00,[],None
150,https://github.com/ntsdwkr/Verilog.git,2020-11-12 09:45:39+00:00,,0,ntsdwkr/Verilog,312232022,Verilog,Verilog,65,1,2022-08-16 13:24:06+00:00,[],None
151,https://github.com/Renliang-dotcom/USTB_MIPS.git,2020-11-20 16:51:37+00:00,,0,Renliang-dotcom/USTB_MIPS,314614886,Verilog,USTB_MIPS,17101,1,2022-09-20 15:23:50+00:00,[],None
152,https://github.com/Tony14235/16-bit-cpu.git,2020-11-12 07:08:56+00:00,,0,Tony14235/16-bit-cpu,312195503,Verilog,16-bit-cpu,10665,0,2022-04-12 08:50:31+00:00,[],None
153,https://github.com/Alaa-Morsy/UART.git,2020-11-21 18:25:59+00:00,A Universal Asynchronous Receiver/ Transmitter Verilog project  ,0,Alaa-Morsy/UART,314876914,Verilog,UART,1196,0,2022-05-05 11:28:22+00:00,[],None
154,https://github.com/dsheffie/sudoku-rtl.git,2020-11-13 15:24:07+00:00,Sudoku solver in Verilog,0,dsheffie/sudoku-rtl,312611891,Verilog,sudoku-rtl,390,0,2020-11-13 15:28:27+00:00,[],https://api.github.com/licenses/bsd-2-clause
155,https://github.com/SandaruJayawardana/advance-system-bus.git,2020-11-16 08:45:37+00:00,,1,SandaruJayawardana/advance-system-bus,313240152,Verilog,advance-system-bus,5977,0,2022-03-28 17:26:36+00:00,[],https://api.github.com/licenses/mit
156,https://github.com/yiqiu-sys/FPGA_Equalizer.git,2020-11-15 08:37:38+00:00,,0,yiqiu-sys/FPGA_Equalizer,312989805,Verilog,FPGA_Equalizer,57,0,2020-11-15 08:39:51+00:00,[],None
157,https://github.com/levi-8896032/anlgic.git,2020-11-15 06:00:17+00:00,,0,levi-8896032/anlgic,312968561,Verilog,anlgic,929,0,2020-11-15 06:07:19+00:00,[],None
158,https://github.com/blairtyx/SCD_64bit.git,2020-11-16 21:49:18+00:00,An ARM-based Single Cycle Datapath design,0,blairtyx/SCD_64bit,313435575,Verilog,SCD_64bit,1437,0,2021-01-13 07:55:19+00:00,[],None
159,https://github.com/Zwang1680/ECE154A_lab4.git,2020-11-16 22:00:53+00:00,,0,Zwang1680/ECE154A_lab4,313437826,Verilog,ECE154A_lab4,27,0,2020-11-17 08:34:16+00:00,[],None
160,https://github.com/emwilbanks/SPLICE_SL2.git,2020-11-15 16:07:50+00:00,,0,emwilbanks/SPLICE_SL2,313069431,Verilog,SPLICE_SL2,34,0,2020-11-15 16:08:03+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/Tatev2919/Sequence_FSM.git,2020-11-19 16:23:23+00:00,,0,Tatev2919/Sequence_FSM,314304261,Verilog,Sequence_FSM,1,0,2020-11-19 16:27:22+00:00,[],None
162,https://github.com/Tatev2919/Led_animation.git,2020-11-19 17:02:52+00:00,,0,Tatev2919/Led_animation,314314909,Verilog,Led_animation,24,0,2020-12-05 21:44:06+00:00,[],None
163,https://github.com/Margareth-Vela/Proyecto_uP.git,2020-11-19 18:57:25+00:00,,0,Margareth-Vela/Proyecto_uP,314342773,Verilog,Proyecto_uP,137,0,2020-11-22 22:47:08+00:00,[],None
164,https://github.com/emwilbanks/SE18_32.git,2020-11-15 16:06:57+00:00,,0,emwilbanks/SE18_32,313069264,Verilog,SE18_32,35,0,2020-11-15 16:07:11+00:00,[],https://api.github.com/licenses/mit
165,https://github.com/Aarya03/High-Speed-ALU-Processor-in-VHDL.git,2020-11-15 12:02:17+00:00,,0,Aarya03/High-Speed-ALU-Processor-in-VHDL,313021774,Verilog,High-Speed-ALU-Processor-in-VHDL,1458,0,2020-11-15 12:03:55+00:00,[],None
166,https://github.com/kilimanj4r0/simple_alu.git,2020-11-19 14:38:24+00:00,Implementing simple ALU (Element of a single-cycle processor),0,kilimanj4r0/simple_alu,314275629,Verilog,simple_alu,523,0,2020-11-26 14:50:04+00:00,[],None
167,https://github.com/piyawat-at/CPE223_Final_project.git,2020-11-20 05:29:48+00:00,,0,piyawat-at/CPE223_Final_project,314455812,Verilog,CPE223_Final_project,37,0,2021-09-23 08:23:26+00:00,[],None
168,https://github.com/alinaj2110/DDCO-Project.git,2020-11-18 11:19:08+00:00,,0,alinaj2110/DDCO-Project,313911509,Verilog,DDCO-Project,3,0,2021-01-11 08:50:28+00:00,[],None
169,https://github.com/h20190097/BITS-G540.git,2020-11-25 05:34:58+00:00,Research Practice,0,h20190097/BITS-G540,315839093,Verilog,BITS-G540,6,0,2020-11-25 05:37:23+00:00,[],None
170,https://github.com/ben-0220/verilog.git,2020-11-26 15:37:47+00:00,,0,ben-0220/verilog,316272130,Verilog,verilog,14,0,2020-11-29 13:47:45+00:00,[],None
171,https://github.com/shivanshu-sahoo/Verilog.git,2020-11-26 19:33:11+00:00,,0,shivanshu-sahoo/Verilog,316321140,Verilog,Verilog,64,0,2021-07-27 22:22:07+00:00,[],None
172,https://github.com/jedmijares/Tangled-Qat-Team-47.git,2020-11-20 18:14:03+00:00,Pseudo-quantum CPU in Verilog,0,jedmijares/Tangled-Qat-Team-47,314634396,Verilog,Tangled-Qat-Team-47,1152,0,2020-12-14 05:26:57+00:00,[],None
173,https://github.com/wansizhe/DigitalLogic-Course.git,2020-11-26 08:08:05+00:00,,0,wansizhe/DigitalLogic-Course,316162508,Verilog,DigitalLogic-Course,100,0,2021-04-18 13:24:36+00:00,[],None
174,https://github.com/OnurDz/simple_processor.git,2020-11-11 08:44:38+00:00,A simple processor structure with instructions written in Verilog HDL.,0,OnurDz/simple_processor,311911799,Verilog,simple_processor,3,0,2020-11-11 08:46:01+00:00,[],None
175,https://github.com/dclay0324/Pipelined_CPU.git,2020-11-17 13:34:58+00:00,,0,dclay0324/Pipelined_CPU,313630087,Verilog,Pipelined_CPU,750,0,2020-11-17 13:35:47+00:00,[],None
176,https://github.com/Pedro-Rella/iob-soc-lab.git,2020-11-17 16:35:24+00:00,,1,Pedro-Rella/iob-soc-lab,313679745,Verilog,iob-soc-lab,174204,0,2021-01-03 17:35:05+00:00,[],https://api.github.com/licenses/mit
177,https://github.com/huaixil/off_chip_sec.git,2020-11-16 02:11:12+00:00,,0,huaixil/off_chip_sec,313167825,Verilog,off_chip_sec,549,0,2021-05-06 17:50:27+00:00,[],None
178,https://github.com/manueldamiani/ISA_Lab1.git,2020-11-17 09:27:18+00:00,"Group 13, Lab 1 repository for the course Integrated Systems Architecture",0,manueldamiani/ISA_Lab1,313568741,Verilog,ISA_Lab1,16568,0,2020-11-18 11:08:34+00:00,[],None
179,https://github.com/NadavAshkenazi/Digital-Systems.git,2020-11-17 12:03:06+00:00,,0,NadavAshkenazi/Digital-Systems,313606295,Verilog,Digital-Systems,16748,0,2020-12-01 11:13:55+00:00,[],None
180,https://github.com/mazy1998/RISC-V-Processor.git,2020-11-16 14:15:19+00:00,The full pipeline of a RISC-V ALU architecture implemented in verilog,1,mazy1998/RISC-V-Processor,313324232,Verilog,RISC-V-Processor,446,0,2021-05-06 10:50:58+00:00,[],None
181,https://github.com/JorgeMunozTaylor/microelectronica_qflow.git,2020-11-17 00:20:25+00:00,Tarea sobre la herramienta Qflow del curso microelectrónica,0,JorgeMunozTaylor/microelectronica_qflow,313461447,Verilog,microelectronica_qflow,1374,0,2020-11-20 04:14:21+00:00,[],None
182,https://github.com/josephtnguyen/VGA_pong_project.git,2020-11-16 05:01:38+00:00,,0,josephtnguyen/VGA_pong_project,313196015,Verilog,VGA_pong_project,24,0,2020-11-16 06:52:20+00:00,[],None
183,https://github.com/Adair2028/FPGA-.git,2020-11-15 07:08:23+00:00,,0,Adair2028/FPGA-,312977412,Verilog,FPGA-,239,0,2020-11-15 07:24:19+00:00,[],None
184,https://github.com/tianhanGo/2020FPGA-.git,2020-11-15 05:39:15+00:00,,0,tianhanGo/2020FPGA-,312965984,Verilog,2020FPGA-,1525,0,2020-11-15 07:53:10+00:00,[],None
185,https://github.com/lukemyh123/Hand-Written-Number-Classification-by-Hardware-Neural-Network.git,2020-11-23 04:47:54+00:00,UCLA_ECE216_project_2020_Fall,0,lukemyh123/Hand-Written-Number-Classification-by-Hardware-Neural-Network,315203000,Verilog,Hand-Written-Number-Classification-by-Hardware-Neural-Network,5661,0,2021-07-02 18:24:41+00:00,[],None
186,https://github.com/shinco0327/Verilog_Fianl_Project.git,2020-11-23 09:37:10+00:00,,0,shinco0327/Verilog_Fianl_Project,315265591,Verilog,Verilog_Fianl_Project,81191,0,2023-04-06 16:41:47+00:00,[],None
187,https://github.com/hayleydmartinez/solitaire.git,2020-11-23 18:49:48+00:00,Final project for CS M152B,1,hayleydmartinez/solitaire,315410234,Verilog,solitaire,386,0,2020-12-12 02:26:41+00:00,[],None
188,https://github.com/Bruhath10/Verilog.git,2020-11-28 12:49:05+00:00,"This repository contains Verilog codes, Test-benches, and Output Waveforms for various designs",0,Bruhath10/Verilog,316732676,Verilog,Verilog,62,0,2020-12-06 10:45:55+00:00,[],None
189,https://github.com/Tatev2919/Out_divider_PWM.git,2020-11-19 16:47:13+00:00,,0,Tatev2919/Out_divider_PWM,314310738,Verilog,Out_divider_PWM,1,0,2020-11-19 16:51:00+00:00,[],None
190,https://github.com/lam19267/uP_LAM_19267.git,2020-11-23 02:03:31+00:00,,0,lam19267/uP_LAM_19267,315175543,Verilog,uP_LAM_19267,36,0,2020-11-23 02:03:39+00:00,[],None
191,https://github.com/shananjana/SmartCounter-verilog.git,2020-11-20 03:07:11+00:00,,0,shananjana/SmartCounter-verilog,314432458,Verilog,SmartCounter-verilog,164,0,2020-11-20 03:18:06+00:00,[],None
192,https://github.com/malcolmmcswain/141l-project.git,2020-11-19 23:17:35+00:00,,0,malcolmmcswain/141l-project,314392887,Verilog,141l-project,27,0,2020-12-04 22:10:17+00:00,[],None
193,https://github.com/carmenhg/EC311_Fall2020_Project.git,2020-11-25 22:32:00+00:00,,0,carmenhg/EC311_Fall2020_Project,316067815,Verilog,EC311_Fall2020_Project,1106,0,2020-12-10 01:32:14+00:00,[],None
194,https://github.com/barawn/pueo-rfsoc-study.git,2020-11-24 19:39:27+00:00,PUEO study repository for RFSoC usage,0,barawn/pueo-rfsoc-study,315735012,Verilog,pueo-rfsoc-study,30,0,2020-11-24 20:12:23+00:00,[],None
195,https://github.com/renatoseb/Lab7.git,2020-11-24 17:35:38+00:00,,0,renatoseb/Lab7,315707202,Verilog,Lab7,535,0,2020-11-26 00:42:44+00:00,[],None
196,https://github.com/HaianhC/C-.git,2020-11-24 15:39:28+00:00,,0,HaianhC/C-,315676999,Verilog,C-,34,0,2022-05-04 16:07:35+00:00,[],None
197,https://github.com/LoesterFranco/sky130A-prebuilt.git,2020-11-13 13:15:11+00:00,This is a prebuilt version of the sky130A PDK using open_pdks,1,LoesterFranco/sky130A-prebuilt,312580192,,sky130A-prebuilt,13995,0,2020-11-20 18:02:56+00:00,[],https://api.github.com/licenses/apache-2.0
198,https://github.com/TszwangKo/mine.git,2020-11-13 05:35:19+00:00,my lab,0,TszwangKo/mine,312482790,Verilog,mine,1189,0,2020-11-13 09:41:58+00:00,[],None
199,https://github.com/Arthur-Chang016/OpenMIPS.git,2020-11-28 17:17:18+00:00,Try to learn and build a OpenMIPS CPU with book <自己動手寫CPU>,0,Arthur-Chang016/OpenMIPS,316784244,Verilog,OpenMIPS,19,0,2020-12-08 06:27:39+00:00,[],None
200,https://github.com/blake-c-aggienetwork/blakesLabs.git,2020-11-27 23:31:05+00:00,ecen 350 lab files,0,blake-c-aggienetwork/blakesLabs,316620059,Verilog,blakesLabs,8,0,2022-11-27 22:20:06+00:00,[],None
201,https://github.com/brandonEsquivel/Qflow_Synthesis_physical_implementation.git,2020-11-13 14:55:33+00:00,"A general review and use of the Qflow tool, its commands, and its project structure is made. Implementation files are analyzed to calculate their delays, critical paths, number of gates, among others",0,brandonEsquivel/Qflow_Synthesis_physical_implementation,312604605,Verilog,Qflow_Synthesis_physical_implementation,3097,0,2020-11-14 18:31:20+00:00,[],https://api.github.com/licenses/apache-2.0
202,https://github.com/hadongzhu/music_strip.git,2020-11-15 07:32:26+00:00,,0,hadongzhu/music_strip,312980624,Verilog,music_strip,5041,0,2023-02-22 16:26:57+00:00,[],https://api.github.com/licenses/mit
203,https://github.com/emwilbanks/MUX4_32.git,2020-11-15 16:15:13+00:00,,0,emwilbanks/MUX4_32,313070893,Verilog,MUX4_32,40,0,2020-11-15 16:15:27+00:00,[],https://api.github.com/licenses/mit
204,https://github.com/emwilbanks/SE16_32.git,2020-11-15 16:08:43+00:00,,0,emwilbanks/SE16_32,313069593,Verilog,SE16_32,35,0,2020-11-15 16:08:57+00:00,[],https://api.github.com/licenses/mit
205,https://github.com/emwilbanks/MUX3_32.git,2020-11-15 15:50:05+00:00,,0,emwilbanks/MUX3_32,313065765,Verilog,MUX3_32,67,0,2020-11-15 15:50:18+00:00,[],https://api.github.com/licenses/mit
206,https://github.com/emwilbanks/SL2_32.git,2020-11-15 16:18:14+00:00,,0,emwilbanks/SL2_32,313071459,Verilog,SL2_32,34,0,2020-11-15 16:18:27+00:00,[],https://api.github.com/licenses/mit
207,https://github.com/roberto-dibella-polito/isa-lab-1.git,2020-11-16 09:27:26+00:00,,0,roberto-dibella-polito/isa-lab-1,313250473,Verilog,isa-lab-1,5036,0,2020-11-22 23:41:39+00:00,[],None
208,https://github.com/davidetiddia/ISA_Lab1_group14.git,2020-11-16 11:20:55+00:00,,0,davidetiddia/ISA_Lab1_group14,313278477,Verilog,ISA_Lab1_group14,24433,0,2020-11-18 10:47:26+00:00,[],None
209,https://github.com/Pedro-Rella/KNN.git,2020-11-18 11:08:24+00:00,,0,Pedro-Rella/KNN,313908977,Verilog,KNN,609,0,2021-02-04 02:42:28+00:00,[],None
210,https://github.com/HETFADIA/FPGA.git,2020-11-18 11:40:08+00:00,lab6,0,HETFADIA/FPGA,313916397,Verilog,FPGA,748,0,2021-05-23 21:01:30+00:00,[],None
211,https://github.com/hkhashoo/Iverilog-EvenCounter.git,2020-11-17 10:02:50+00:00,DDCO Lab Mini Project to implement and test an Even Counter in iverilog.,0,hkhashoo/Iverilog-EvenCounter,313577533,Verilog,Iverilog-EvenCounter,101,0,2020-12-04 07:21:18+00:00,[],None
212,https://github.com/otreblan/lab7.git,2020-11-17 13:00:31+00:00,,1,otreblan/lab7,313620737,Verilog,lab7,36,0,2020-11-26 21:43:38+00:00,[],None
213,https://github.com/huanghj78/-CPU.git,2020-11-23 06:32:48+00:00,,0,huanghj78/-CPU,315221901,Verilog,-CPU,213,0,2020-11-25 16:30:47+00:00,[],None
214,https://github.com/zigon15/VSM-Cpu.git,2020-11-22 21:18:38+00:00,,0,zigon15/VSM-Cpu,315134047,Verilog,VSM-Cpu,11,0,2020-11-22 21:32:53+00:00,[],None
215,https://github.com/Filipedgeraldo/iob_soc_final.git,2020-11-17 22:59:44+00:00,,0,Filipedgeraldo/iob_soc_final,313764431,Verilog,iob_soc_final,171110,0,2020-11-17 23:01:45+00:00,[],https://api.github.com/licenses/mit
216,https://github.com/tizentos/SSP-Module-Design.git,2020-11-21 08:22:25+00:00,,0,tizentos/SSP-Module-Design,314765830,Verilog,SSP-Module-Design,15,0,2020-11-21 08:27:59+00:00,[],None
217,https://github.com/cclienti/verilog-ip.git,2020-11-21 09:36:24+00:00,,0,cclienti/verilog-ip,314777547,Verilog,verilog-ip,699,0,2023-07-07 14:18:09+00:00,[],None
218,https://github.com/BenAndrew310/nctu-digital-circuit-lab-7.git,2020-11-21 17:30:43+00:00,In this lab we design a circuit to do a 4 x 4 matrix multiplication.,0,BenAndrew310/nctu-digital-circuit-lab-7,314866469,Verilog,nctu-digital-circuit-lab-7,9605,0,2020-11-23 13:21:31+00:00,[],None
219,https://github.com/bggillmore/CECS361_GroupProject.git,2020-11-16 21:24:30+00:00,,1,bggillmore/CECS361_GroupProject,313430687,Verilog,CECS361_GroupProject,44389,0,2020-12-03 19:51:29+00:00,[],None
220,https://github.com/FlyingFrank515/Verilog_Project_2020Fall.git,2020-11-24 15:46:29+00:00,"Special Project, 2020fall, NTUEE",0,FlyingFrank515/Verilog_Project_2020Fall,315678950,Verilog,Verilog_Project_2020Fall,34772,0,2021-02-16 02:47:55+00:00,[],None
221,https://github.com/pdf21/FPGA-Space-Invaders.git,2020-11-13 00:18:21+00:00,,0,pdf21/FPGA-Space-Invaders,312428540,Verilog,FPGA-Space-Invaders,96560,0,2020-12-16 09:42:13+00:00,[],None
222,https://github.com/JulioAv/Procesador.git,2020-11-22 05:46:51+00:00,,0,JulioAv/Procesador,314968943,Verilog,Procesador,62147,0,2020-11-23 02:08:26+00:00,[],None
223,https://github.com/armenuhiarakelyan1978/state_machine.git,2020-11-19 15:14:58+00:00,state machine,0,armenuhiarakelyan1978/state_machine,314285560,Verilog,state_machine,0,0,2020-11-19 15:15:43+00:00,[],None
224,https://github.com/xunaijie/adda.git,2020-11-20 14:59:42+00:00,,0,xunaijie/adda,314585959,Verilog,adda,11130,0,2020-11-20 15:06:08+00:00,[],None
225,https://github.com/TylerMoua/5-Stage-Pipelined-Datapath.git,2020-11-15 23:18:34+00:00,,0,TylerMoua/5-Stage-Pipelined-Datapath,313142839,Verilog,5-Stage-Pipelined-Datapath,1056,0,2021-07-30 03:46:22+00:00,[],None
226,https://github.com/kartika-nair/EvenNumberGenerator.git,2020-11-15 17:15:45+00:00,"A sequence generator for 4-bit even numbers, implemented in Verilog.",0,kartika-nair/EvenNumberGenerator,313082744,Verilog,EvenNumberGenerator,361,0,2021-08-18 05:57:42+00:00,"['counter', 'verilog', 'gtkwave']",None
227,https://github.com/Filipedgeraldo/iob-soc-teste-pratico.git,2020-11-15 18:13:27+00:00,,0,Filipedgeraldo/iob-soc-teste-pratico,313093771,Verilog,iob-soc-teste-pratico,173341,0,2020-11-15 18:51:19+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/emwilbanks/Flopenr.git,2020-11-15 15:16:02+00:00,,0,emwilbanks/Flopenr,313058867,Verilog,Flopenr,34,0,2020-11-15 15:16:17+00:00,[],https://api.github.com/licenses/mit
229,https://github.com/emwilbanks/DESwitch.git,2020-11-15 14:51:02+00:00,,0,emwilbanks/DESwitch,313053723,Verilog,DESwitch,32,0,2020-11-15 14:51:16+00:00,[],https://api.github.com/licenses/mit
230,https://github.com/alirezasalamat/4-4multiplier.git,2020-11-18 08:08:40+00:00,CAD 4*4 multiplier aasignment,0,alirezasalamat/4-4multiplier,313864893,Verilog,4-4multiplier,19,0,2020-11-20 00:10:24+00:00,[],None
231,https://github.com/DeborahVolpe/ISA_group6_Gabriele_Qin_Volpe.git,2020-11-13 20:08:46+00:00,,0,DeborahVolpe/ISA_group6_Gabriele_Qin_Volpe,312673122,Verilog,ISA_group6_Gabriele_Qin_Volpe,27871,0,2021-02-19 07:06:28+00:00,[],None
232,https://github.com/PEAK-UPV/DataNoC.git,2020-11-12 12:29:34+00:00,,0,PEAK-UPV/DataNoC,312270394,Verilog,DataNoC,117,0,2020-12-14 18:33:20+00:00,[],
233,https://github.com/ColdfireMC/netacq.git,2020-11-12 20:02:23+00:00,Datalogger de I2C,0,ColdfireMC/netacq,312382866,Verilog,netacq,24781,0,2021-08-22 16:56:06+00:00,[],None
234,https://github.com/rezaBarzgar/single_cycle.git,2020-11-13 09:20:19+00:00,,0,rezaBarzgar/single_cycle,312528668,Verilog,single_cycle,17390,0,2020-11-13 09:38:24+00:00,[],None
235,https://github.com/Deepakmanjunath855/verilog-codes.git,2020-11-28 08:50:11+00:00,,0,Deepakmanjunath855/verilog-codes,316692894,Verilog,verilog-codes,34,0,2020-11-28 08:59:21+00:00,[],None
236,https://github.com/MeenakshiShankar/Verilog-For-Multiplexer.git,2020-11-28 04:26:57+00:00,,0,MeenakshiShankar/Verilog-For-Multiplexer,316655975,Verilog,Verilog-For-Multiplexer,29,0,2021-01-13 03:15:30+00:00,[],None
237,https://github.com/sedakanikk/Computer-Organization.git,2020-11-20 19:08:08+00:00,,0,sedakanikk/Computer-Organization,314646233,Verilog,Computer-Organization,8333,0,2020-11-20 21:24:59+00:00,[],None
238,https://github.com/fscapolla/traffic-lights-controller.git,2020-11-25 14:00:04+00:00,Trabajo Práctico Final de Electrónica 3 (2020),0,fscapolla/traffic-lights-controller,315956003,Verilog,traffic-lights-controller,8,0,2023-05-29 00:33:31+00:00,[],None
239,https://github.com/Tatev2919/FSM_for_2_or_more_1-s.git,2020-11-19 16:41:48+00:00,,0,Tatev2919/FSM_for_2_or_more_1-s,314309289,Verilog,FSM_for_2_or_more_1-s,1,0,2021-02-10 13:20:32+00:00,[],None
240,https://github.com/DDHHZ/PPG.git,2020-11-15 06:37:42+00:00,it's a project to detect you heart rate continously,0,DDHHZ/PPG,312973279,Verilog,PPG,1376,0,2020-11-16 11:33:13+00:00,[],None
241,https://github.com/mukheshpugal/async_riscv.git,2020-11-22 14:52:12+00:00,Verilog model of an asynchronous RISCV CPU,0,mukheshpugal/async_riscv,315061402,Verilog,async_riscv,51,0,2021-02-18 15:54:24+00:00,[],https://api.github.com/licenses/mit
242,https://github.com/men18023/Proyecto_uP.git,2020-11-23 03:38:29+00:00,,0,men18023/Proyecto_uP,315192195,Verilog,Proyecto_uP,52,0,2020-11-23 03:39:05+00:00,[],None
243,https://github.com/justinkoh/mips.git,2020-11-27 10:12:00+00:00,,0,justinkoh/mips,316466541,Verilog,mips,1905,0,2021-01-10 07:22:49+00:00,[],None
244,https://github.com/bobdadada/vlsrc.git,2020-11-26 15:54:34+00:00,,0,bobdadada/vlsrc,316276207,Verilog,vlsrc,2,0,2020-11-26 15:55:59+00:00,[],None
245,https://github.com/Calerbucci/DigitalPhotoFrameLab07.git,2020-11-26 11:25:41+00:00,,0,Calerbucci/DigitalPhotoFrameLab07,316209544,Verilog,DigitalPhotoFrameLab07,2574,0,2020-12-08 09:54:36+00:00,[],None
246,https://github.com/jena-thinman/alarm_24hrclock.git,2020-11-19 00:08:02+00:00,Verilog RTL design for 24 hour alarm clock,0,jena-thinman/alarm_24hrclock,314089955,Verilog,alarm_24hrclock,43,0,2020-11-19 03:43:46+00:00,[],None
247,https://github.com/kojima0615/Single-Cycle-Processor.git,2020-11-18 16:19:09+00:00,,0,kojima0615/Single-Cycle-Processor,313990185,Verilog,Single-Cycle-Processor,18,0,2020-11-18 16:31:47+00:00,[],None
248,https://github.com/anonymized-hierarchical-verification/TODAES2023_submission.git,2020-11-19 20:41:05+00:00,,0,anonymized-hierarchical-verification/TODAES2023_submission,314365209,Verilog,TODAES2023_submission,263,0,2023-01-24 03:05:16+00:00,[],None
249,https://github.com/Asfagus/Network-Switch.git,2020-11-21 01:06:31+00:00,Network Switch to work with NOC and the perms,0,Asfagus/Network-Switch,314705922,Verilog,Network-Switch,12059,0,2021-06-01 15:40:52+00:00,[],None
250,https://github.com/lianattily/Computer-Organization-and-Assembly.git,2020-11-18 16:10:36+00:00,Pre-labs and lab solutions from my 20-21 Fall semester at York University for my Computer Organization and Assembly course. First half: RISC-V || Second half: Verilog,0,lianattily/Computer-Organization-and-Assembly,313987916,Verilog,Computer-Organization-and-Assembly,2750,0,2022-01-07 14:59:49+00:00,[],None
251,https://github.com/frnk033/Lab1_ISA_Group27.git,2020-11-18 11:13:24+00:00,Lab1 repository of group 27,1,frnk033/Lab1_ISA_Group27,313910158,Verilog,Lab1_ISA_Group27,2878,0,2020-11-19 10:41:57+00:00,[],None
252,https://github.com/marcelats/SistemasEmbarcados.git,2020-11-24 12:19:56+00:00,,1,marcelats/SistemasEmbarcados,315623261,Verilog,SistemasEmbarcados,494,0,2020-11-27 21:30:47+00:00,[],None
253,https://github.com/fyazici/max1k-sdr-rtl.git,2020-11-25 23:14:20+00:00,FPGA RTL of MAX1k mini-SDR project,1,fyazici/max1k-sdr-rtl,316074111,Verilog,max1k-sdr-rtl,92,0,2020-11-26 01:01:31+00:00,[],None
254,https://github.com/relisqu/ca_lab13_innopolis.git,2020-11-26 14:19:28+00:00,,0,relisqu/ca_lab13_innopolis,316252125,Verilog,ca_lab13_innopolis,1,0,2020-11-26 14:21:35+00:00,[],None
255,https://github.com/dwadeiv/DE10-Standard-Audio-Codec-Project.git,2020-11-28 08:48:24+00:00,,0,dwadeiv/DE10-Standard-Audio-Codec-Project,316692622,Verilog,DE10-Standard-Audio-Codec-Project,113072,0,2021-02-19 23:57:30+00:00,[],None
256,https://github.com/NahianAlindo/verilog_HDL.git,2020-11-28 15:20:23+00:00,Practice files for Verilog HDL configuration,0,NahianAlindo/verilog_HDL,316761862,Verilog,verilog_HDL,2,0,2020-11-28 20:40:08+00:00,[],None
257,https://github.com/Velkaobet/ISA_Group40.git,2020-11-16 14:05:40+00:00,Repository of the lab file for the group 40,0,Velkaobet/ISA_Group40,313321526,Verilog,ISA_Group40,2766,0,2020-11-16 14:14:06+00:00,[],None
258,https://github.com/DamienNB/gfg.git,2020-11-16 16:35:24+00:00,,0,DamienNB/gfg,313363871,Verilog,gfg,38,0,2020-12-01 19:17:22+00:00,[],None
259,https://github.com/emwilbanks/MUX2_32.git,2020-11-15 15:32:41+00:00,,0,emwilbanks/MUX2_32,313062262,Verilog,MUX2_32,37,0,2020-11-15 15:32:54+00:00,[],https://api.github.com/licenses/mit
260,https://github.com/emwilbanks/INC4.git,2020-11-15 16:15:58+00:00,,0,emwilbanks/INC4,313071042,Verilog,INC4,34,0,2020-11-15 16:16:12+00:00,[],https://api.github.com/licenses/mit
261,https://github.com/emwilbanks/MUX3.git,2020-11-15 16:03:10+00:00,,0,emwilbanks/MUX3,313068469,Verilog,MUX3,33,0,2020-11-15 16:03:28+00:00,[],https://api.github.com/licenses/mit
262,https://github.com/vmazashvili/seven-segment-display-controller.git,2020-11-13 19:59:43+00:00,seven segment display controller ,0,vmazashvili/seven-segment-display-controller,312671450,Verilog,seven-segment-display-controller,47,0,2020-11-16 22:10:26+00:00,[],None
263,https://github.com/JayDigvijay/RISC-V_Processors.git,2020-11-11 14:46:28+00:00,,1,JayDigvijay/RISC-V_Processors,311999821,Verilog,RISC-V_Processors,335,0,2021-02-21 17:51:22+00:00,[],None
264,https://github.com/Import3r/custom_pipelined_processor.git,2020-11-11 18:12:09+00:00,"A custom built pipelined processor, built with the verilog language as a part of a university course project.",1,Import3r/custom_pipelined_processor,312051915,Verilog,custom_pipelined_processor,8822,0,2021-01-10 13:53:51+00:00,[],None
265,https://github.com/aishwaryachawariya15/verilog-perl.git,2020-11-17 09:35:12+00:00,,0,aishwaryachawariya15/verilog-perl,313570762,Verilog,verilog-perl,6,0,2020-11-17 09:48:14+00:00,[],None
266,https://github.com/LeonTenorio/LabSO.git,2020-11-23 15:19:38+00:00,Operating Systems Laboratory 2S2020 - UNIFESP,0,LeonTenorio/LabSO,315355585,Verilog,LabSO,699051,0,2021-03-05 01:07:31+00:00,[],None
267,https://github.com/tizentos/Arbiter-verification.git,2020-11-21 08:37:25+00:00,,0,tizentos/Arbiter-verification,314768282,Verilog,Arbiter-verification,3,0,2020-11-21 08:42:06+00:00,[],None
268,https://github.com/hafizdir101/IGTDC-Project.git,2020-11-20 18:44:33+00:00,,0,hafizdir101/IGTDC-Project,314641074,Verilog,IGTDC-Project,1065,0,2020-11-21 03:55:55+00:00,[],None
269,https://github.com/simon-staal/MAPS-MIPS-CPU.git,2020-11-22 23:35:12+00:00,This repository contains the MIPS CPU designed as part of the instruction set architecture (ISA) module for 2nd year EIE at Imperial College London.,0,simon-staal/MAPS-MIPS-CPU,315154179,Verilog,MAPS-MIPS-CPU,1233,0,2022-07-13 09:08:51+00:00,[],None
270,https://github.com/tariqryousuf/M216A-Project.git,2020-11-22 23:30:37+00:00,,0,tariqryousuf/M216A-Project,315153552,Verilog,M216A-Project,1532,0,2020-12-23 19:08:09+00:00,[],None
271,https://github.com/jamih/EC311_SnowFall.git,2020-11-23 19:22:03+00:00,EC311 Final Project,0,jamih/EC311_SnowFall,315417791,Verilog,EC311_SnowFall,1890,0,2020-12-16 20:47:00+00:00,[],None
272,https://github.com/Rakkshab/4-Bit-ALU.git,2020-11-25 16:24:56+00:00,,0,Rakkshab/4-Bit-ALU,315994187,Verilog,4-Bit-ALU,499,0,2020-11-25 16:36:02+00:00,[],None
273,https://github.com/AndresMasis/Fundamentos-de-Organizaci-n-de-Computadores.git,2020-11-12 03:24:41+00:00,Aqui se guarda lo que se haga en el curso de FOC,0,AndresMasis/Fundamentos-de-Organizaci-n-de-Computadores,312156573,Verilog,Fundamentos-de-Organizaci-n-de-Computadores,28,0,2021-03-16 21:08:16+00:00,[],None
274,https://github.com/Jb591/Simple-Matrix-Engine.git,2020-11-13 01:03:27+00:00,"For this project I created a basic matrix unit that could be utilized in deep learning. The matrix unit will perform matrix multiplication, scaler multiplication, subtraction, addition and transposition. A testbench will place a starting set of matrix RAM and place opcodes fro the execution unit to perform the matrix functions using the matrix modules.",0,Jb591/Simple-Matrix-Engine,312435965,Verilog,Simple-Matrix-Engine,55,0,2020-11-13 02:20:43+00:00,[],None
275,https://github.com/SirEliClark/CSE464_FinalProject.git,2020-11-11 17:33:19+00:00,8-bit microprocessor design using verilog,0,SirEliClark/CSE464_FinalProject,312042946,Verilog,CSE464_FinalProject,656,0,2020-12-05 23:24:06+00:00,[],None
276,https://github.com/manuelblancovalentin/ALU32_Verilog.git,2020-11-12 04:41:05+00:00,,0,manuelblancovalentin/ALU32_Verilog,312169208,Verilog,ALU32_Verilog,27917,0,2020-11-12 04:44:21+00:00,[],None
277,https://github.com/tyko-everest/cpu.git,2020-11-17 20:46:00+00:00,,0,tyko-everest/cpu,313738859,Verilog,cpu,45,0,2021-01-23 05:50:46+00:00,[],None
278,https://github.com/Bilallbayrakdar/CSE-331.git,2020-11-19 11:46:53+00:00,Github Repo to store Organization Course HW's,0,Bilallbayrakdar/CSE-331,314231496,Verilog,CSE-331,2511,0,2021-07-01 18:49:25+00:00,[],None
279,https://github.com/shananjana/FPGA_image-processor.git,2020-11-20 03:33:00+00:00,,0,shananjana/FPGA_image-processor,314437249,Verilog,FPGA_image-processor,1590,0,2020-11-20 03:35:40+00:00,[],None
280,https://github.com/Tatev2919/Counter.git,2020-11-19 16:30:04+00:00,,0,Tatev2919/Counter,314306128,Verilog,Counter,0,0,2020-11-19 16:33:40+00:00,[],None
281,https://github.com/naffins/50.002-HoneyCombs.git,2020-11-15 09:44:16+00:00,,0,naffins/50.002-HoneyCombs,312999722,Verilog,50.002-HoneyCombs,8289,0,2020-12-02 22:05:16+00:00,[],None
282,https://github.com/armenuhiarakelyan1978/traffic_light.git,2020-11-19 15:11:11+00:00,traffic_light,0,armenuhiarakelyan1978/traffic_light,314284518,Verilog,traffic_light,2,0,2020-11-19 15:12:57+00:00,[],None
283,https://github.com/alaric4224/Snake.git,2020-11-22 21:10:08+00:00,FPGA Implementation of snake on VGA for EC327 Final Project,0,alaric4224/Snake,315132682,Verilog,Snake,1584,0,2020-12-10 03:56:42+00:00,[],None
284,https://github.com/daliawk/Verilog-Sequential-Multiplier.git,2020-11-23 08:06:57+00:00,,0,daliawk/Verilog-Sequential-Multiplier,315242465,Verilog,Verilog-Sequential-Multiplier,4730,0,2021-10-02 20:05:24+00:00,[],None
285,https://github.com/gouldbryce18/FPGA-video-game.git,2020-11-23 21:44:10+00:00,,0,gouldbryce18/FPGA-video-game,315448113,Verilog,FPGA-video-game,4,0,2020-11-23 21:50:11+00:00,[],None
286,https://github.com/mun19508/Proyecto_uP-en-Verilog.git,2020-11-26 09:10:56+00:00,,0,mun19508/Proyecto_uP-en-Verilog,316177617,Verilog,Proyecto_uP-en-Verilog,50,0,2020-11-26 09:11:08+00:00,[],None
287,https://github.com/cac1837/Proyecto_2_nibbler.git,2020-11-22 18:03:31+00:00,"Proyecto 2: Se utilizo verilog para el diseños del procesador basado en el nibbler, el cual se fue construyendo en los laboratorios dentro de la  clase de Electrónica Digital 1.",0,cac1837/Proyecto_2_nibbler,315100423,Verilog,Proyecto_2_nibbler,28,0,2020-11-22 18:08:33+00:00,[],None
288,https://github.com/emwilbanks/MUX32_32.git,2020-11-15 15:53:01+00:00,,0,emwilbanks/MUX32_32,313066371,Verilog,MUX32_32,74,0,2020-11-15 15:53:16+00:00,[],https://api.github.com/licenses/mit
289,https://github.com/emwilbanks/CTRL.git,2020-11-15 15:29:52+00:00,,0,emwilbanks/CTRL,313061673,Verilog,CTRL,505,0,2020-11-15 15:30:06+00:00,[],https://api.github.com/licenses/mit
290,https://github.com/VasilyMarkov/mips_core.git,2020-11-27 13:48:13+00:00,Однотактовое ядро процессора MIPS,0,VasilyMarkov/mips_core,316513436,Verilog,mips_core,4,0,2020-11-29 12:40:24+00:00,[],None
291,https://github.com/wasabi315/flappy-bird-verilog.git,2020-11-12 02:20:20+00:00,,0,wasabi315/flappy-bird-verilog,312144415,Verilog,flappy-bird-verilog,55,0,2020-12-08 02:13:23+00:00,[],None
292,https://github.com/resnets/Pipelined_CPU.git,2020-11-12 04:14:46+00:00,,0,resnets/Pipelined_CPU,312164979,Verilog,Pipelined_CPU,124,0,2020-12-28 21:56:43+00:00,[],https://api.github.com/licenses/mit
293,https://github.com/weizhangccnu/GBCR2_SEU-SEE_Test.git,2020-11-13 20:37:29+00:00,,0,weizhangccnu/GBCR2_SEU-SEE_Test,312678144,Verilog,GBCR2_SEU-SEE_Test,65,0,2021-10-11 22:25:03+00:00,[],None
294,https://github.com/emwilbanks/Flopr.git,2020-11-15 14:59:17+00:00,,0,emwilbanks/Flopr,313055478,Verilog,Flopr,31,0,2020-11-15 14:59:30+00:00,[],https://api.github.com/licenses/mit
295,https://github.com/yukikwi/cpe223_pong_game.git,2020-11-14 05:32:05+00:00,,0,yukikwi/cpe223_pong_game,312753007,Verilog,cpe223_pong_game,462,0,2020-12-06 14:25:04+00:00,[],None
296,https://github.com/Aquablue13/RISCV-CPU.git,2020-11-28 04:51:00+00:00,,0,Aquablue13/RISCV-CPU,316659093,Verilog,RISCV-CPU,33,0,2021-01-03 05:13:48+00:00,[],None
297,https://github.com/yxgi5/video_interlacer.git,2020-11-26 09:08:32+00:00,A native video to interlaced video converter,0,yxgi5/video_interlacer,316176993,Verilog,video_interlacer,7,0,2022-03-29 16:55:41+00:00,"['interlacer', 'rtl', 'fpga']",None
298,https://github.com/fernando19030/Proyecto_Up_Digital_1.git,2020-11-22 18:01:51+00:00,,0,fernando19030/Proyecto_Up_Digital_1,315100093,Verilog,Proyecto_Up_Digital_1,29151,0,2021-02-13 03:45:58+00:00,[],None
299,https://github.com/vel18352/Proyecto-2---Procesador-Nibbler-HDL.git,2020-11-21 21:30:25+00:00,Proyecto 2 - Procesador Nibbler HDL,0,vel18352/Proyecto-2---Procesador-Nibbler-HDL,314906903,Verilog,Proyecto-2---Procesador-Nibbler-HDL,58,0,2020-11-21 21:36:54+00:00,[],None
300,https://github.com/faranrizvi/Digital_Logic_labs.git,2020-11-14 16:33:36+00:00,Labs in verilog HDL,0,faranrizvi/Digital_Logic_labs,312856323,Verilog,Digital_Logic_labs,30,0,2020-12-08 04:15:11+00:00,[],None
301,https://github.com/emwilbanks/CPU_MultiCycle.git,2020-11-15 14:25:02+00:00,,0,emwilbanks/CPU_MultiCycle,313048357,Verilog,CPU_MultiCycle,68,0,2020-11-15 19:06:23+00:00,[],https://api.github.com/licenses/mit
302,https://github.com/TheBigSwig/Endless-Wave.git,2020-11-15 21:05:08+00:00,"A Verilog implementation of Geometry Dash's ""Wave Mode"" for the Altera SoC FPGA.",0,TheBigSwig/Endless-Wave,313123023,Verilog,Endless-Wave,11757,0,2021-01-12 22:35:38+00:00,[],None
303,https://github.com/osafune/nios2_ci_sample.git,2020-11-15 22:37:46+00:00,,0,osafune/nios2_ci_sample,313137034,Verilog,nios2_ci_sample,1264,0,2020-11-15 22:37:59+00:00,[],https://api.github.com/licenses/mit
304,https://github.com/josephtnguyen/RISC_processor_project.git,2020-11-15 01:26:58+00:00,,0,josephtnguyen/RISC_processor_project,312935064,Verilog,RISC_processor_project,43,0,2020-11-16 04:28:49+00:00,[],None
305,https://github.com/nitrogar/K-Means-Clustering-Verilog.git,2020-11-20 20:37:11+00:00,,0,nitrogar/K-Means-Clustering-Verilog,314663826,Verilog,K-Means-Clustering-Verilog,42192,0,2020-12-16 03:44:53+00:00,[],None
306,https://github.com/dalnefre/FPGA.git,2020-11-20 23:40:17+00:00,FPGA experiments,0,dalnefre/FPGA,314694843,Verilog,FPGA,2822,0,2023-10-02 04:31:19+00:00,[],https://api.github.com/licenses/mit
307,https://github.com/Antonio-Colonna/Lab1ISA.git,2020-11-17 16:25:55+00:00,,0,Antonio-Colonna/Lab1ISA,313677236,Verilog,Lab1ISA,2636,0,2020-11-17 20:25:59+00:00,[],None
308,https://github.com/brian-strickler/brick_breaker.git,2020-11-18 02:31:12+00:00,ECE5730 Final Project,0,brian-strickler/brick_breaker,313801607,Verilog,brick_breaker,199789,0,2021-03-04 21:30:10+00:00,[],None
309,https://github.com/nickr67/MIPS_CPU.git,2020-11-16 23:15:01+00:00,,0,nickr67/MIPS_CPU,313451080,Verilog,MIPS_CPU,1563,0,2020-12-03 17:22:09+00:00,[],None
310,https://github.com/Tannerpalin/Tangled-Qat.git,2020-11-18 23:50:07+00:00,"CPE480 Project 4: Tanner Palin, Brock McDaniel, Benjamin Luckett",0,Tannerpalin/Tangled-Qat,314087184,Verilog,Tangled-Qat,418,0,2020-11-26 00:38:47+00:00,[],None
311,https://github.com/AdrianCorrea08/Proyecto_Verilog.git,2020-11-25 01:26:15+00:00,Diseño del procesador ,0,AdrianCorrea08/Proyecto_Verilog,315795958,Verilog,Proyecto_Verilog,91,0,2020-12-11 08:11:43+00:00,[],None
312,https://github.com/RodrigoUFC/RISC-V_processor.git,2020-11-23 23:50:41+00:00,,0,RodrigoUFC/RISC-V_processor,315469433,Verilog,RISC-V_processor,372,0,2020-11-23 23:53:24+00:00,[],None
313,https://github.com/omarelharras/AutomaticClockGate.git,2020-11-25 22:10:54+00:00,,0,omarelharras/AutomaticClockGate,316064524,Verilog,AutomaticClockGate,93,0,2020-12-18 23:28:52+00:00,[],None
314,https://github.com/mslinklater/digital.git,2020-11-26 23:01:10+00:00,Circuits built using the Digital logic simulation tool,0,mslinklater/digital,316353068,Verilog,digital,6,0,2020-12-03 22:11:54+00:00,[],None
315,https://github.com/Vnbxu/mips_cpu.git,2020-11-19 12:11:45+00:00,,0,Vnbxu/mips_cpu,314237438,Verilog,mips_cpu,2657,0,2020-12-23 14:44:19+00:00,[],None
316,https://github.com/tizentos/16b-ALU-Verification.git,2020-11-21 08:32:22+00:00,,0,tizentos/16b-ALU-Verification,314767396,Verilog,16b-ALU-Verification,7678,0,2020-11-21 08:35:56+00:00,[],None
317,https://github.com/Filipedgeraldo/iob_soc_teste1.git,2020-11-17 17:37:05+00:00,,0,Filipedgeraldo/iob_soc_teste1,313695626,Verilog,iob_soc_teste1,173341,0,2020-11-17 17:38:31+00:00,[],https://api.github.com/licenses/mit
318,https://github.com/Pedro-Rella/iob-soc-teste-exemplo.git,2020-11-17 16:21:05+00:00,,0,Pedro-Rella/iob-soc-teste-exemplo,313675974,Verilog,iob-soc-teste-exemplo,173821,0,2020-11-17 16:27:32+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/SandaruJayawardana/custom-fast-ethernet-mac-layer.git,2020-11-15 03:45:41+00:00,,0,SandaruJayawardana/custom-fast-ethernet-mac-layer,312952338,Verilog,custom-fast-ethernet-mac-layer,508,0,2020-11-15 12:01:00+00:00,[],https://api.github.com/licenses/mit
320,https://github.com/butterflyred/pmp_proj.git,2020-11-16 10:50:13+00:00,,0,butterflyred/pmp_proj,313271056,Verilog,pmp_proj,17266,0,2023-01-28 09:50:02+00:00,[],None
321,https://github.com/wanhch/TR5-D8M-HDMI.git,2020-11-17 13:43:38+00:00,,0,wanhch/TR5-D8M-HDMI,313632460,Verilog,TR5-D8M-HDMI,303957,0,2020-12-07 13:10:54+00:00,[],None
322,https://github.com/emwilbanks/CPU_SingleCycle.git,2020-11-15 14:47:03+00:00,,0,emwilbanks/CPU_SingleCycle,313052892,Verilog,CPU_SingleCycle,135,0,2020-11-15 14:47:17+00:00,[],https://api.github.com/licenses/mit
323,https://github.com/rsrkpatwari1234/Computer-Organization-and-Architecture.git,2020-11-22 18:07:21+00:00,Coding assignments and notes of COA theory and laboratory ,1,rsrkpatwari1234/Computer-Organization-and-Architecture,315101153,Verilog,Computer-Organization-and-Architecture,40218,0,2020-11-22 18:11:08+00:00,[],None
324,https://github.com/EliseoLux/Digital1-ProyectoFinal.git,2020-11-23 05:01:09+00:00,,0,EliseoLux/Digital1-ProyectoFinal,315205163,Verilog,Digital1-ProyectoFinal,50,0,2020-11-23 05:02:53+00:00,[],None
325,https://github.com/ISAgroup01/Lab2.git,2020-11-24 07:52:14+00:00,,0,ISAgroup01/Lab2,315557403,Verilog,Lab2,14266,0,2021-02-21 20:04:00+00:00,[],None
326,https://github.com/Dibya-Dipanjan/TIBURON_TASK_4.git,2020-11-11 17:24:44+00:00,,0,Dibya-Dipanjan/TIBURON_TASK_4,312040914,Verilog,TIBURON_TASK_4,115,0,2020-11-11 18:07:27+00:00,[],None
327,https://github.com/roodni/life-on-verilog-simulator.git,2020-11-27 02:29:36+00:00,大学の課題で作成したライフゲーム,0,roodni/life-on-verilog-simulator,316381283,Verilog,life-on-verilog-simulator,15,0,2020-11-27 02:42:04+00:00,[],None
328,https://github.com/bradhoward1/Image-Processor.git,2020-11-28 22:19:14+00:00,,0,bradhoward1/Image-Processor,316831829,Verilog,Image-Processor,3823,0,2020-11-28 22:34:34+00:00,[],None
329,https://github.com/hardik-kapoor/FPGA.git,2020-11-26 18:20:48+00:00,fpga ,0,hardik-kapoor/FPGA,316307686,Verilog,FPGA,4,0,2020-11-26 18:22:10+00:00,[],None
330,https://github.com/Alvir-Islam/Automated-Key-Based-Locking-of-Gate-Level-Design-Verification.git,2020-11-25 12:45:35+00:00,It is a tutorial of Gate-Level Design Obfuscation using Key Gate Locking Technique. Please watch the video for details. ,0,Alvir-Islam/Automated-Key-Based-Locking-of-Gate-Level-Design-Verification,315936961,Verilog,Automated-Key-Based-Locking-of-Gate-Level-Design-Verification,1282,0,2020-11-25 13:51:25+00:00,[],None
331,https://github.com/ReyOkvianto/ARMv8-Processor.git,2020-11-28 17:27:25+00:00,Working Processor,0,ReyOkvianto/ARMv8-Processor,316786089,Verilog,ARMv8-Processor,219,0,2021-01-14 23:37:20+00:00,[],None
332,https://github.com/awsmit07/enel453_lab4.git,2020-11-22 19:56:54+00:00,Lab 4 for ENEL 453,0,awsmit07/enel453_lab4,315120551,Verilog,enel453_lab4,139,0,2020-12-08 21:06:29+00:00,[],None
333,https://github.com/ArtisticZhao/ppm_transceiver.git,2020-11-20 15:42:48+00:00,A ppm transceiver instance by FPGA.,0,ArtisticZhao/ppm_transceiver,314597202,Verilog,ppm_transceiver,479,0,2020-11-24 14:59:14+00:00,[],None
334,https://github.com/sarvesh8423/spi.git,2020-11-21 10:43:07+00:00,,0,sarvesh8423/spi,314788335,Verilog,spi,2,0,2020-11-21 11:36:18+00:00,[],None
335,https://github.com/nonas-hunter/MIPS-coprocessor.git,2020-11-12 17:39:56+00:00,Implementation of a MIPS coprocessor used for graphics.,0,nonas-hunter/MIPS-coprocessor,312351398,Verilog,MIPS-coprocessor,3942,0,2020-12-03 17:42:20+00:00,[],None
336,https://github.com/breadyzhang/ECE385.git,2020-11-11 19:07:18+00:00,,0,breadyzhang/ECE385,312064744,Verilog,ECE385,93803,0,2023-02-23 22:36:54+00:00,[],None
337,https://github.com/emwilbanks/MUX2_5.git,2020-11-15 16:09:34+00:00,,0,emwilbanks/MUX2_5,313069774,Verilog,MUX2_5,33,0,2020-11-15 16:09:47+00:00,[],https://api.github.com/licenses/mit
338,https://github.com/faith-zhao/plotclock1.git,2020-11-15 09:43:49+00:00,,0,faith-zhao/plotclock1,312999655,Verilog,plotclock1,1449,0,2020-11-15 09:50:42+00:00,[],None
339,https://github.com/emwilbanks/Flopenr_32.git,2020-11-15 15:00:51+00:00,,0,emwilbanks/Flopenr_32,313055774,Verilog,Flopenr_32,36,0,2020-11-15 15:01:05+00:00,[],https://api.github.com/licenses/mit
340,https://github.com/emwilbanks/Decoder_32.git,2020-11-15 15:57:25+00:00,,0,emwilbanks/Decoder_32,313067294,Verilog,Decoder_32,47,0,2020-11-15 15:57:38+00:00,[],https://api.github.com/licenses/mit
341,https://github.com/emwilbanks/ALU32.git,2020-11-15 14:44:14+00:00,,0,emwilbanks/ALU32,313052298,Verilog,ALU32,58,0,2020-11-15 14:44:27+00:00,[],https://api.github.com/licenses/mit
342,https://github.com/giulio-naggi/isa33Lab1.git,2020-11-19 17:11:17+00:00,,0,giulio-naggi/isa33Lab1,314317124,Verilog,isa33Lab1,21111,0,2020-11-19 17:12:48+00:00,[],None
343,https://github.com/SamahAyman/IBEX-based-SoC.git,2020-11-25 22:39:59+00:00,,1,SamahAyman/IBEX-based-SoC,316069013,Verilog,IBEX-based-SoC,140613,0,2022-04-07 13:14:27+00:00,[],None
344,https://github.com/kondamacharyuluD/N_bit_adder.git,2020-11-26 10:25:05+00:00,,0,kondamacharyuluD/N_bit_adder,316195193,Verilog,N_bit_adder,7,0,2021-05-29 12:21:49+00:00,[],None
345,https://github.com/tropssap/week13Lab.git,2020-11-26 13:13:20+00:00,,0,tropssap/week13Lab,316235476,Verilog,week13Lab,61,0,2020-11-26 13:35:35+00:00,[],None
346,https://github.com/kojima0615/DES-Verilog.git,2020-11-18 16:34:22+00:00,,0,kojima0615/DES-Verilog,313994105,Verilog,DES-Verilog,11,0,2020-11-18 16:49:14+00:00,[],None
347,https://github.com/leticiasma/UFMG-Organizacao-de-Computadores-I.git,2020-11-19 03:19:24+00:00,,0,leticiasma/UFMG-Organizacao-de-Computadores-I,314124305,Verilog,UFMG-Organizacao-de-Computadores-I,1132,0,2020-11-19 03:21:07+00:00,[],None
348,https://github.com/pastchick3/risc-v-processor.git,2020-11-14 02:46:31+00:00,A simple RISC-V processor for learning.,0,pastchick3/risc-v-processor,312732124,Verilog,risc-v-processor,2090,0,2022-03-08 01:15:10+00:00,[],https://api.github.com/licenses/mit
349,https://github.com/armenuhiarakelyan1978/pwm.git,2020-11-19 15:16:52+00:00,pwm,0,armenuhiarakelyan1978/pwm,314286092,Verilog,pwm,0,0,2020-11-19 15:17:49+00:00,[],None
350,https://github.com/yihuajack/VE370_FA2020_P3.git,2020-11-20 07:02:10+00:00,,0,yihuajack/VE370_FA2020_P3,314472930,Verilog,VE370_FA2020_P3,1097,0,2021-05-27 16:41:06+00:00,[],None
351,https://github.com/Anoxiacxy/CPU-RISCV.git,2020-11-13 15:54:31+00:00,"2020 Fall, computer arcitecture, cpu project",0,Anoxiacxy/CPU-RISCV,312619451,Verilog,CPU-RISCV,47694,0,2021-01-11 12:42:03+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/swarupa29/ddco-project-sequential-multiplier.git,2020-11-12 15:47:58+00:00,iverilog implementation of sequential multiplier as a part of DDCO lab project in Semester 3.,0,swarupa29/ddco-project-sequential-multiplier,312322984,Verilog,ddco-project-sequential-multiplier,238,0,2023-01-28 11:36:04+00:00,[],None
353,https://github.com/dydpradeep/vivado.git,2020-11-11 05:54:20+00:00,,0,dydpradeep/vivado,311876123,Verilog,vivado,5,0,2020-11-11 05:55:27+00:00,[],None
354,https://github.com/Ki11erCoffee/CSE_141L_ISA.git,2020-11-16 22:25:31+00:00,,0,Ki11erCoffee/CSE_141L_ISA,313442474,Verilog,CSE_141L_ISA,39,0,2021-10-13 20:11:43+00:00,[],None
355,https://github.com/Lourmati/VHDL-Labs.git,2020-11-17 03:41:08+00:00,Digital systems & VHDL code - made with Vivado,0,Lourmati/VHDL-Labs,313498831,Verilog,VHDL-Labs,7789,0,2020-12-06 23:25:49+00:00,[],https://api.github.com/licenses/gpl-3.0
356,https://github.com/king2b3/Embedded_System_Final_Project.git,2020-11-17 00:02:54+00:00,,0,king2b3/Embedded_System_Final_Project,313458770,Verilog,Embedded_System_Final_Project,90852,0,2021-01-29 22:51:34+00:00,[],None
357,https://github.com/hyc3z/7z010-experiments.git,2020-11-17 12:58:37+00:00,Verilog experiments with zynq 7z010,0,hyc3z/7z010-experiments,313620243,Verilog,7z010-experiments,1,0,2020-11-17 12:59:32+00:00,[],None
358,https://github.com/dclay0324/Simple_cycle_CPU.git,2020-11-17 13:32:11+00:00,,0,dclay0324/Simple_cycle_CPU,313629345,Verilog,Simple_cycle_CPU,6,0,2020-11-17 13:33:18+00:00,[],None
359,https://github.com/zxc97st60108/catch_pdm_zedboard.git,2020-11-20 15:09:57+00:00,,0,zxc97st60108/catch_pdm_zedboard,314588670,Verilog,catch_pdm_zedboard,185344,0,2020-12-21 05:14:31+00:00,[],None
360,https://github.com/JWIGGS/ButtonSmash.git,2020-11-26 14:00:06+00:00,,0,JWIGGS/ButtonSmash,316247320,Verilog,ButtonSmash,4407,0,2020-12-02 20:46:34+00:00,[],None
361,https://github.com/m-hoseyny/fpga-materials.git,2020-11-27 11:48:04+00:00,,0,m-hoseyny/fpga-materials,316487123,Verilog,fpga-materials,86444,0,2020-11-27 12:05:06+00:00,[],None
362,https://github.com/wintermao/sdram_xiuyue.git,2020-11-28 06:44:39+00:00,test sdram controler,0,wintermao/sdram_xiuyue,316674214,Verilog,sdram_xiuyue,67,0,2020-11-28 06:45:55+00:00,[],None
363,https://github.com/Jec222/EE4352_Lab6.git,2020-11-19 04:09:29+00:00,,1,Jec222/EE4352_Lab6,314132940,,EE4352_Lab6,147,0,2020-11-19 04:09:31+00:00,[],None
364,https://github.com/irallabhandi/DDCO-Shift-Register-and-ALU.git,2020-11-13 13:54:14+00:00,,0,irallabhandi/DDCO-Shift-Register-and-ALU,312589481,Verilog,DDCO-Shift-Register-and-ALU,6,0,2020-11-13 13:55:41+00:00,[],None
365,https://github.com/FrancescoBellino97/isa_gr02_lab1.git,2020-11-14 15:29:08+00:00,,0,FrancescoBellino97/isa_gr02_lab1,312844427,Verilog,isa_gr02_lab1,3980,0,2020-11-14 15:35:39+00:00,[],None
366,https://github.com/nithin-jaikar/verilog-.git,2020-11-14 16:26:02+00:00,basic operations in verilog ,1,nithin-jaikar/verilog-,312854980,Verilog,verilog-,13,0,2020-11-16 05:23:39+00:00,[],None
367,https://github.com/emwilbanks/SameBit.git,2020-11-15 15:42:17+00:00,,0,emwilbanks/SameBit,313064167,Verilog,SameBit,31,0,2020-11-15 15:42:32+00:00,[],https://api.github.com/licenses/mit
368,https://github.com/emwilbanks/SPLICE_PCJ.git,2020-11-15 15:51:03+00:00,,0,emwilbanks/SPLICE_PCJ,313065954,Verilog,SPLICE_PCJ,37,0,2020-11-15 15:51:18+00:00,[],https://api.github.com/licenses/mit
369,https://github.com/ANWESH009/TIBURON_TASK4.git,2020-11-11 18:30:33+00:00,,0,ANWESH009/TIBURON_TASK4,312056047,Verilog,TIBURON_TASK4,1,0,2020-11-11 18:32:30+00:00,[],None
370,https://github.com/Hermannt-explore/FPGA.git,2020-11-19 19:18:13+00:00,,0,Hermannt-explore/FPGA,314347480,Verilog,FPGA,121,0,2022-03-24 02:45:07+00:00,[],None
371,https://github.com/LuoJiqing/CPU.git,2020-11-21 03:16:31+00:00,CPU练习。,0,LuoJiqing/CPU,314722796,Verilog,CPU,61,0,2020-11-21 03:57:14+00:00,[],None
372,https://github.com/Group40ISA/ISA.git,2020-11-16 14:26:01+00:00,,1,Group40ISA/ISA,313327218,Verilog,ISA,33243,0,2021-02-20 10:49:59+00:00,[],None
373,https://github.com/201911054/Vidhi.git,2020-11-18 11:50:35+00:00,Baugh Wooley,0,201911054/Vidhi,313918833,Verilog,Vidhi,4,0,2020-11-18 11:53:58+00:00,[],None
374,https://github.com/megatp/mocha.git,2020-11-18 20:29:33+00:00,mocha git test,0,megatp/mocha,314050320,Verilog,mocha,1,0,2020-11-18 20:35:36+00:00,[],None
375,https://github.com/jaspreet-pawa/Computer-Architecture-MIPS-datapath.git,2020-11-26 09:51:33+00:00,,0,jaspreet-pawa/Computer-Architecture-MIPS-datapath,316187248,Verilog,Computer-Architecture-MIPS-datapath,10,0,2020-11-26 10:29:18+00:00,[],None
376,https://github.com/0xC0ba1t/Personal-Projects.git,2020-11-25 10:03:17+00:00,"Here I will try to add my Personal Projects outside of CyberSafe Labs, Inc.",0,0xC0ba1t/Personal-Projects,315898579,Verilog,Personal-Projects,17,0,2020-11-25 10:27:39+00:00,[],https://api.github.com/licenses/apache-2.0
377,https://github.com/wifixcort/iv_project.git,2020-11-26 15:47:11+00:00,,0,wifixcort/iv_project,316274446,Verilog,iv_project,601,0,2020-12-23 19:23:40+00:00,[],None
378,https://github.com/nikanika0221/PC_part.git,2020-11-28 12:58:40+00:00,"Compe 475, Assignment 6",0,nikanika0221/PC_part,316734492,Verilog,PC_part,247,0,2020-11-28 13:17:29+00:00,[],None
379,https://github.com/wcpannell/ISAProject.git,2020-11-28 22:05:02+00:00,ISA Project for Graduate Computer Architectures course,0,wcpannell/ISAProject,316830020,Verilog,ISAProject,2753,0,2021-01-20 12:50:45+00:00,[],None
380,https://github.com/MinaGawargious/HighSpeedComputerArithmeticFinalProject.git,2020-11-27 15:45:27+00:00,,0,MinaGawargious/HighSpeedComputerArithmeticFinalProject,316540962,Verilog,HighSpeedComputerArithmeticFinalProject,1,0,2020-11-27 15:46:12+00:00,[],None
381,https://github.com/Mizraelly/verilogProjects.git,2020-11-27 10:00:17+00:00,,0,Mizraelly/verilogProjects,316463906,Verilog,verilogProjects,24841,0,2023-01-06 10:50:35+00:00,[],None
382,https://github.com/bwkim71/myhdl.git,2020-11-28 01:20:37+00:00,HDL code study,0,bwkim71/myhdl,316632899,Verilog,myhdl,5,0,2020-11-28 01:40:07+00:00,[],https://api.github.com/licenses/apache-2.0
383,https://github.com/dinuly23/computer_architecture.git,2020-11-27 12:47:02+00:00,,0,dinuly23/computer_architecture,316499580,Verilog,computer_architecture,74,0,2020-11-27 12:52:04+00:00,[],None
384,https://github.com/Mohamed-Elesaily/TLP_Detector.git,2020-11-13 04:51:13+00:00,,0,Mohamed-Elesaily/TLP_Detector,312476333,Verilog,TLP_Detector,111,0,2020-11-13 06:40:37+00:00,[],None
385,https://github.com/Andresblz/Computadores-I-USAL.git,2020-11-17 17:16:10+00:00,Programas (en proceso) y trabajo final realizados con Verilog (USAL),0,Andresblz/Computadores-I-USAL,313690415,Verilog,Computadores-I-USAL,2065,0,2022-11-13 15:32:03+00:00,[],None
386,https://github.com/Ore19095/Proyecto2.git,2020-11-16 23:36:33+00:00,,0,Ore19095/Proyecto2,313454591,Verilog,Proyecto2,248,0,2023-08-28 21:28:45+00:00,[],None
387,https://github.com/ColeTynan/cse141L-cibba.git,2020-11-22 13:47:06+00:00,processor code for cse 141L,0,ColeTynan/cse141L-cibba,315047916,Verilog,cse141L-cibba,12,0,2021-07-25 01:03:54+00:00,[],None
388,https://github.com/lab85-ru/gowin_tang_nano_prj.git,2020-11-23 16:15:04+00:00,"PRJ for FPGA GoWin, Tang Nano board.",0,lab85-ru/gowin_tang_nano_prj,315371105,Verilog,gowin_tang_nano_prj,8922,0,2022-11-06 22:20:54+00:00,[],None
389,https://github.com/bat19122/Proyecto.git,2020-11-22 23:59:06+00:00,Proyecto,0,bat19122/Proyecto,315157305,Verilog,Proyecto,1,0,2020-11-22 23:59:30+00:00,[],None
390,https://github.com/abhi-1405/processor.git,2020-11-23 15:49:03+00:00,,0,abhi-1405/processor,315363848,Verilog,processor,3,0,2020-11-23 17:10:53+00:00,[],None
391,https://github.com/Unike267/MPPT.git,2020-11-21 23:36:54+00:00,Diseño de una arquitectura para ejecutar un algoritmo MPPT sobre una placa solar,1,Unike267/MPPT,314923812,Verilog,MPPT,12,0,2020-12-01 23:15:44+00:00,[],None
392,https://github.com/freddyzhangy/ECE385.git,2020-11-11 19:20:18+00:00,,0,freddyzhangy/ECE385,312067715,Verilog,ECE385,93953,0,2020-11-11 19:27:02+00:00,[],None
393,https://github.com/Asfagus/300Mhz.git,2020-11-19 00:21:05+00:00,,0,Asfagus/300Mhz,314091952,Verilog,300Mhz,50424,0,2020-11-19 01:31:48+00:00,[],None
394,https://github.com/A-LinCui/Coin-operated_Mobile_Phone_Charger.git,2020-11-18 15:27:52+00:00,,0,A-LinCui/Coin-operated_Mobile_Phone_Charger,313976409,Verilog,Coin-operated_Mobile_Phone_Charger,131,0,2020-12-27 07:50:40+00:00,[],None
395,https://github.com/RIT3shSapata/DDCO_PROJECT.git,2020-11-13 06:41:58+00:00,,1,RIT3shSapata/DDCO_PROJECT,312494308,Verilog,DDCO_PROJECT,6,0,2021-10-27 09:59:18+00:00,[],None
396,https://github.com/Egna-Praneeth/verilog.git,2020-11-15 10:15:14+00:00,Solutions to the Computer architecture labs at BITS PILANI done in verilog. ,0,Egna-Praneeth/verilog,313004459,Verilog,verilog,3492,0,2020-11-15 10:27:27+00:00,[],None
397,https://github.com/emwilbanks/Adder_32.git,2020-11-15 16:05:53+00:00,,0,emwilbanks/Adder_32,313069031,Verilog,Adder_32,36,0,2020-11-15 16:06:08+00:00,[],https://api.github.com/licenses/mit
398,https://github.com/emwilbanks/MUX4.git,2020-11-15 15:25:17+00:00,,0,emwilbanks/MUX4,313060762,Verilog,MUX4,34,0,2020-11-15 15:25:30+00:00,[],https://api.github.com/licenses/mit
399,https://github.com/Dragosk97/ISA-laboratories.git,2020-11-16 20:27:16+00:00,,0,Dragosk97/ISA-laboratories,313418918,Verilog,ISA-laboratories,113253,0,2021-04-15 17:29:05+00:00,[],None
400,https://github.com/belamarib/Projeto_Cronometro_Digital.git,2020-11-17 13:22:10+00:00,"Repositório para projeto do Cronômetro Digital da disciplina de Sistemas Digitais (IF675), no período 2020.1 de Ciência da Computação (UFPE)",0,belamarib/Projeto_Cronometro_Digital,313626537,Verilog,Projeto_Cronometro_Digital,3263,0,2021-09-19 18:01:48+00:00,[],None
401,https://github.com/lydia7635/CA2020-Homework_3.git,2020-11-19 02:13:41+00:00,"Computer Architecture, 2020 Fall, NTU: Homework 3 - Implement ALU, FPU, CPU (without Pipeline) with Verilog",1,lydia7635/CA2020-Homework_3,314111846,Verilog,CA2020-Homework_3,1673,0,2021-01-03 16:24:36+00:00,"['homework', 'computer-architecture']",None
402,https://github.com/yudi-azvd/oac-labs.git,2020-11-22 02:54:54+00:00,,0,yudi-azvd/oac-labs,314947171,Verilog,oac-labs,115,0,2020-12-04 21:49:10+00:00,[],None
403,https://github.com/Kyvin234/final_project.git,2020-11-22 00:05:54+00:00,,0,Kyvin234/final_project,314927055,Verilog,final_project,52582,0,2020-12-14 22:00:49+00:00,[],None
404,https://github.com/jxj710/test.git,2020-11-21 01:36:58+00:00,项目描述,0,jxj710/test,314709837,Verilog,test,1,0,2020-11-22 14:12:44+00:00,[],None
405,https://github.com/RiccardoCuccu/SODS-DualVth-Contest.git,2020-11-22 10:43:31+00:00,"Assignment of the ""Synthesis and Optimization of Digital Systems"" course of the master degree in Embedded System (Electronic Engineering) of Politecnico di Torino, academic year 2017/2018",0,RiccardoCuccu/SODS-DualVth-Contest,315013483,Verilog,SODS-DualVth-Contest,136,0,2023-09-24 18:13:27+00:00,[],https://api.github.com/licenses/gpl-3.0
406,https://github.com/Matrixpecker/Cache-Memory-Simulator.git,2020-11-25 14:58:26+00:00,A Cache Memory Simulator that supports write through / write back and Direct mapped / 2-way associative. Several block replacement algorithms are also implemented (in C).,0,Matrixpecker/Cache-Memory-Simulator,315971607,Verilog,Cache-Memory-Simulator,1170,0,2020-12-28 19:19:29+00:00,"['cache-simulator', 'cache']",None
407,https://github.com/FiveLu/DE10_nano_opencl_emulator-deploy.git,2020-11-24 13:58:43+00:00,,0,FiveLu/DE10_nano_opencl_emulator-deploy,315648900,Verilog,DE10_nano_opencl_emulator-deploy,151854,0,2020-11-25 07:43:25+00:00,[],None
408,https://github.com/fue19389/Proyecto2.git,2020-11-23 05:43:47+00:00,,0,fue19389/Proyecto2,315212209,Verilog,Proyecto2,44,0,2020-11-23 05:43:57+00:00,[],None
409,https://github.com/jackylotung/VLSI_HW3_CACHE.git,2020-11-23 07:04:56+00:00,,0,jackylotung/VLSI_HW3_CACHE,315228438,,VLSI_HW3_CACHE,2369,0,2020-11-23 07:04:57+00:00,[],None
410,https://github.com/leoalpa20/proyecto2Digitales2.git,2020-11-22 17:29:40+00:00,"Proyecto 2, Leonardo Alfaro, Marlon Lazo, Jonathan ",0,leoalpa20/proyecto2Digitales2,315093925,Verilog,proyecto2Digitales2,1322,0,2020-11-26 00:06:45+00:00,[],None
411,https://github.com/arjun99pili/schramm-paar-aes.git,2020-11-27 18:19:24+00:00,CS 873 Cryptographic Engineering Course Project,0,arjun99pili/schramm-paar-aes,316572136,Verilog,schramm-paar-aes,31,0,2021-08-06 18:19:12+00:00,[],None
412,https://github.com/JorgeMunozTaylor/laboratorio-7-grupo8.git,2020-11-27 23:52:41+00:00,Laboratorio 7 del curso ie0424,0,JorgeMunozTaylor/laboratorio-7-grupo8,316622718,Verilog,laboratorio-7-grupo8,245,0,2020-12-14 02:57:02+00:00,[],None
413,https://github.com/fabiano77/MU0_project.git,2020-11-28 09:50:48+00:00,This project is to design a processor and memory in the digital system design course at university.,0,fabiano77/MU0_project,316702461,Verilog,MU0_project,1823,0,2022-08-23 07:00:46+00:00,"['university-course', 'verilog-code']",None
414,https://github.com/seunghun1ee/designVerification.git,2020-11-23 15:26:25+00:00,,0,seunghun1ee/designVerification,315357515,Verilog,designVerification,59,0,2020-12-06 09:46:04+00:00,[],None
415,https://github.com/Featherweight-IP/fw-wishbone-interconnect.git,2020-11-26 20:50:28+00:00,Parameterized Wishbone interconnect,0,Featherweight-IP/fw-wishbone-interconnect,316334244,Verilog,fw-wishbone-interconnect,96,0,2021-12-15 02:12:11+00:00,[],https://api.github.com/licenses/apache-2.0
416,https://github.com/DoctorOctopus-Zhan/VE370-Intro-to-Computer-Organization.git,2020-11-13 10:11:01+00:00,,0,DoctorOctopus-Zhan/VE370-Intro-to-Computer-Organization,312540417,Verilog,VE370-Intro-to-Computer-Organization,747,0,2022-12-08 07:26:56+00:00,[],None
417,https://github.com/Soroosh-Bsl/DigitalSystemsDesign---Fall2017-2018.git,2020-11-13 10:40:13+00:00,The Digital Systems Design @ Sharif University of Technology ---Fall2017-2018,0,Soroosh-Bsl/DigitalSystemsDesign---Fall2017-2018,312546891,Verilog,DigitalSystemsDesign---Fall2017-2018,230,0,2020-11-13 10:54:15+00:00,[],None
418,https://github.com/Jason-Du/Chiu_HW3.git,2020-11-13 03:14:01+00:00,,0,Jason-Du/Chiu_HW3,312460539,Verilog,Chiu_HW3,35820,0,2020-12-01 07:28:30+00:00,[],None
419,https://github.com/Tengs-Penkwe/FPGA.git,2020-11-20 12:38:04+00:00,some FPGA practice,0,Tengs-Penkwe/FPGA,314549835,Verilog,FPGA,2,0,2020-11-20 12:40:35+00:00,[],None
420,https://github.com/is3012/VerilogCode_PISO-PIPO.git,2020-11-20 14:54:35+00:00,Verilog code for PISO and PIPO registers with test bench,0,is3012/VerilogCode_PISO-PIPO,314584572,Verilog,VerilogCode_PISO-PIPO,318,0,2020-11-20 15:40:52+00:00,[],None
421,https://github.com/lukasvozenilek/468Processor.git,2020-11-19 01:40:55+00:00,,0,lukasvozenilek/468Processor,314105685,Verilog,468Processor,219,0,2020-11-27 23:47:19+00:00,[],https://api.github.com/licenses/mit
422,https://github.com/IRL-QnA/20201118-Hex-to-ASCII.git,2020-11-18 15:47:53+00:00,20201118 (허서영) Hex to ASCII 코드 설명,0,IRL-QnA/20201118-Hex-to-ASCII,313981736,Verilog,20201118-Hex-to-ASCII,2,0,2020-11-18 16:28:18+00:00,[],None
423,https://github.com/emwilbanks/MUX32.git,2020-11-15 15:55:22+00:00,,0,emwilbanks/MUX32,313066876,Verilog,MUX32,44,0,2020-11-15 15:55:39+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/emwilbanks/Four.git,2020-11-15 16:17:29+00:00,,0,emwilbanks/Four,313071313,Verilog,Four,27,0,2020-11-15 16:17:42+00:00,[],https://api.github.com/licenses/mit
425,https://github.com/emwilbanks/DM.git,2020-11-15 15:02:02+00:00,,0,emwilbanks/DM,313056017,Verilog,DM,28,0,2020-11-15 15:02:16+00:00,[],https://api.github.com/licenses/mit
426,https://github.com/emwilbanks/RF.git,2020-11-15 15:48:25+00:00,,0,emwilbanks/RF,313065429,Verilog,RF,76,0,2020-11-15 15:48:39+00:00,[],https://api.github.com/licenses/mit
427,https://github.com/emwilbanks/IM.git,2020-11-15 15:49:10+00:00,,0,emwilbanks/IM,313065581,Verilog,IM,27,0,2020-11-15 15:49:24+00:00,[],https://api.github.com/licenses/mit
428,https://github.com/MR-Blobfish-and-friend/cpe223-goose-run.git,2020-11-15 06:13:28+00:00,CPE223 Goose game,0,MR-Blobfish-and-friend/cpe223-goose-run,312970145,Verilog,cpe223-goose-run,1170,0,2020-12-11 09:14:16+00:00,[],None
429,https://github.com/mohammedBadawi/Transaction-layer-packet-detector.git,2020-11-15 22:50:45+00:00,,0,mohammedBadawi/Transaction-layer-packet-detector,313138850,Verilog,Transaction-layer-packet-detector,2,0,2020-11-15 22:53:37+00:00,[],None
430,https://github.com/JustinCalma/CECS-341-Lab-3.git,2020-11-28 04:57:57+00:00,,0,JustinCalma/CECS-341-Lab-3,316659997,Verilog,CECS-341-Lab-3,7,0,2020-11-28 05:01:21+00:00,[],None
431,https://github.com/bSchnepp/verilog.git,2020-11-28 23:36:04+00:00,Repository to hold small projects for me learning Verilog for an Intel Cyclone IV FPGA,0,bSchnepp/verilog,316841452,Verilog,verilog,2,0,2021-08-22 20:08:02+00:00,[],None
432,https://github.com/andy420811/Digital-System.git,2020-11-25 18:11:26+00:00,Digital System experiments source code,0,andy420811/Digital-System,316019147,Verilog,Digital-System,3,0,2020-12-02 20:39:26+00:00,[],None
433,https://github.com/damurka5/lastlab.git,2020-11-26 11:28:24+00:00,,0,damurka5/lastlab,316210149,Verilog,lastlab,6,0,2020-11-26 11:29:54+00:00,[],None
434,https://github.com/rubblesky/multi.git,2020-11-26 12:09:14+00:00,Multi cycle MIPS instruction set CPU,0,rubblesky/multi,316219799,Verilog,multi,158,0,2020-12-22 15:12:01+00:00,[],https://api.github.com/licenses/mit
435,https://github.com/wnavnzxck1/SW_Digital_System_and_Experiment.git,2020-11-24 06:02:52+00:00,,0,wnavnzxck1/SW_Digital_System_and_Experiment,315534156,Verilog,SW_Digital_System_and_Experiment,13353,0,2020-11-24 23:54:46+00:00,[],None
436,https://github.com/dinuly23/simple_processor.git,2020-11-27 13:07:00+00:00,,0,dinuly23/simple_processor,316503874,Verilog,simple_processor,7,0,2020-11-27 13:09:38+00:00,[],None
437,https://github.com/joelsanchezmoreno/caravel_custom_core.git,2020-11-27 23:07:57+00:00,,0,joelsanchezmoreno/caravel_custom_core,316617178,Verilog,caravel_custom_core,1421682,0,2020-12-07 13:57:29+00:00,[],https://api.github.com/licenses/apache-2.0
438,https://github.com/tishajha/dsd_lab.git,2020-11-27 15:50:48+00:00,,0,tishajha/dsd_lab,316542215,Verilog,dsd_lab,13,0,2020-11-27 15:53:13+00:00,[],None
439,https://github.com/Nelson-da-Silva/isa_team3_mips.git,2020-11-25 10:24:25+00:00,"Repository used for the q2 lab project for the production of a MIPS CPU through verilog. Team 3 consists of Yuna Valade, Maximus Wickham, Dominic Clough, Nelson Da Silva, Aleksandar Limonov and Leonardo Garofalo.",0,Nelson-da-Silva/isa_team3_mips,315903580,Verilog,isa_team3_mips,4108,0,2020-12-24 14:24:38+00:00,[],None
440,https://github.com/mankaichuang/verilog_src.git,2020-11-25 08:14:12+00:00,,0,mankaichuang/verilog_src,315871717,Verilog,verilog_src,15423,0,2020-12-02 06:22:45+00:00,[],None
441,https://github.com/dldldlfma/verilog_digital_clock.git,2020-11-11 13:51:03+00:00,,0,dldldlfma/verilog_digital_clock,311984711,Verilog,verilog_digital_clock,1027,0,2020-11-11 14:15:52+00:00,[],None
442,https://github.com/specs-feup/specs-chisel.git,2020-11-11 15:56:52+00:00,Architectures and libraries of hardware modules written in Chisel,0,specs-feup/specs-chisel,312018692,Verilog,specs-chisel,7913,0,2022-04-27 02:00:58+00:00,[],None
443,https://github.com/francescocorongiu/ISA.git,2020-11-16 11:05:04+00:00,,0,francescocorongiu/ISA,313274632,Verilog,ISA,16835,0,2021-03-19 16:39:44+00:00,[],None
444,https://github.com/emwilbanks/INC4_32.git,2020-11-15 15:54:08+00:00,,0,emwilbanks/INC4_32,313066618,Verilog,INC4_32,34,0,2020-11-15 15:54:22+00:00,[],https://api.github.com/licenses/mit
445,https://github.com/virusxiewy/riscv-5stage.git,2020-11-13 02:38:14+00:00,,0,virusxiewy/riscv-5stage,312453693,Verilog,riscv-5stage,20,0,2020-12-15 09:15:25+00:00,[],None
446,https://github.com/chiaradolciami/lab_isa38.git,2020-11-15 10:54:41+00:00,laboratory codes for integrated system architecture group 38,0,chiaradolciami/lab_isa38,313010594,Verilog,lab_isa38,46441,0,2021-02-20 21:25:17+00:00,[],None
447,https://github.com/Mohamed-Ammar/UART.git,2020-11-17 14:20:49+00:00,Implementation for the UART series communication protocol,0,Mohamed-Ammar/UART,313642674,Verilog,UART,7,0,2020-11-17 14:34:10+00:00,[],None
448,https://github.com/Abdul-Vasan/Automated-cloth-cutter.git,2020-11-18 17:49:14+00:00,,0,Abdul-Vasan/Automated-cloth-cutter,314013204,Verilog,Automated-cloth-cutter,4143,0,2021-05-15 11:37:15+00:00,[],None
449,https://github.com/zhangpeng-sh/PLL.git,2020-11-28 15:16:23+00:00,PLL,0,zhangpeng-sh/PLL,316761092,Verilog,PLL,214,0,2020-11-28 15:20:41+00:00,[],None
450,https://github.com/changju784/Guess-the-number-game.git,2020-11-27 03:12:37+00:00,,0,changju784/Guess-the-number-game,316388306,Verilog,Guess-the-number-game,572,0,2021-12-11 21:28:38+00:00,[],None
451,https://github.com/tomasspi/arqui-comp.git,2020-11-26 22:36:52+00:00,"Repo para Arquitectura de Computadoras, UNC-FCEFyN, 2020.",0,tomasspi/arqui-comp,316349873,Verilog,arqui-comp,88263,0,2021-11-29 18:55:20+00:00,[],None
452,https://github.com/casperx/verilog.git,2020-11-28 00:47:43+00:00,Collection of my Verilog modules,0,casperx/verilog,316629072,Verilog,verilog,14,0,2022-10-02 06:18:49+00:00,[],None
453,https://github.com/zeneiny/ReLu_neuron.git,2020-11-19 07:24:35+00:00,,0,zeneiny/ReLu_neuron,314168282,Verilog,ReLu_neuron,1,0,2020-11-19 07:28:42+00:00,[],
454,https://github.com/P6-36-216/Prefix-Adder-8bit.git,2020-11-19 14:18:28+00:00,,0,P6-36-216/Prefix-Adder-8bit,314269836,Verilog,Prefix-Adder-8bit,67,0,2020-11-19 14:27:10+00:00,[],None
455,https://github.com/TimoMRX/EDC_Practica2.git,2020-11-27 00:26:24+00:00,Practica 2 de la asignatura Estructura de Computadores,0,TimoMRX/EDC_Practica2,316363408,Verilog,EDC_Practica2,26,0,2020-12-04 15:41:15+00:00,[],None
456,https://github.com/JuanDiegoVillafuertePazos/porsesadorFinal.git,2020-11-23 05:02:07+00:00,,0,JuanDiegoVillafuertePazos/porsesadorFinal,315205313,Verilog,porsesadorFinal,91,0,2020-11-23 05:19:19+00:00,[],None
457,https://github.com/Margareth-Vela/Proyecto_uP_1.git,2020-11-22 05:31:55+00:00,,0,Margareth-Vela/Proyecto_uP_1,314967091,Verilog,Proyecto_uP_1,43,0,2020-11-22 22:47:41+00:00,[],None
458,https://github.com/gar19421/Proyecto_Final_Microprocesador.git,2020-11-22 05:34:26+00:00,,0,gar19421/Proyecto_Final_Microprocesador,314967411,Verilog,Proyecto_Final_Microprocesador,829,0,2020-11-23 03:00:27+00:00,[],None
459,https://github.com/anujbaliyan24/I2C-protocol.git,2020-11-21 18:18:33+00:00,description of I2C and its Verilog code,0,anujbaliyan24/I2C-protocol,314875526,Verilog,I2C-protocol,2,0,2020-11-21 20:06:26+00:00,[],None
460,https://github.com/youssefbeshir/DD2Project2.git,2020-11-25 22:05:53+00:00,,0,youssefbeshir/DD2Project2,316063748,Verilog,DD2Project2,4859,0,2020-12-19 07:44:35+00:00,[],None
461,https://github.com/EthanSK/Hardware-Verification-Coursework.git,2020-11-23 22:58:43+00:00,The main coursework for the Hardware & Software Verification module in EIE,1,EthanSK/Hardware-Verification-Coursework,315461123,Verilog,Hardware-Verification-Coursework,3013,0,2020-12-18 16:42:15+00:00,[],None
462,https://github.com/Smile834/cpu.git,2020-11-21 14:25:31+00:00,,0,Smile834/cpu,314829554,Verilog,cpu,779,0,2020-11-21 15:13:38+00:00,[],None
463,https://github.com/darrynjordan/de10-lite.git,2020-11-24 06:44:21+00:00,Collection of projects for the DE10-Lite,0,darrynjordan/de10-lite,315542496,Verilog,de10-lite,4847,0,2020-11-24 09:21:00+00:00,[],None
464,https://github.com/PingchengDong/Hardware-Implementation-of-SGM.git,2020-11-15 08:58:08+00:00,The file contains our top module of whole project.,0,PingchengDong/Hardware-Implementation-of-SGM,312992895,Verilog,Hardware-Implementation-of-SGM,65,0,2023-07-07 08:12:20+00:00,[],None
465,https://github.com/EstephanZ246/Proyecto_final_UP.git,2020-11-17 01:24:29+00:00,,0,EstephanZ246/Proyecto_final_UP,313472625,Verilog,Proyecto_final_UP,353,0,2020-11-22 23:51:46+00:00,[],None
466,https://github.com/dheerajVagavolu/CS4100_RISCV_Processor-Design-Verilog.git,2020-11-12 05:19:47+00:00,CS4100 RISC-V Single cycle processor in Verilog,0,dheerajVagavolu/CS4100_RISCV_Processor-Design-Verilog,312175335,Verilog,CS4100_RISCV_Processor-Design-Verilog,66,0,2022-09-22 12:04:23+00:00,[],None
467,https://github.com/LoJunKai/FPGA-Game-Struct.git,2020-11-12 06:08:56+00:00,50.002 Computation Structures 1D Game Project ,1,LoJunKai/FPGA-Game-Struct,312183685,Verilog,FPGA-Game-Struct,6601,0,2021-01-13 20:03:03+00:00,[],https://api.github.com/licenses/mit
468,https://github.com/SandaruJayawardana/fpga_uart.git,2020-11-14 22:41:07+00:00,,1,SandaruJayawardana/fpga_uart,312914897,Verilog,fpga_uart,6,0,2020-11-15 16:51:22+00:00,[],https://api.github.com/licenses/mit
469,https://github.com/josephtnguyen/TramelBlaze_UART_Project.git,2020-11-14 22:37:48+00:00,,0,josephtnguyen/TramelBlaze_UART_Project,312914468,Verilog,TramelBlaze_UART_Project,72,0,2020-11-15 01:18:19+00:00,[],None
470,https://github.com/emwilbanks/Flopr_32.git,2020-11-15 15:00:05+00:00,,0,emwilbanks/Flopr_32,313055633,Verilog,Flopr_32,34,0,2020-11-15 15:00:19+00:00,[],https://api.github.com/licenses/mit
471,https://github.com/THBolle/TFE4152-Project.git,2020-11-16 12:25:38+00:00,,0,THBolle/TFE4152-Project,313294325,,TFE4152-Project,142,0,2021-03-31 07:35:24+00:00,[],None
472,https://github.com/P6-36-216/DDCO-Lab-2020.git,2020-11-18 05:31:23+00:00,,0,P6-36-216/DDCO-Lab-2020,313832943,Verilog,DDCO-Lab-2020,5105,0,2020-12-03 11:24:08+00:00,[],None
473,https://github.com/cac19148/Electronica_Digital_1-Proyecto2.git,2020-11-23 00:41:00+00:00,,0,cac19148/Electronica_Digital_1-Proyecto2,315163076,Verilog,Electronica_Digital_1-Proyecto2,49,0,2020-11-23 00:41:18+00:00,[],None
474,https://github.com/kuby1412/DigitalDesign.git,2020-11-21 13:45:44+00:00,,0,kuby1412/DigitalDesign,314821724,Verilog,DigitalDesign,11,0,2020-11-21 13:52:03+00:00,[],https://api.github.com/licenses/apache-2.0
475,https://github.com/armenuhiarakelyan1978/animation.git,2020-11-19 15:18:44+00:00,animation,0,armenuhiarakelyan1978/animation,314286643,Verilog,animation,16,0,2020-11-19 15:23:01+00:00,[],None
476,https://github.com/tomieiro/equalizacao_intensidade.git,2020-11-22 19:52:03+00:00,Equalizador de intensidade de escala de cinza feito em Verilog,0,tomieiro/equalizacao_intensidade,315119689,Verilog,equalizacao_intensidade,1468,0,2020-11-23 16:09:10+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/vulkanbets/FIR_Filter_Time_Multiplexed.git,2020-11-24 04:23:18+00:00,,0,vulkanbets/FIR_Filter_Time_Multiplexed,315517418,Verilog,FIR_Filter_Time_Multiplexed,6,0,2020-11-25 02:46:28+00:00,[],None
478,https://github.com/apast005/CTRL.git,2020-11-24 14:37:19+00:00,Control Unit,0,apast005/CTRL,315659686,Verilog,CTRL,508,0,2021-01-28 13:25:40+00:00,[],https://api.github.com/licenses/mit
479,https://github.com/h20190544/BITS-G540.git,2020-11-25 07:28:25+00:00,,0,h20190544/BITS-G540,315861218,Verilog,BITS-G540,9,0,2020-11-25 07:56:35+00:00,[],None
480,https://github.com/kilimanj4r0/control_unit.git,2020-11-26 14:58:21+00:00,Implementing control unit (Element of a single-cycle processor),0,kilimanj4r0/control_unit,316262385,Verilog,control_unit,412,0,2020-11-26 15:00:57+00:00,[],None
481,https://github.com/thiagorss/snooping.git,2020-11-26 18:02:02+00:00,,0,thiagorss/snooping,316304003,Verilog,snooping,17,0,2020-12-13 09:04:10+00:00,[],None
482,https://github.com/ElvisXYKun/CPU.git,2020-11-25 07:42:27+00:00,Verilog练习,0,ElvisXYKun/CPU,315864296,Verilog,CPU,34,0,2020-11-26 13:50:25+00:00,[],https://api.github.com/licenses/gpl-3.0
483,https://github.com/mol18822/Proyecto_Final.git,2020-11-26 00:46:10+00:00,,0,mol18822/Proyecto_Final,316086603,Verilog,Proyecto_Final,48126,0,2020-11-26 00:47:37+00:00,[],None
484,https://github.com/anna328p/hlcpu.git,2020-11-26 04:37:28+00:00,,0,anna328p/hlcpu,316123960,Verilog,hlcpu,9254,0,2021-02-23 21:50:18+00:00,[],None
485,https://github.com/jorgevasquezutec/LABsinglecycle.git,2020-11-20 16:53:07+00:00,,0,jorgevasquezutec/LABsinglecycle,314615281,Verilog,LABsinglecycle,69,0,2020-11-24 22:36:49+00:00,[],None
486,https://github.com/Priyankar1996/Superscalar.git,2020-11-21 16:34:56+00:00,,1,Priyankar1996/Superscalar,314855875,Verilog,Superscalar,1,0,2020-11-22 06:06:57+00:00,[],None
487,https://github.com/onurcayan/verilog_UART.git,2020-11-27 16:47:14+00:00,Uart realization of verilog,0,onurcayan/verilog_UART,316554347,Verilog,verilog_UART,4,0,2020-12-26 04:26:42+00:00,[],None
488,https://github.com/pabgonzalez/Electronica3-TP3.git,2020-11-13 00:47:08+00:00,Sistema de semaforos,0,pabgonzalez/Electronica3-TP3,312433325,Verilog,Electronica3-TP3,332,0,2020-11-28 22:56:35+00:00,[],None
489,https://github.com/ISAgroup26/LAB1.git,2020-11-14 13:24:13+00:00,,0,ISAgroup26/LAB1,312821856,Verilog,LAB1,43503,0,2020-11-17 01:06:51+00:00,[],None
490,https://github.com/Revilo2157/ECE350Autograder.git,2020-11-11 20:29:53+00:00,,1,Revilo2157/ECE350Autograder,312082405,Verilog,ECE350Autograder,5,0,2020-11-11 20:35:39+00:00,[],None
491,https://github.com/shangshi66/SeRFII.git,2020-11-11 21:11:43+00:00,,0,shangshi66/SeRFII,312091142,Verilog,SeRFII,169228,0,2021-03-07 16:49:56+00:00,[],None
492,https://github.com/cmd2001/EPU.git,2020-11-14 14:23:25+00:00,CPU Homework For MS108-2020,0,cmd2001/EPU,312832217,Verilog,EPU,431,0,2021-01-03 10:43:23+00:00,[],None
493,https://github.com/bingwaa/Low-pass-filter.git,2020-11-16 01:05:13+00:00,designed a lowpass filter using verilog and matlab,0,bingwaa/Low-pass-filter,313157148,Verilog,Low-pass-filter,32,0,2020-11-16 01:07:55+00:00,[],None
494,https://github.com/emwilbanks/MUX2.git,2020-11-15 15:26:27+00:00,,0,emwilbanks/MUX2,313061000,Verilog,MUX2,32,0,2020-11-15 15:26:41+00:00,[],https://api.github.com/licenses/mit
495,https://github.com/vid58/Lab_06.git,2020-11-21 19:25:34+00:00,,0,vid58/Lab_06,314887555,Verilog,Lab_06,10,0,2020-11-21 20:20:52+00:00,[],None
496,https://github.com/shimjaeyeong/Power_Honey_Nap.git,2020-11-28 13:07:24+00:00,,1,shimjaeyeong/Power_Honey_Nap,316736095,Verilog,Power_Honey_Nap,7774,0,2020-12-13 13:47:38+00:00,[],None
497,https://github.com/otreblan/lab8.git,2020-11-28 21:17:32+00:00,,0,otreblan/lab8,316823519,Verilog,lab8,50,0,2020-12-03 18:18:36+00:00,[],None
498,https://github.com/0fajarpurnama0/Verilog-HDL-Advance-Computer-Organization-II.git,2020-11-24 23:31:02+00:00,Verilog HDL assignments during my Masters in Advance Computer Organization 2 course.,0,0fajarpurnama0/Verilog-HDL-Advance-Computer-Organization-II,315777717,Verilog,Verilog-HDL-Advance-Computer-Organization-II,20,0,2020-11-24 23:33:14+00:00,[],https://api.github.com/licenses/gpl-3.0
499,https://github.com/mariatheresahqs/RISCV-Single-Cycle.git,2020-11-23 11:06:33+00:00,RISC-V single cycle implementation without stages and pipeline.,0,mariatheresahqs/RISCV-Single-Cycle,315288232,Verilog,RISCV-Single-Cycle,30,0,2020-12-27 00:16:18+00:00,[],None
500,https://github.com/kaiXlee/32-bit-RISC-processor.git,2020-11-25 18:29:05+00:00,,0,kaiXlee/32-bit-RISC-processor,316023018,Verilog,32-bit-RISC-processor,141,0,2020-11-28 02:32:50+00:00,[],None
501,https://github.com/yashichawla/DDCO-Lab-UE19CS206.git,2020-11-19 10:03:29+00:00,A repository containing the submissions made as a part of the Digital Design and Computer Organization Laboratory course (UE19CS206) at PES University,0,yashichawla/DDCO-Lab-UE19CS206,314206957,Verilog,DDCO-Lab-UE19CS206,3827,0,2021-10-21 15:30:48+00:00,[],None
502,https://github.com/Tatev2919/Timer.git,2020-11-19 15:36:02+00:00,,0,Tatev2919/Timer,314291387,Verilog,Timer,2,0,2020-11-19 16:13:35+00:00,[],None
503,https://github.com/jjts/ecmp-test.git,2020-11-13 19:36:12+00:00,,23,jjts/ecmp-test,312667050,Verilog,ecmp-test,2,0,2022-12-06 03:36:05+00:00,[],None
504,https://github.com/emwilbanks/DSwitch.git,2020-11-15 14:49:17+00:00,,0,emwilbanks/DSwitch,313053321,Verilog,DSwitch,30,0,2020-11-15 14:49:31+00:00,[],https://api.github.com/licenses/mit
505,https://github.com/Tatev2919/Shift_register.git,2020-11-19 16:36:53+00:00,,0,Tatev2919/Shift_register,314307965,Verilog,Shift_register,0,0,2020-11-19 16:40:36+00:00,[],None
506,https://github.com/Tatev2919/Traffic-light-model-.git,2020-11-19 16:14:34+00:00,,0,Tatev2919/Traffic-light-model-,314301916,Verilog,Traffic-light-model-,2,0,2020-11-19 16:22:14+00:00,[],None
507,https://github.com/Vanegas19125/Proyecto_uP_Jose_Vanegas.git,2020-11-23 05:46:08+00:00,,0,Vanegas19125/Proyecto_uP_Jose_Vanegas,315212648,Verilog,Proyecto_uP_Jose_Vanegas,53,0,2020-11-23 05:47:03+00:00,[],None
508,https://github.com/est19264/uP-Diego-Estrada-19264.git,2020-11-23 04:21:07+00:00,,0,est19264/uP-Diego-Estrada-19264,315198890,Verilog,uP-Diego-Estrada-19264,84,0,2020-11-23 04:21:17+00:00,[],None
509,https://github.com/lachlansneff/afm.git,2020-11-23 21:20:45+00:00,,0,lachlansneff/afm,315443664,Verilog,afm,584,0,2021-01-08 10:13:35+00:00,[],None
510,https://github.com/Jec222/EE4352_Lab7.git,2020-11-20 00:33:29+00:00,,1,Jec222/EE4352_Lab7,314404727,,EE4352_Lab7,0,0,2020-11-20 00:33:31+00:00,[],None
511,https://github.com/Qingsir/FPGA-Rubiks-Solver.git,2020-11-26 08:51:20+00:00,,0,Qingsir/FPGA-Rubiks-Solver,316172705,Verilog,FPGA-Rubiks-Solver,6585,0,2020-11-26 08:51:38+00:00,[],None
512,https://github.com/GuillemCabo/ASIC_watch.git,2020-11-26 14:23:51+00:00,Verilog code for 4 digit watch,0,GuillemCabo/ASIC_watch,316253256,Verilog,ASIC_watch,22,0,2020-12-15 13:24:19+00:00,[],https://api.github.com/licenses/apache-2.0
513,https://github.com/alirezabijandi/architecture_lab.git,2020-11-11 19:38:46+00:00,,0,alirezabijandi/architecture_lab,312071605,Verilog,architecture_lab,715,0,2021-01-26 09:26:55+00:00,[],None
514,https://github.com/otreblan/lab6.git,2020-11-15 01:32:39+00:00,,0,otreblan/lab6,312935716,Verilog,lab6,27,0,2020-11-16 00:20:28+00:00,[],None
515,https://github.com/666vegetable/fpga.git,2020-11-15 07:12:04+00:00,FPGA_PROGRAM,0,666vegetable/fpga,312977900,Verilog,fpga,9,0,2020-11-15 07:20:11+00:00,[],None
516,https://github.com/brennop/riscx.git,2020-11-14 16:23:54+00:00,CPU com 10 instruções inspirada no RISC-V,0,brennop/riscx,312854547,Verilog,riscx,128,0,2020-11-20 20:28:25+00:00,[],None
517,https://github.com/youknowitskyle/MIPS-Single-Cycle-Processor.git,2020-11-15 03:26:12+00:00,Single cycle MIPS processor implemented in Verilog.,0,youknowitskyle/MIPS-Single-Cycle-Processor,312949854,Verilog,MIPS-Single-Cycle-Processor,19,0,2020-12-01 00:47:03+00:00,[],None
518,https://github.com/panzerox123/Non-Restoring-Division-Verilog.git,2020-11-15 13:32:37+00:00,,1,panzerox123/Non-Restoring-Division-Verilog,313038144,Verilog,Non-Restoring-Division-Verilog,5,0,2020-11-16 14:58:46+00:00,[],None
519,https://github.com/risapav/fpga.git,2020-11-12 18:14:33+00:00,A FPGA AC608 project to test WishBone Bus  ,0,risapav/fpga,312359355,Verilog,fpga,2665,0,2020-11-27 17:55:31+00:00,[],https://api.github.com/licenses/mit
520,https://github.com/terciosato/Digital-Systems-Course---UNIFEI.git,2020-11-13 20:19:19+00:00,CPU MIPS in Verilog,0,terciosato/Digital-Systems-Course---UNIFEI,312675024,Verilog,Digital-Systems-Course---UNIFEI,23,0,2020-11-13 20:30:14+00:00,[],None
521,https://github.com/emwilbanks/OneBitAdder.git,2020-11-15 15:33:59+00:00,,0,emwilbanks/OneBitAdder,313062506,Verilog,OneBitAdder,33,0,2020-11-15 15:34:13+00:00,[],https://api.github.com/licenses/mit
522,https://github.com/Pedro-Rella/ecmp-teste-exemplo.git,2020-11-17 16:46:58+00:00,,0,Pedro-Rella/ecmp-teste-exemplo,313682756,Verilog,ecmp-teste-exemplo,2,0,2020-11-17 16:47:29+00:00,[],None
523,https://github.com/jeshu54/Verilog-Learning.git,2020-11-18 17:09:18+00:00,Verilog Files,0,jeshu54/Verilog-Learning,314003174,Verilog,Verilog-Learning,18,0,2021-01-13 05:27:09+00:00,[],None
524,https://github.com/ThusharaWeerasundara/MIPS-Computer.git,2020-11-18 17:39:28+00:00,,0,ThusharaWeerasundara/MIPS-Computer,314010838,Verilog,MIPS-Computer,5236,0,2023-01-01 07:47:15+00:00,[],None
525,https://github.com/IA-C-CPU-coursework/CPU-coursework.git,2020-11-20 15:26:53+00:00,,1,IA-C-CPU-coursework/CPU-coursework,314593007,Verilog,CPU-coursework,3687,0,2020-12-31 07:54:16+00:00,[],None
526,https://github.com/god19260/Proyecto_Final_Digital_I_FredyGodoy_19260.git,2020-11-23 05:38:23+00:00,,0,god19260/Proyecto_Final_Digital_I_FredyGodoy_19260,315211276,Verilog,Proyecto_Final_Digital_I_FredyGodoy_19260,92,0,2020-11-23 05:41:15+00:00,[],None
527,https://github.com/Dibya-Dipanjan/Verilog-design.git,2020-11-22 22:30:44+00:00,,0,Dibya-Dipanjan/Verilog-design,315145150,Verilog,Verilog-design,21,0,2022-06-22 17:21:45+00:00,[],None
528,https://github.com/eriknj99/8BitCPU-VLog.git,2020-11-21 01:35:03+00:00,Verilog 8bit CPU project for CSE464(VLSI Design) ,1,eriknj99/8BitCPU-VLog,314709595,Verilog,8BitCPU-VLog,1979,0,2020-11-21 03:01:40+00:00,[],None
529,https://github.com/RubenFr-zz/Watermarking.git,2020-11-20 20:06:52+00:00,,0,RubenFr-zz/Watermarking,314658044,Verilog,Watermarking,29921,0,2021-07-06 17:11:52+00:00,[],None
530,https://github.com/Tatev2919/PWM_generator.git,2020-11-19 16:57:08+00:00,,0,Tatev2919/PWM_generator,314313221,Verilog,PWM_generator,2,0,2020-11-19 17:01:49+00:00,[],None
531,https://github.com/taiyoslime/rv32i.git,2020-11-23 16:57:27+00:00,A toy RISC-V processor,1,taiyoslime/rv32i,315382466,Verilog,rv32i,67,0,2021-01-29 17:43:49+00:00,[],None
532,https://github.com/locnnil/MIPS_GITHUB.git,2020-11-28 23:40:04+00:00,,0,locnnil/MIPS_GITHUB,316841912,Verilog,MIPS_GITHUB,29116,0,2022-12-30 18:22:48+00:00,[],None
533,https://github.com/Praseeda-S/RISC-V-Soc.git,2020-11-18 06:56:38+00:00,,0,Praseeda-S/RISC-V-Soc,313849252,Verilog,RISC-V-Soc,1458,0,2024-01-19 03:42:11+00:00,[],None
