

================================================================
== Vitis HLS Report for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9'
================================================================
* Date:           Wed Sep  4 19:39:02 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.957 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2073612|  2073612|  6.843 ms|  6.843 ms|  2073612|  2073612|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 7 [1/1] (1.20ns)   --->   "%p_Src_cols_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %p_Src_cols"   --->   Operation 7 'read' 'p_Src_cols_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.20ns)   --->   "%p_Src_rows_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %p_Src_rows"   --->   Operation 8 'read' 'p_Src_rows_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i11 %p_Src_rows_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 9 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i11 %p_Src_cols_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 10 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [4/4] (0.53ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 11 'mul' 'LoopCount' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 12 [3/4] (0.53ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 12 'mul' 'LoopCount' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 14 [2/4] (0.53ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 14 'mul' 'LoopCount' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/4] (0.00ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 15 'mul' 'LoopCount' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 16 [2/2] (1.48ns)   --->   "%call_ln82 = call void @blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1, i22 %LoopCount, i10 %imgInput1_data238, i10 %imgInput2_data239" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 16 'call' 'call_ln82' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_Src_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_Src_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput2_data239, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput1_data238, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln82 = call void @blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1, i22 %LoopCount, i10 %imgInput1_data238, i10 %imgInput2_data239" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 21 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:120]   --->   Operation 22 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	fifo read operation ('p_Src_cols_read') on port 'p_Src_cols' [6]  (1.2 ns)
	'mul' operation of DSP[13] ('LoopCount', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82) [13]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[13] ('LoopCount', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82) [13]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[13] ('LoopCount', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82) [13]  (0.535 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.49ns
The critical path consists of the following:
	'call' operation ('call_ln82', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82) to 'blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1' [15]  (1.49 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
