*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Tue Jan 03 22:02:59 EET 2023
         ppid/pid : 20456/20466
         hostname : 192.168.44.142
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Booth/Lab3_2022
         logfile  : /home/vlsi/Desktop/Booth/Lab3_2022/oasys.log.00
         tmpdir   : /tmp/oasys.20456/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/Booth/Lab3_2022/Booth exists and will be used.
/home/vlsi/Desktop/Booth/Lab3_2022/Booth/logs exists and will be used.
/home/vlsi/Desktop/Booth/Lab3_2022/Booth/rpt exists and will be used.
/home/vlsi/Desktop/Booth/Lab3_2022/Booth/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/Booth/Lab3_2022/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/Desktop/Booth/Lab3_2022/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/Booth/Lab3_2022/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Booth/Lab3_2022/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/Booth/Lab3_2022/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/Desktop/Booth/Lab3_2022/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Booth/Lab3_2022/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog booth.v -include {/home/vlsi/Desktop/Booth/Lab3_2022/rtl// /home/vlsi/Desktop/Booth/Lab3_2022/lib_data}
info:    File 'booth.v', resolved to path '/home/vlsi/Desktop/Booth/Lab3_2022/rtl/booth.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 true
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module Booth
starting synthesize at 00:00:13(cpu)/0:06:28(wall) 71MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'Booth' (depth 1) ((/home/vlsi/Desktop/Booth/Lab3_2022/rtl/booth.v:15)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/Booth/Lab3_2022/rtl/booth.v:1)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#2) ((/home/vlsi/Desktop/Booth/Lab3_2022/rtl/booth.v:1)[7])  [VLOG-401]
info:    synthesizing module 'registerNbits__parameterized0' (depth 2) ((/home/vlsi/Desktop/Booth/Lab3_2022/rtl/booth.v:1)[7])  [VLOG-400]
info:    module 'registerNbits__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits__parameterized0' (depth 2) (1#2) ((/home/vlsi/Desktop/Booth/Lab3_2022/rtl/booth.v:1)[7])  [VLOG-401]
info:    module 'Booth' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Booth' (depth 1) (2#2) ((/home/vlsi/Desktop/Booth/Lab3_2022/rtl/booth.v:15)[7])  [VLOG-401]
info:    uniquifying module 'registerNbits' for 2 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:15(cpu)/0:06:30(wall) 92MB(vsz)/345MB(peak)
> write_design /home/vlsi/Desktop/Booth/Lab3_2022/Booth/odb/2_synthesized.odb
info:    design 'Booth' has no physical info  [WRITE-120]
warning: WrSdc.. design 'Booth' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Booth/Lab3_2022/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     6
> set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> set_output_delay -clock  vsysclk  -fall 0.5 [all_outputs]
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       9|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |Booth   |           |            
  Total Instances       |    2095|       4290|      84.035
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |    2095|       4290|      84.035
      Buffers           |       0|          0|       0.000
      Inverters         |     237|        126|       3.402
      Clock-Gates       |       9|         36|       0.532
      Combinational     |    1426|       2215|      46.637
      Latches           |       0|          0|       0.000
      FlipFlops         |     423|       1913|      33.465
       Single-Bit FF    |     423|       1913|      33.465
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |     423|           |            
       Bits             |     423|       1913|      33.465
         Load-Enabled   |       0|           |            
         Clock-Gated    |     423|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       4290|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] clk reset en start }
# group_path -from {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} clk reset en start
> all_inputs
> all_outputs
> group_path -name I2O -from { inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] clk reset en start } -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38... (message truncated)
# group_path -from {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} clk reset en start -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> all_outputs
> group_path -name R2O -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] result[37] result[36] result[35] result[34] result[33] result[32] result[31] result[30] result[29] result[28] result[27] result[26] result[25] result[24] result[23] result[22] result[21] result[20] result[19] result[18] result[17] result[16] result[15] result[14] result[13] result[12] result[11] result[10] result[9] result[8] result[7] result[6] result[5] result[4] result[3] result[2] result[1] result[0] }
# group_path -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> optimize -virtual
starting optimize at 00:00:16(cpu)/0:06:30(wall) 94MB(vsz)/345MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=20806:  /home/vlsi/Desktop/Booth/Lab3_2022/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 4290.0squm (#1, 0 secs)
info: optimized 'Booth__genmod__0' area changed -969.6squm (x1), total 3320.5squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 3320.5squm (#3, 0 secs)
done optimizing area at 00:00:49(cpu)/0:07:04(wall) 98MB(vsz)/357MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'Booth' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 3320.5squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 1068.4ps
info: activated path group I2R @ 5656.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 5404.0ps
info: finished path group default @ 1068.4ps
info: finished path group R2O @ 5404.0ps
info: finished path group I2R @ 5656.2ps
info: reactivating path groups
info: reactivated path group default @ 1068.4ps
info: reactivated path group I2R @ 5656.2ps
info: reactivated path group R2O @ 5404.0ps
info: finished path group default @ 1068.4ps
info: finished path group R2O @ 5404.0ps
info: finished path group I2R @ 5656.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module Booth
info: optimized 'Booth__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.04 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 1068.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:50(cpu)/0:07:04(wall) 91MB(vsz)/357MB(peak)
finished optimize at 00:00:50(cpu)/0:07:04(wall) 91MB(vsz)/357MB(peak)
> write_design /home/vlsi/Desktop/Booth/Lab3_2022/Booth/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_reg[1]/Q
    (Clocked by vsysclk R)
Endpoint: Acc_reg[63]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 5969.2
    (Clock shift: 6000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.8)
Data arrival time: 4900.8
Slack: 1068.4
Logic depth: 134
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      6                                   
clk_gate_Acc_reg/CK->GCK CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     70              /PD_TOP        (1.10)
i_reg[1]/CK->Q           DFF_X1*                 rr    201.9    201.9    201.9      0.0      0.0     45.1    562.6    122              /PD_TOP        (1.10)
i_0_0_79/A->ZN           INV_X32                 rf    234.4     32.5     30.4      2.1     15.3     42.4    514.0    114              /PD_TOP        (1.10)
i_0_0_80/A1->ZN          NAND2_X4*               fr    279.9     45.5     43.5      2.0     19.2      2.5     45.7      7              /PD_TOP        (1.10)
i_0_0_117/A->ZN          AOI221_X2               rf    295.9     16.0     15.9      0.1     15.3      0.4      3.0      1              /PD_TOP        (1.10)
i_0_0_120/A->ZN          AOI221_X2               fr    376.9     81.0     81.0      0.0     14.8      0.4      4.4      1              /PD_TOP        (1.10)
i_0_0_122/B1->ZN         AOI21_X2                rf    394.2     17.3     17.3      0.0     48.6      0.4      2.0      1              /PD_TOP        (1.10)
i_0_0_155/A1->ZN         OAI33_X1                fr    473.2     79.0     79.0      0.0      6.7      0.6      6.6      2              /PD_TOP        (1.10)
i_0_0_162/A1->ZN         NAND2_X4*               rf    563.6     90.4     90.4      0.0     94.8     20.1    286.1     62              /PD_TOP        (1.10)
i_0_0_168/B1->ZN         OAI33_X1                fr    646.9     83.3     82.5      0.8     15.3      0.4      3.5      1              /PD_TOP        (1.10)
i_0_10/i_1/A->S          HA_X1                   rf    692.4     45.5     45.5      0.0     71.2      0.6      8.3      2              /PD_TOP        (1.10)
i_0_10/i_249/B2->ZN      AOI21_X4*               fr    758.6     66.2     66.2      0.0     18.8      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_248/A->ZN       INV_X8                  rf    765.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_247/B2->ZN      AOI21_X4*               fr    825.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_246/A->ZN       INV_X8                  rf    832.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_244/B2->ZN      AOI21_X4*               fr    892.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_243/A->ZN       INV_X8                  rf    899.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_242/B2->ZN      AOI21_X4*               fr    959.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_240/A->ZN       INV_X8                  rf    966.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_239/B2->ZN      AOI21_X4*               fr   1027.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_238/A->ZN       INV_X8                  rf   1034.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_236/B2->ZN      AOI21_X4*               fr   1094.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_235/A->ZN       INV_X8                  rf   1101.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_234/B2->ZN      AOI21_X4*               fr   1161.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_232/A->ZN       INV_X8                  rf   1168.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_231/B2->ZN      AOI21_X4*               fr   1228.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_230/A->ZN       INV_X8                  rf   1235.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_228/B2->ZN      AOI21_X4*               fr   1295.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_227/A->ZN       INV_X8                  rf   1302.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_226/B2->ZN      AOI21_X4*               fr   1362.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_224/A->ZN       INV_X8                  rf   1369.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_223/B2->ZN      AOI21_X4*               fr   1429.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_222/A->ZN       INV_X8                  rf   1436.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_220/B2->ZN      AOI21_X4*               fr   1496.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_219/A->ZN       INV_X8                  rf   1503.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_218/B2->ZN      AOI21_X4*               fr   1563.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_216/A->ZN       INV_X8                  rf   1570.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_215/B2->ZN      AOI21_X4*               fr   1630.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_214/A->ZN       INV_X8                  rf   1637.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_212/B2->ZN      AOI21_X4*               fr   1698.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_211/A->ZN       INV_X8                  rf   1705.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_210/B2->ZN      AOI21_X4*               fr   1765.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_208/A->ZN       INV_X8                  rf   1772.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_207/B2->ZN      AOI21_X4*               fr   1832.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_206/A->ZN       INV_X8                  rf   1839.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_204/B2->ZN      AOI21_X4*               fr   1899.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_203/A->ZN       INV_X8                  rf   1906.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_202/B2->ZN      AOI21_X4*               fr   1966.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_200/A->ZN       INV_X8                  rf   1973.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_199/B2->ZN      AOI21_X4*               fr   2033.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_198/A->ZN       INV_X8                  rf   2040.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_196/B2->ZN      AOI21_X4*               fr   2100.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_195/A->ZN       INV_X8                  rf   2107.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_194/B2->ZN      AOI21_X4*               fr   2167.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_192/A->ZN       INV_X8                  rf   2174.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_191/B2->ZN      AOI21_X4*               fr   2234.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_190/A->ZN       INV_X8                  rf   2241.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_188/B2->ZN      AOI21_X4*               fr   2301.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_187/A->ZN       INV_X8                  rf   2308.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_186/B2->ZN      AOI21_X4*               fr   2369.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_184/A->ZN       INV_X8                  rf   2376.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_183/B2->ZN      AOI21_X4*               fr   2436.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_182/A->ZN       INV_X8                  rf   2443.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_180/B2->ZN      AOI21_X4*               fr   2503.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_179/A->ZN       INV_X8                  rf   2510.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_178/B2->ZN      AOI21_X4*               fr   2570.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_176/A->ZN       INV_X8                  rf   2577.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_175/B2->ZN      AOI21_X4*               fr   2637.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_174/A->ZN       INV_X8                  rf   2644.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_172/B2->ZN      AOI21_X4*               fr   2704.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_171/A->ZN       INV_X8                  rf   2711.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_170/B2->ZN      AOI21_X4*               fr   2771.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_168/A->ZN       INV_X8                  rf   2778.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_167/B2->ZN      AOI21_X4*               fr   2838.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_166/A->ZN       INV_X8                  rf   2845.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_164/B2->ZN      AOI21_X4*               fr   2905.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_163/A->ZN       INV_X8                  rf   2912.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_162/B2->ZN      AOI21_X4*               fr   2972.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_160/A->ZN       INV_X8                  rf   2979.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_159/B2->ZN      AOI21_X4*               fr   3040.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_158/A->ZN       INV_X8                  rf   3047.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_156/B2->ZN      AOI21_X4*               fr   3107.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_155/A->ZN       INV_X8                  rf   3114.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_154/B2->ZN      AOI21_X4*               fr   3174.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_152/A->ZN       INV_X8                  rf   3181.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_151/B2->ZN      AOI21_X4*               fr   3241.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_150/A->ZN       INV_X8                  rf   3248.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_148/B2->ZN      AOI21_X4*               fr   3308.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_147/A->ZN       INV_X8                  rf   3315.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_146/B2->ZN      AOI21_X4*               fr   3375.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_144/A->ZN       INV_X8                  rf   3382.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_143/B2->ZN      AOI21_X4*               fr   3442.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_142/A->ZN       INV_X8                  rf   3449.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_140/B2->ZN      AOI21_X4*               fr   3509.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_139/A->ZN       INV_X8                  rf   3516.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_138/B2->ZN      AOI21_X4*               fr   3576.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_136/A->ZN       INV_X8                  rf   3583.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_135/B2->ZN      AOI21_X4*               fr   3643.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_134/A->ZN       INV_X8                  rf   3650.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_132/B2->ZN      AOI21_X4*               fr   3711.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_131/A->ZN       INV_X8                  rf   3718.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_130/B2->ZN      AOI21_X4*               fr   3778.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_128/A->ZN       INV_X8                  rf   3785.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_127/B2->ZN      AOI21_X4*               fr   3845.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_126/A->ZN       INV_X8                  rf   3852.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_124/B2->ZN      AOI21_X4*               fr   3912.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_123/A->ZN       INV_X8                  rf   3919.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_122/B2->ZN      AOI21_X4*               fr   3979.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_120/A->ZN       INV_X8                  rf   3986.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_119/B2->ZN      AOI21_X4*               fr   4046.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_118/A->ZN       INV_X8                  rf   4053.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_116/B2->ZN      AOI21_X4*               fr   4113.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_115/A->ZN       INV_X8                  rf   4120.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_114/B2->ZN      AOI21_X4*               fr   4180.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_112/A->ZN       INV_X8                  rf   4187.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_111/B2->ZN      AOI21_X4*               fr   4247.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_110/A->ZN       INV_X8                  rf   4254.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_108/B2->ZN      AOI21_X4*               fr   4314.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_107/A->ZN       INV_X8                  rf   4321.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_106/B2->ZN      AOI21_X4*               fr   4382.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_104/A->ZN       INV_X8                  rf   4389.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_103/B2->ZN      AOI21_X4*               fr   4449.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_102/A->ZN       INV_X8                  rf   4456.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_100/B2->ZN      AOI21_X4*               fr   4516.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_99/A->ZN        INV_X8                  rf   4523.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_98/B2->ZN       AOI21_X4*               fr   4583.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_96/A->ZN        INV_X8                  rf   4590.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_95/B2->ZN       AOI21_X4*               fr   4650.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_94/A->ZN        INV_X8                  rf   4657.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_92/B2->ZN       AOI21_X4*               fr   4717.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_91/A->ZN        INV_X8                  rf   4724.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_90/B2->ZN       AOI21_X4*               fr   4784.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
i_0_10/i_88/A->ZN        INV_X8                  rf   4791.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
i_0_10/i_87/B2->ZN       AOI21_X4                fr   4819.7     28.1     28.1      0.0      3.5      0.3      3.6      1              /PD_TOP        (1.10)
i_0_10/i_84/A->Z         XOR2_X2                 rr   4870.7     51.0     51.0      0.0     20.7      0.3      2.5      1              /PD_TOP        (1.10)
i_0_0_68/A2->ZN          AND2_X4                 rr   4900.8     30.1     30.1      0.0     22.3      0.3      1.4      1              /PD_TOP        (1.10)
Acc_reg[63]/D            DFF_X1                   r   4900.8      0.0               0.0      6.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: start
    (Clocked by vsysclk R)
Endpoint: clk_gate_Acc_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 5915.0
    (Clock shift: 6000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.0)
Data arrival time: 258.8
Slack: 5656.2
Logic depth: 3
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
start                    {set_input_delay}        r    200.0    200.0    200.0                        4.2     37.3      4                                   
i_0_0_913/A2->ZN         NOR2_X4                 rf    213.0     12.7     12.7      0.0    100.0      0.6      4.0      2              /PD_TOP        (1.10)
i_0_0_914/A2->ZN         AND2_X4                 ff    249.3     36.3     36.3      0.0      5.5      0.6     26.9      2              /PD_TOP        (1.10)
i_0_0_915/A->ZN          INV_X4                  fr    258.8      9.5      9.5      0.0     11.0      0.3      1.2      1              /PD_TOP        (1.10)
clk_gate_Acc_reg/E       CLKGATETST_X2            r    258.8      0.3               0.3      4.7                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regOut/out_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: result[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 5500.0
    (Clock shift: 6000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 96.0
Slack: 5404.0
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      6                                   
regOut/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
regOut/out_reg[63]/CK->Q DFF_X1                  rf     95.7     95.7     95.7      0.0      0.0      3.3     13.3      1              /PD_TOP        (1.10)
result[63]                                        f     96.0      0.3               0.3     17.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   1068.4
2    |I2R    | 1.000|      0.0|   5656.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   5404.0
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Booth/Lab3_2022/Booth/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 134.390000 -bottom 104.38999999999999 -top 134.390000
info:    create placement blockage 'blk_top' (0.000000 104.390000) (134.390000 134.390000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 134.390000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (134.390000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 134.390000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 134.390000)  [FP-103]
> create_blockage -name blk_right -type macro -left 104.38999999999999 -right 134.390000 -bottom 0 -top 134.390000
info:    create placement blockage 'blk_right' (104.390000 0.000000) (134.390000 134.390000)  [FP-103]
> optimize -place
starting optimize at 00:00:50(cpu)/0:07:05(wall) 91MB(vsz)/357MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5404 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5404 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5404 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 57.61%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 1068.4ps
info:	placing 132 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 57.61%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              9164.53
Average Wire      =                69.43
Longest Wire      =                71.76
Shortest Wire     =                66.49
WNS               = 1068.4ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 1068.4ps
done optimize placement at 00:00:52(cpu)/0:07:07(wall) 287MB(vsz)/599MB(peak)
finished optimize at 00:00:52(cpu)/0:07:07(wall) 287MB(vsz)/599MB(peak)
> write_design /home/vlsi/Desktop/Booth/Lab3_2022/Booth/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Booth/Lab3_2022/Booth/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Booth/Lab3_2022/Booth/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Booth/Lab3_2022/Booth/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Booth/Lab3_2022/Booth/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Booth/Lab3_2022/Booth/rpt/design.rpt
> report_area > /home/vlsi/Desktop/Booth/Lab3_2022/Booth/rpt/area.rpt
