$date
  Fri Mar 27 10:14:07 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module numeric_std_unsigned $end
$upscope $end
$scope module mux8_tb $end
$var reg 8 ! d[7:0] $end
$var reg 3 " s[2:0] $end
$var reg 1 # y $end
$scope module dut $end
$var reg 8 $ d[7:0] $end
$var reg 3 % s[2:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10001101 !
b000 "
1#
b10001101 $
b000 %
1&
#10000000
b001 "
0#
b001 %
0&
#20000000
b010 "
1#
b010 %
1&
#30000000
b011 "
b011 %
#40000000
b100 "
0#
b100 %
0&
#50000000
b101 "
b101 %
#60000000
b110 "
b110 %
#70000000
b111 "
1#
b111 %
1&
#80000000
