{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 16:55:52 2013 " "Info: Processing started: Thu Oct 31 16:55:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_picker_nondelay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulse_picker_nondelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_picker_nondelay-a " "Info: Found design unit 1: pulse_picker_nondelay-a" {  } { { "pulse_picker_nondelay.vhd" "" { Text "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker_nondelay.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pulse_picker_nondelay " "Info: Found entity 1: pulse_picker_nondelay" {  } { { "pulse_picker_nondelay.vhd" "" { Text "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker_nondelay.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_picker_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulse_picker_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_picker_div-a " "Info: Found design unit 1: pulse_picker_div-a" {  } { { "pulse_picker_div.vhd" "" { Text "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker_div.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pulse_picker_div " "Info: Found entity 1: pulse_picker_div" {  } { { "pulse_picker_div.vhd" "" { Text "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker_div.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pulse_picker.gdf 1 1 " "Warning: Using design file pulse_picker.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_picker " "Info: Found entity 1: pulse_picker" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pulse_picker " "Info: Elaborating entity \"pulse_picker\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_picker_nondelay pulse_picker_nondelay:64 " "Info: Elaborating entity \"pulse_picker_nondelay\" for hierarchy \"pulse_picker_nondelay:64\"" {  } { { "pulse_picker.gdf" "64" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 104 376 600 200 "64" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "pulse_picker_nondelay:64\|tmp2\[0\]~12 6 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: \"pulse_picker_nondelay:64\|tmp2\[0\]~12\"" {  } { { "pulse_picker_nondelay.vhd" "tmp2\[0\]~12" { Text "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker_nondelay.vhd" 32 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "pulse_picker_nondelay:64\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"pulse_picker_nondelay:64\|Add0\"" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Instantiated megafunction \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 381 8 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 202 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\] pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 203 10 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 189 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_constant:scdw pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|lpm_constant:scdw\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 401 7 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pulse_picker_nondelay:64\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulse_picker_nondelay:64\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_add_sub:Add0\|addcore:adder\[1\] pulse_picker_nondelay:64\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_add_sub:Add0\|addcore:adder\[0\] pulse_picker_nondelay:64\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\|addcore:adder\[0\]\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_add_sub:Add0\|look_add:look_ahead_unit pulse_picker_nondelay:64\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 281 4 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pulse_picker_nondelay:64\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs pulse_picker_nondelay:64\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"pulse_picker_nondelay:64\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "20 " "Info: Ignored 20 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "20 " "Info: Ignored 20 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } } { "pulse_picker_nondelay.vhd" "" { Text "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker_nondelay.vhd" 46 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOCK " "Warning (15610): No output dependent on input pin \"LOCK\"" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 152 88 256 168 "LOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIDTH\[5\] " "Warning (15610): No output dependent on input pin \"WIDTH\[5\]\"" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 168 88 256 184 "WIDTH\[5..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIDTH\[4\] " "Warning (15610): No output dependent on input pin \"WIDTH\[4\]\"" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 168 88 256 184 "WIDTH\[5..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIDTH\[3\] " "Warning (15610): No output dependent on input pin \"WIDTH\[3\]\"" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 168 88 256 184 "WIDTH\[5..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIDTH\[2\] " "Warning (15610): No output dependent on input pin \"WIDTH\[2\]\"" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 168 88 256 184 "WIDTH\[5..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIDTH\[1\] " "Warning (15610): No output dependent on input pin \"WIDTH\[1\]\"" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 168 88 256 184 "WIDTH\[5..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIDTH\[0\] " "Warning (15610): No output dependent on input pin \"WIDTH\[0\]\"" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 168 88 256 184 "WIDTH\[5..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Info: Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "22 " "Info: Implemented 22 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 16:55:57 2013 " "Info: Processing ended: Thu Oct 31 16:55:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 16:55:59 2013 " "Info: Processing started: Thu Oct 31 16:55:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pulse_picker EPM3064ATC44-4 " "Info: Selected device EPM3064ATC44-4 for design \"pulse_picker\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIDTH0 " "Warning: Node \"WIDTH0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WIDTH0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIDTH1 " "Warning: Node \"WIDTH1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WIDTH1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIDTH2 " "Warning: Node \"WIDTH2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WIDTH2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIDTH3 " "Warning: Node \"WIDTH3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WIDTH3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIDTH4 " "Warning: Node \"WIDTH4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WIDTH4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIDTH5 " "Warning: Node \"WIDTH5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WIDTH5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 16:56:00 2013 " "Info: Processing ended: Thu Oct 31 16:56:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 16:56:01 2013 " "Info: Processing started: Thu Oct 31 16:56:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 16:56:03 2013 " "Info: Processing ended: Thu Oct 31 16:56:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 16:56:04 2013 " "Info: Processing started: Thu Oct 31 16:56:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PD_clk " "Info: Assuming node \"PD_clk\" is an undefined clock" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PD_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PD_clk register pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\] register pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 217.39 MHz 4.6 ns Internal " "Info: Clock \"PD_clk\" has Internal fmax of 217.39 MHz between source register \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\]\" and destination register \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]\" (period= 4.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Longest register register " "Info: + Longest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\] 1 REG LC20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC20; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 2.600 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 2 REG LC18 5 " "Info: 2: + IC(1.100 ns) + CELL(1.500 ns) = 2.600 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 57.69 % ) " "Info: Total cell delay = 1.500 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_clk destination 2.900 ns + Shortest register " "Info: + Shortest clock path from clock \"PD_clk\" to destination register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_clk 1 CLK PIN_33 20 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 20; CLK Node = 'PD_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 2 REG LC18 5 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_clk source 2.900 ns - Longest register " "Info: - Longest clock path from clock \"PD_clk\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_clk 1 CLK PIN_33 20 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 20; CLK Node = 'PD_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\] 2 REG LC20 5 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC20; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PD_clk AA pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 7.600 ns register " "Info: tco from clock \"PD_clk\" to destination pin \"AA\" through register \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]\" is 7.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_clk source 2.900 ns + Longest register " "Info: + Longest clock path from clock \"PD_clk\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_clk 1 CLK PIN_33 20 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 20; CLK Node = 'PD_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 2 REG LC18 5 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register pin " "Info: + Longest register to pin delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 1 REG LC18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.100 ns) 3.200 ns pulse_picker_nondelay:64\|LessThan0~5 2 COMB LC11 1 " "Info: 2: + IC(1.100 ns) + CELL(2.100 ns) = 3.200 ns; Loc. = LC11; Fanout = 1; COMB Node = 'pulse_picker_nondelay:64\|LessThan0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] pulse_picker_nondelay:64|LessThan0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.000 ns AA 3 PIN PIN_44 0 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.000 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'AA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { pulse_picker_nondelay:64|LessThan0~5 AA } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 152 688 864 168 "AA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 72.50 % ) " "Info: Total cell delay = 2.900 ns ( 72.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 27.50 % ) " "Info: Total interconnect delay = 1.100 ns ( 27.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] pulse_picker_nondelay:64|LessThan0~5 AA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} pulse_picker_nondelay:64|LessThan0~5 {} AA {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.100ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] pulse_picker_nondelay:64|LessThan0~5 AA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} pulse_picker_nondelay:64|LessThan0~5 {} AA {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.100ns 0.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk out 4.500 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"out\" is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns clk 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 336 88 256 352 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(2.100 ns) 3.700 ns clk~1 2 COMB LC64 1 " "Info: 2: + IC(1.000 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC64; Fanout = 1; COMB Node = 'clk~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clk clk~1 } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 336 88 256 352 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.500 ns out 3 PIN PIN_35 0 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.500 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { clk~1 out } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 336 720 896 352 "out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 77.78 % ) " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { clk clk~1 out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { clk {} clk~out {} clk~1 {} out {} } { 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 0.600ns 2.100ns 0.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 16:56:04 2013 " "Info: Processing ended: Thu Oct 31 16:56:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
