0.6
2016.4
Dec 14 2016
22:45:39
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sim_1/new/datapath_test.sv,1490500109,systemVerilog,,,,datapath_test;selfcheck,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/imports/new/ALU.sv,1490499816,systemVerilog,,,,ALU,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/imports/new/adder.sv,1485733781,systemVerilog,,,,adder,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/imports/new/addsub.sv,1485734737,systemVerilog,,,,addsub,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/imports/new/comparator.sv,1485740565,systemVerilog,,,,comparator,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/imports/new/fulladder.sv,1484496073,systemVerilog,,,,fulladder,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/imports/new/logical.sv,1485735685,systemVerilog,,,,logical,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/imports/new/shifter.sv,1485736813,systemVerilog,,,,shifter,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/new/datapath.sv,1490500741,systemVerilog,,,,datapath,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/new/register.sv,1490500866,systemVerilog,,,,register,,,,,,,,
