// Seed: 1350530763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output tri0 id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output supply0 id_1;
  assign id_1 = -1;
  wire id_14;
  assign id_11 = 1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd30,
    parameter id_14 = 32'd33,
    parameter id_2  = 32'd94,
    parameter id_21 = 32'd60,
    parameter id_25 = 32'd63,
    parameter id_27 = 32'd99,
    parameter id_29 = 32'd81
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    _id_27,
    id_28
);
  output wire id_28;
  output wire _id_27;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_24,
      id_23,
      id_9,
      id_23,
      id_4,
      id_13,
      id_20,
      id_16,
      id_9,
      id_18,
      id_24
  );
  output wire id_26;
  input wire _id_25;
  input wire id_24;
  inout supply0 id_23;
  inout wire id_22;
  output wire _id_21;
  inout wire id_20;
  input logic [7:0] id_19;
  inout wire id_18;
  input logic [7:0] id_17;
  inout wire id_16;
  input wire id_15;
  input wire _id_14;
  inout wire id_13;
  input wire id_12;
  inout wire _id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output tri0 id_3;
  input wire _id_2;
  output wire id_1;
  assign id_3  = 1 ? 1 : -1 ? -1 : id_8 * id_11 - id_17[id_2<1 : id_25];
  assign id_23 = -1 == id_5;
  logic [id_21  ==  -1 : id_2  !=  id_14  <  id_27] _id_29;
  wire id_30;
  wire [-1 'b0 : id_29] id_31;
endmodule
