OpenROAD v2.0-19249-geafd19f93 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
[WARNING STA-0450] virtual clock core_clock can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /foss/designs/systemverilog/osic_flow/orfs/flow/platforms/ihp-sg13g2/IHP_rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation adder32 (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1325 rc segments
[INFO RCX-0439] Coupling Cap extraction adder32 ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 51% of 2146 wires extracted
[INFO RCX-0442] 100% of 2146 wires extracted
[INFO RCX-0045] Extract 408 nets, 1733 rsegs, 1733 caps, 2332 ccs
[INFO RCX-0443] 408 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.20e+00 V
Worstcase voltage: 1.20e+00 V
Average voltage  : 1.20e+00 V
Average IR drop  : 9.05e-07 V
Worstcase IR drop: 1.06e-06 V
Percentage drop  : 0.00 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 8.17e-07 V
Average voltage  : 6.32e-07 V
Average IR drop  : 6.32e-07 V
Worstcase IR drop: 8.17e-07 V
Percentage drop  : 0.00 %
######################################
Cell type report:                       Count       Area
  Fill cell                               174     468.12
  Other                                   195    2269.81
  Timing Repair Buffer                     98     718.50
  Inverter                                  8      43.55
  Multi-Input combinational cell          237    2523.83
  Total                                   712    6023.81
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 5556 u^2 92% utilization.
Elapsed time: 0:02.58[h:]min:sec. CPU time: user 1.84 sys 0.45 (88%). Peak memory: 240024KB.
