#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Programy\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\va_math.vpi";
S_000001c6beecb8f0 .scope module, "rf" "rf" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "in";
    .port_info 3 /OUTPUT 4 "out";
P_000001c6beebec10 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000000100>;
o000001c6beef0088 .functor BUFZ 1, C4<z>; HiZ drive
v000001c6beebadd0_0 .net "ce", 0 0, o000001c6beef0088;  0 drivers
o000001c6beef00b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c6beeba5b0_0 .net "clk", 0 0, o000001c6beef00b8;  0 drivers
o000001c6beef00e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001c6beebb550_0 .net "in", 3 0, o000001c6beef00e8;  0 drivers
v000001c6beebb730_0 .var "out", 3 0;
E_000001c6beebed50 .event negedge, v000001c6beeba5b0_0;
S_000001c6bee372a0 .scope module, "up_tb" "up_tb" 3 3;
 .timescale -9 -12;
o000001c6beef5db8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c6beec9100 .functor BUFZ 1, o000001c6beef5db8, C4<0>, C4<0>, C4<0>;
o000001c6beef5d88 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c6beec8a70 .functor BUFZ 1, o000001c6beef5d88, C4<0>, C4<0>, C4<0>;
RS_000001c6beef0da8 .resolv tri, v000001c6bef38f80_0, L_000001c6bef95380;
v000001c6bef39de0_0 .net8 "a0", 15 0, RS_000001c6beef0da8;  2 drivers
v000001c6bef38260_0 .var "clk", 0 0;
RS_000001c6beef1048 .resolv tri, v000001c6bef38d00_0, L_000001c6bef94200;
v000001c6bef39980_0 .net8 "d0", 0 0, RS_000001c6beef1048;  2 drivers
RS_000001c6beef12e8 .resolv tri, v000001c6bef38580_0, L_000001c6bef94340;
v000001c6bef38300_0 .net8 "d1", 0 0, RS_000001c6beef12e8;  2 drivers
RS_000001c6beef1588 .resolv tri, L_000001c6beec9100, L_000001c6bef954c0;
v000001c6bef389e0_0 .net8 "d2", 0 0, RS_000001c6beef1588;  2 drivers
RS_000001c6beef1828 .resolv tri, L_000001c6beec8a70, L_000001c6bef94480;
v000001c6bef39340_0 .net8 "d3", 0 0, RS_000001c6beef1828;  2 drivers
v000001c6bef392a0_0 .var/i "i", 31 0;
v000001c6bef39a20_0 .net "max", 0 0, o000001c6beef5d88;  0 drivers
v000001c6bef38c60_0 .net "motor", 0 0, o000001c6beef5db8;  0 drivers
v000001c6bef38f80_0 .var "pressure", 15 0;
v000001c6bef39ac0_0 .var "rst", 0 0;
v000001c6bef38d00_0 .var "start", 0 0;
v000001c6bef38580_0 .var "stop", 0 0;
S_000001c6bee37430 .scope module, "uProcessor" "up" 3 29, 4 3 0, S_000001c6bee372a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INOUT 16 "a0_io";
    .port_info 4 /INOUT 1 "d0_io";
    .port_info 5 /INOUT 1 "d1_io";
    .port_info 6 /INOUT 1 "d2_io";
    .port_info 7 /INOUT 1 "d3_io";
L_000001c6bef3c058 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c6beee2b60_0 .net/2u *"_ivl_0", 7 0, L_000001c6bef3c058;  1 drivers
v000001c6beee1da0_0 .net *"_ivl_2", 7 0, L_000001c6bef39e80;  1 drivers
v000001c6beee25c0_0 .net *"_ivl_20", 3 0, L_000001c6bef95880;  1 drivers
o000001c6beef5a58 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000001c6beee16c0_0 name=_ivl_21
v000001c6beee2700_0 .net *"_ivl_26", 3 0, L_000001c6bef95100;  1 drivers
o000001c6beef5ab8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000001c6beee1760_0 name=_ivl_27
v000001c6beee18a0_0 .net *"_ivl_5", 7 0, L_000001c6bef38e40;  1 drivers
v000001c6beee1e40_0 .net *"_ivl_6", 7 0, L_000001c6bef38ee0;  1 drivers
o000001c6beef5b48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001c6beee20c0_0 name=_ivl_8
v000001c6beee2160_0 .net8 "a0_io", 15 0, RS_000001c6beef0da8;  alias, 2 drivers
v000001c6beee2200_0 .net "acu_en", 0 0, v000001c6beeb2530_0;  1 drivers
v000001c6beee23e0_0 .net "acu_out", 15 0, v000001c6beeba150_0;  1 drivers
v000001c6beee2480_0 .net "acu_rom_out", 15 0, v000001c6beedd790_0;  1 drivers
v000001c6beee27a0_0 .net "acu_zero", 0 0, L_000001c6bef38940;  1 drivers
v000001c6bef39660_0 .net "alu_out", 15 0, v000001c6beeba470_0;  1 drivers
v000001c6bef383a0_0 .net "alu_overflow", 0 0, v000001c6beeb22b0_0;  1 drivers
v000001c6bef38800_0 .net "clk_in", 0 0, v000001c6bef38260_0;  1 drivers
v000001c6bef38440_0 .net8 "d0_io", 0 0, RS_000001c6beef1048;  alias, 2 drivers
v000001c6bef39f20_0 .net8 "d1_io", 0 0, RS_000001c6beef12e8;  alias, 2 drivers
v000001c6bef39d40_0 .net8 "d2_io", 0 0, RS_000001c6beef1588;  alias, 2 drivers
v000001c6bef39480_0 .net8 "d3_io", 0 0, RS_000001c6beef1828;  alias, 2 drivers
v000001c6bef38a80_0 .net "io_en", 0 0, v000001c6beedd650_0;  1 drivers
v000001c6bef38620_0 .net "io_out", 15 0, v000001c6beedef80_0;  1 drivers
v000001c6bef388a0_0 .net "jmp_en", 0 0, v000001c6beedea50_0;  1 drivers
v000001c6bef39b60_0 .net "ldi", 0 0, v000001c6beedcf70_0;  1 drivers
v000001c6bef39520_0 .net "op", 7 0, v000001c6beedd970_0;  1 drivers
v000001c6bef384e0_0 .var "out", 15 0;
v000001c6bef393e0_0 .net "pc_bits", 7 0, v000001c6beee0fe0_0;  1 drivers
v000001c6bef39840_0 .net "r_or_w", 0 0, v000001c6beede4b0_0;  1 drivers
v000001c6bef390c0_0 .net "reg_out", 15 0, v000001c6beee2de0_0;  1 drivers
v000001c6bef39c00_0 .net "ret_addr", 7 0, L_000001c6bef951a0;  1 drivers
v000001c6bef38da0_0 .net "rf_en", 0 0, v000001c6beedd0b0_0;  1 drivers
v000001c6bef38b20_0 .net "rf_io_out", 15 0, v000001c6beedcd90_0;  1 drivers
v000001c6bef39700_0 .net "rom_data", 23 0, v000001c6beee2d40_0;  1 drivers
v000001c6bef397a0_0 .var "rst", 0 0;
v000001c6bef381c0_0 .net "rst_id", 0 0, v000001c6beede910_0;  1 drivers
v000001c6bef38bc0_0 .net "rst_in", 0 0, v000001c6bef39ac0_0;  1 drivers
v000001c6bef39020_0 .net "stack_empty", 0 0, v000001c6beee2520_0;  1 drivers
v000001c6bef39160_0 .net "stack_full", 0 0, v000001c6beee1c60_0;  1 drivers
v000001c6bef398e0_0 .net "stack_pop", 0 0, L_000001c6bef38120;  1 drivers
v000001c6bef39200_0 .net "stack_push", 0 0, L_000001c6bef38080;  1 drivers
E_000001c6beebedd0 .event anyedge, v000001c6bef38bc0_0, v000001c6beede910_0, v000001c6beeba150_0;
L_000001c6bef39e80 .arith/sum 8, L_000001c6bef951a0, L_000001c6bef3c058;
L_000001c6bef38e40 .part v000001c6beee2d40_0, 0, 8;
L_000001c6bef38ee0 .functor MUXZ 8, L_000001c6bef38e40, L_000001c6bef39e80, L_000001c6bef38120, C4<>;
L_000001c6bef386c0 .functor MUXZ 8, o000001c6beef5b48, L_000001c6bef38ee0, v000001c6beedea50_0, C4<>;
L_000001c6bef39ca0 .part v000001c6beee2d40_0, 16, 8;
L_000001c6bef395c0 .concat [ 1 1 0 0], v000001c6beee2520_0, v000001c6beee1c60_0;
L_000001c6bef38080 .part v000001c6beede370_0, 1, 1;
L_000001c6bef38120 .part v000001c6beede370_0, 0, 1;
L_000001c6bef95880 .part v000001c6beee2d40_0, 0, 4;
L_000001c6bef94b60 .functor MUXZ 4, o000001c6beef5a58, L_000001c6bef95880, v000001c6beedd0b0_0, C4<>;
L_000001c6bef95100 .part v000001c6beee2d40_0, 0, 4;
L_000001c6bef945c0 .functor MUXZ 4, o000001c6beef5ab8, L_000001c6bef95100, v000001c6beedd650_0, C4<>;
L_000001c6bef94a20 .part v000001c6beee2d40_0, 0, 16;
S_000001c6bee72510 .scope module, "Accumulator" "a" 4 81, 5 1 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c6beebf590 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000010000>;
L_000001c6bef3c0a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6beeb9c50_0 .net/2u *"_ivl_0", 15 0, L_000001c6bef3c0a0;  1 drivers
v000001c6beeb9d90_0 .net *"_ivl_2", 0 0, L_000001c6bef38760;  1 drivers
L_000001c6bef3c0e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c6beeba8d0_0 .net/2u *"_ivl_4", 0 0, L_000001c6bef3c0e8;  1 drivers
L_000001c6bef3c130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c6beebaf10_0 .net/2u *"_ivl_6", 0 0, L_000001c6bef3c130;  1 drivers
v000001c6beeb9e30_0 .net "ce", 0 0, v000001c6beeb2530_0;  alias, 1 drivers
v000001c6beeb9ed0_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beeba010_0 .net "in", 15 0, v000001c6beeba470_0;  alias, 1 drivers
v000001c6beeba150_0 .var "out", 15 0;
v000001c6beeba290_0 .net "zero", 0 0, L_000001c6bef38940;  alias, 1 drivers
E_000001c6beebf490 .event negedge, v000001c6beeb9ed0_0;
L_000001c6bef38760 .cmp/eq 16, v000001c6beeba150_0, L_000001c6bef3c0a0;
L_000001c6bef38940 .functor MUXZ 1, L_000001c6bef3c130, L_000001c6bef3c0e8, L_000001c6bef38760, C4<>;
S_000001c6bee726a0 .scope module, "Alu" "alu" 4 73, 6 3 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 8 "op";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 16 "out";
P_000001c6beec0310 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v000001c6beeba1f0_0 .net "in1", 15 0, v000001c6beedd790_0;  alias, 1 drivers
v000001c6beeba330_0 .net "in2", 15 0, v000001c6beedcd90_0;  alias, 1 drivers
v000001c6beeba3d0_0 .net "op", 7 0, v000001c6beedd970_0;  alias, 1 drivers
v000001c6beeba470_0 .var "out", 15 0;
v000001c6beeb22b0_0 .var "overflow", 0 0;
E_000001c6beec00d0 .event anyedge, v000001c6beeba3d0_0, v000001c6beeba1f0_0, v000001c6beeba330_0, v000001c6beeba010_0;
S_000001c6bee68fd0 .scope module, "InstructionDecoder" "id" 4 58, 7 4 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 8 "op";
    .port_info 2 /INPUT 1 "acu_zero";
    .port_info 3 /OUTPUT 1 "ldi";
    .port_info 4 /OUTPUT 1 "rf_en";
    .port_info 5 /OUTPUT 1 "io_en";
    .port_info 6 /OUTPUT 1 "r_or_w";
    .port_info 7 /OUTPUT 1 "acu_en";
    .port_info 8 /OUTPUT 1 "rst";
    .port_info 9 /OUTPUT 1 "jmp_en";
    .port_info 10 /INPUT 2 "stack_flags";
    .port_info 11 /OUTPUT 2 "stack_control";
v000001c6beeb2530_0 .var "acu_en", 0 0;
v000001c6beeb20d0_0 .net "acu_zero", 0 0, L_000001c6bef38940;  alias, 1 drivers
v000001c6beeb2c10_0 .net "instr", 7 0, L_000001c6bef39ca0;  1 drivers
v000001c6beedd650_0 .var "io_en", 0 0;
v000001c6beedea50_0 .var "jmp_en", 0 0;
v000001c6beedcf70_0 .var "ldi", 0 0;
v000001c6beedd970_0 .var "op", 7 0;
v000001c6beede4b0_0 .var "r_or_w", 0 0;
v000001c6beedd0b0_0 .var "rf_en", 0 0;
v000001c6beede910_0 .var "rst", 0 0;
v000001c6beede370_0 .var "stack_control", 1 0;
v000001c6beeddbf0_0 .net "stack_flags", 1 0, L_000001c6bef395c0;  1 drivers
E_000001c6beec09d0 .event anyedge, v000001c6beeb2c10_0, v000001c6beeba290_0, v000001c6beeddbf0_0;
S_000001c6bee69160 .scope module, "Mux_acu_rom" "mux" 4 112, 8 1 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
P_000001c6beec08d0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
v000001c6beedd1f0_0 .net "in1", 15 0, v000001c6beeba150_0;  alias, 1 drivers
v000001c6beede5f0_0 .net "in2", 15 0, L_000001c6bef94a20;  1 drivers
v000001c6beedd790_0 .var "out", 15 0;
v000001c6beede190_0 .net "sel", 0 0, v000001c6beedcf70_0;  alias, 1 drivers
E_000001c6beec0710 .event anyedge, v000001c6beedcf70_0, v000001c6beeba150_0, v000001c6beede5f0_0;
S_000001c6bee69e80 .scope module, "Mux_rf_io" "mux" 4 119, 8 1 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
P_000001c6beebfc10 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
v000001c6beedd510_0 .net "in1", 15 0, v000001c6beee2de0_0;  alias, 1 drivers
v000001c6beedddd0_0 .net "in2", 15 0, v000001c6beedef80_0;  alias, 1 drivers
v000001c6beedcd90_0 .var "out", 15 0;
v000001c6beedce30_0 .net "sel", 0 0, v000001c6beedd650_0;  alias, 1 drivers
E_000001c6beec0650 .event anyedge, v000001c6beedd650_0, v000001c6beedd510_0, v000001c6beedddd0_0;
S_000001c6bee6a010 .scope module, "Plc_IO_Ports" "io_ports" 4 98, 9 1 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "r_or_w";
    .port_info 3 /INPUT 4 "io_addr";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /INOUT 16 "a0_io";
    .port_info 7 /INOUT 1 "d0_io";
    .port_info 8 /INOUT 1 "d1_io";
    .port_info 9 /INOUT 1 "d2_io";
    .port_info 10 /INOUT 1 "d3_io";
P_000001c6beec0110 .param/l "BITS" 0 9 5, +C4<00000000000000000000000000010000>;
L_000001c6beec9480 .functor BUFZ 1, v000001c6beede4b0_0, C4<0>, C4<0>, C4<0>;
L_000001c6bef3c208 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001c6beedfde0_0 .net/2u *"_ivl_10", 3 0, L_000001c6bef3c208;  1 drivers
v000001c6beedff20_0 .net *"_ivl_12", 0 0, L_000001c6bef94e80;  1 drivers
L_000001c6bef3c250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c6beee0ba0_0 .net/2u *"_ivl_14", 0 0, L_000001c6bef3c250;  1 drivers
L_000001c6bef3c178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001c6beedffc0_0 .net/2u *"_ivl_2", 3 0, L_000001c6bef3c178;  1 drivers
L_000001c6bef3c298 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001c6beedf340_0 .net/2u *"_ivl_20", 3 0, L_000001c6bef3c298;  1 drivers
v000001c6beedf020_0 .net *"_ivl_22", 0 0, L_000001c6bef943e0;  1 drivers
L_000001c6bef3c2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c6beedfca0_0 .net/2u *"_ivl_24", 0 0, L_000001c6bef3c2e0;  1 drivers
L_000001c6bef3c328 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001c6beee0560_0 .net/2u *"_ivl_30", 3 0, L_000001c6bef3c328;  1 drivers
v000001c6beee0100_0 .net *"_ivl_32", 0 0, L_000001c6bef95600;  1 drivers
L_000001c6bef3c370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c6beee09c0_0 .net/2u *"_ivl_34", 0 0, L_000001c6bef3c370;  1 drivers
v000001c6beee01a0_0 .net *"_ivl_4", 0 0, L_000001c6bef956a0;  1 drivers
L_000001c6bef3c3b8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001c6beedf5c0_0 .net/2u *"_ivl_40", 3 0, L_000001c6bef3c3b8;  1 drivers
v000001c6beee02e0_0 .net *"_ivl_42", 0 0, L_000001c6bef94d40;  1 drivers
L_000001c6bef3c400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c6beee0a60_0 .net/2u *"_ivl_44", 0 0, L_000001c6bef3c400;  1 drivers
L_000001c6bef3c1c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c6beee0600_0 .net/2u *"_ivl_6", 0 0, L_000001c6bef3c1c0;  1 drivers
v000001c6beedf7a0_0 .net8 "a0_io", 15 0, RS_000001c6beef0da8;  alias, 2 drivers
v000001c6beee0380_0 .net "a0_out", 15 0, L_000001c6beec8b50;  1 drivers
v000001c6beee06a0_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beedf2a0_0 .net8 "d0_io", 0 0, RS_000001c6beef1048;  alias, 2 drivers
v000001c6beee0420_0 .net "d0_out", 0 0, L_000001c6beec8920;  1 drivers
v000001c6beedf840_0 .net8 "d1_io", 0 0, RS_000001c6beef12e8;  alias, 2 drivers
v000001c6beedf3e0_0 .net "d1_out", 0 0, L_000001c6beec8d80;  1 drivers
v000001c6beee04c0_0 .net8 "d2_io", 0 0, RS_000001c6beef1588;  alias, 2 drivers
v000001c6beee07e0_0 .net "d2_out", 0 0, L_000001c6beec8fb0;  1 drivers
v000001c6beee0c40_0 .net8 "d3_io", 0 0, RS_000001c6beef1828;  alias, 2 drivers
v000001c6beedee40_0 .net "d3_out", 0 0, L_000001c6beec9090;  1 drivers
v000001c6beedeee0_0 .net "data_in", 15 0, v000001c6beeba150_0;  alias, 1 drivers
v000001c6beedef80_0 .var "data_out", 15 0;
v000001c6beedf160_0 .net "direction", 0 0, L_000001c6beec9480;  1 drivers
v000001c6beedf200_0 .net "en", 0 0, v000001c6beedd650_0;  alias, 1 drivers
v000001c6beedf520_0 .net "io_addr", 3 0, L_000001c6bef945c0;  1 drivers
v000001c6beedf660_0 .net "r_or_w", 0 0, v000001c6beede4b0_0;  alias, 1 drivers
E_000001c6beec0210/0 .event anyedge, v000001c6beedd650_0, v000001c6beedf520_0, v000001c6beedd290_0, v000001c6beedd5b0_0;
E_000001c6beec0210/1 .event anyedge, v000001c6beedd330_0, v000001c6beedf0c0_0, v000001c6beee0240_0;
E_000001c6beec0210 .event/or E_000001c6beec0210/0, E_000001c6beec0210/1;
L_000001c6bef956a0 .cmp/eq 4, L_000001c6bef945c0, L_000001c6bef3c178;
L_000001c6bef95ba0 .functor MUXZ 1, L_000001c6bef3c1c0, v000001c6beedd650_0, L_000001c6bef956a0, C4<>;
L_000001c6bef94e80 .cmp/eq 4, L_000001c6bef945c0, L_000001c6bef3c208;
L_000001c6bef942a0 .functor MUXZ 1, L_000001c6bef3c250, v000001c6beedd650_0, L_000001c6bef94e80, C4<>;
L_000001c6bef95ec0 .part v000001c6beeba150_0, 0, 1;
L_000001c6bef943e0 .cmp/eq 4, L_000001c6bef945c0, L_000001c6bef3c298;
L_000001c6bef95d80 .functor MUXZ 1, L_000001c6bef3c2e0, v000001c6beedd650_0, L_000001c6bef943e0, C4<>;
L_000001c6bef94f20 .part v000001c6beeba150_0, 0, 1;
L_000001c6bef95600 .cmp/eq 4, L_000001c6bef945c0, L_000001c6bef3c328;
L_000001c6bef95920 .functor MUXZ 1, L_000001c6bef3c370, v000001c6beedd650_0, L_000001c6bef95600, C4<>;
L_000001c6bef959c0 .part v000001c6beeba150_0, 0, 1;
L_000001c6bef94d40 .cmp/eq 4, L_000001c6bef945c0, L_000001c6bef3c3b8;
L_000001c6bef94520 .functor MUXZ 1, L_000001c6bef3c400, v000001c6beedd650_0, L_000001c6bef94d40, C4<>;
L_000001c6bef95060 .part v000001c6beeba150_0, 0, 1;
S_000001c6bee6de80 .scope module, "A0" "analog_io" 9 45, 10 1 0, S_000001c6bee6a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /INOUT 16 "io_port";
P_000001c6beec0690 .param/l "BITS" 0 10 2, +C4<00000000000000000000000000010000>;
L_000001c6beec8b50 .functor BUFZ 16, v000001c6beedced0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o000001c6beef0c58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001c6beede410_0 name=_ivl_0
v000001c6beeddc90_0 .net *"_ivl_2", 15 0, L_000001c6bef957e0;  1 drivers
v000001c6beedd6f0_0 .var "a", 15 0;
v000001c6beedced0_0 .var "b", 15 0;
v000001c6beeddd30_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beedda10_0 .net "data_in", 15 0, v000001c6beeba150_0;  alias, 1 drivers
v000001c6beedd290_0 .net "data_out", 15 0, L_000001c6beec8b50;  alias, 1 drivers
v000001c6beedeaf0_0 .net "direction", 0 0, L_000001c6beec9480;  alias, 1 drivers
v000001c6beede550_0 .net "en", 0 0, L_000001c6bef95ba0;  1 drivers
v000001c6beedd470_0 .net8 "io_port", 15 0, RS_000001c6beef0da8;  alias, 2 drivers
E_000001c6beec0250 .event anyedge, v000001c6beede550_0, v000001c6beedd470_0, v000001c6beeba150_0;
L_000001c6bef957e0 .functor MUXZ 16, o000001c6beef0c58, v000001c6beedd6f0_0, L_000001c6beec9480, C4<>;
L_000001c6bef95380 .functor MUXZ 16, RS_000001c6beef0da8, L_000001c6bef957e0, L_000001c6bef95ba0, C4<>;
S_000001c6bee6e010 .scope module, "D0" "digital_io" 9 54, 11 1 0, S_000001c6bee6a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000001c6beec8920 .functor BUFZ 1, v000001c6beede050_0, C4<0>, C4<0>, C4<0>;
o000001c6beef0ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c6beede690_0 name=_ivl_0
v000001c6beeddab0_0 .net *"_ivl_2", 0 0, L_000001c6bef95420;  1 drivers
v000001c6beede2d0_0 .var "a", 0 0;
v000001c6beede050_0 .var "b", 0 0;
v000001c6beede730_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beede7d0_0 .net "data_in", 0 0, L_000001c6bef95ec0;  1 drivers
v000001c6beedd5b0_0 .net "data_out", 0 0, L_000001c6beec8920;  alias, 1 drivers
v000001c6beede870_0 .net "direction", 0 0, L_000001c6beec9480;  alias, 1 drivers
v000001c6beede9b0_0 .net "en", 0 0, L_000001c6bef942a0;  1 drivers
v000001c6beeddfb0_0 .net8 "io_port", 0 0, RS_000001c6beef1048;  alias, 2 drivers
E_000001c6beec0350 .event anyedge, v000001c6beede9b0_0, v000001c6beeddfb0_0, v000001c6beede7d0_0;
L_000001c6bef95420 .functor MUXZ 1, o000001c6beef0ef8, v000001c6beede2d0_0, L_000001c6beec9480, C4<>;
L_000001c6bef94200 .functor MUXZ 1, RS_000001c6beef1048, L_000001c6bef95420, L_000001c6bef942a0, C4<>;
S_000001c6bee70c00 .scope module, "D1" "digital_io" 9 63, 11 1 0, S_000001c6bee6a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000001c6beec8d80 .functor BUFZ 1, v000001c6beedd010_0, C4<0>, C4<0>, C4<0>;
o000001c6beef1198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c6beedeb90_0 name=_ivl_0
v000001c6beedec30_0 .net *"_ivl_2", 0 0, L_000001c6bef94840;  1 drivers
v000001c6beeddf10_0 .var "a", 0 0;
v000001c6beedd010_0 .var "b", 0 0;
v000001c6beedd150_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beedd830_0 .net "data_in", 0 0, L_000001c6bef94f20;  1 drivers
v000001c6beedd330_0 .net "data_out", 0 0, L_000001c6beec8d80;  alias, 1 drivers
v000001c6beedd3d0_0 .net "direction", 0 0, L_000001c6beec9480;  alias, 1 drivers
v000001c6beede230_0 .net "en", 0 0, L_000001c6bef95d80;  1 drivers
v000001c6beedd8d0_0 .net8 "io_port", 0 0, RS_000001c6beef12e8;  alias, 2 drivers
E_000001c6beec0750 .event anyedge, v000001c6beede230_0, v000001c6beedd8d0_0, v000001c6beedd830_0;
L_000001c6bef94840 .functor MUXZ 1, o000001c6beef1198, v000001c6beeddf10_0, L_000001c6beec9480, C4<>;
L_000001c6bef94340 .functor MUXZ 1, RS_000001c6beef12e8, L_000001c6bef94840, L_000001c6bef95d80, C4<>;
S_000001c6bee70d90 .scope module, "D2" "digital_io" 9 72, 11 1 0, S_000001c6bee6a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000001c6beec8fb0 .functor BUFZ 1, v000001c6beee0740_0, C4<0>, C4<0>, C4<0>;
o000001c6beef1438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c6beeddb50_0 name=_ivl_0
v000001c6beedde70_0 .net *"_ivl_2", 0 0, L_000001c6bef94fc0;  1 drivers
v000001c6beede0f0_0 .var "a", 0 0;
v000001c6beee0740_0 .var "b", 0 0;
v000001c6beedf980_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beedfd40_0 .net "data_in", 0 0, L_000001c6bef959c0;  1 drivers
v000001c6beedf0c0_0 .net "data_out", 0 0, L_000001c6beec8fb0;  alias, 1 drivers
v000001c6beee0b00_0 .net "direction", 0 0, L_000001c6beec9480;  alias, 1 drivers
v000001c6beee0060_0 .net "en", 0 0, L_000001c6bef95920;  1 drivers
v000001c6beee0880_0 .net8 "io_port", 0 0, RS_000001c6beef1588;  alias, 2 drivers
E_000001c6beebfc90 .event anyedge, v000001c6beee0060_0, v000001c6beee0880_0, v000001c6beedfd40_0;
L_000001c6bef94fc0 .functor MUXZ 1, o000001c6beef1438, v000001c6beede0f0_0, L_000001c6beec9480, C4<>;
L_000001c6bef954c0 .functor MUXZ 1, RS_000001c6beef1588, L_000001c6bef94fc0, L_000001c6bef95920, C4<>;
S_000001c6beee0d60 .scope module, "D3" "digital_io" 9 81, 11 1 0, S_000001c6bee6a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000001c6beec9090 .functor BUFZ 1, v000001c6beedfb60_0, C4<0>, C4<0>, C4<0>;
o000001c6beef16d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c6beedf480_0 name=_ivl_0
v000001c6beedfac0_0 .net *"_ivl_2", 0 0, L_000001c6bef94de0;  1 drivers
v000001c6beededa0_0 .var "a", 0 0;
v000001c6beedfb60_0 .var "b", 0 0;
v000001c6beee0920_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beedf8e0_0 .net "data_in", 0 0, L_000001c6bef95060;  1 drivers
v000001c6beee0240_0 .net "data_out", 0 0, L_000001c6beec9090;  alias, 1 drivers
v000001c6beedfe80_0 .net "direction", 0 0, L_000001c6beec9480;  alias, 1 drivers
v000001c6beedfc00_0 .net "en", 0 0, L_000001c6bef94520;  1 drivers
v000001c6beedfa20_0 .net8 "io_port", 0 0, RS_000001c6beef1828;  alias, 2 drivers
E_000001c6beebfe90 .event anyedge, v000001c6beedfc00_0, v000001c6beedfa20_0, v000001c6beedf8e0_0;
L_000001c6bef94de0 .functor MUXZ 1, o000001c6beef16d8, v000001c6beededa0_0, L_000001c6beec9480, C4<>;
L_000001c6bef94480 .functor MUXZ 1, RS_000001c6beef1828, L_000001c6bef94de0, L_000001c6bef94520, C4<>;
S_000001c6bee79f00 .scope module, "ProgramCounter" "counter" 4 44, 12 3 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jmp_en";
    .port_info 3 /INPUT 8 "jmp_addr";
    .port_info 4 /OUTPUT 8 "pc";
v000001c6beedf700_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beee1a80_0 .net "jmp_addr", 7 0, L_000001c6bef386c0;  1 drivers
v000001c6beee1f80_0 .net "jmp_en", 0 0, v000001c6beedea50_0;  alias, 1 drivers
v000001c6beee0fe0_0 .var "pc", 7 0;
v000001c6beee2020_0 .net "rst", 0 0, v000001c6bef397a0_0;  1 drivers
S_000001c6bee7a090 .scope module, "Registers" "registers" 4 89, 13 1 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "r_or_w";
    .port_info 3 /INPUT 4 "reg_addr";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_000001c6bee8f520 .param/l "REG_ADDR_BITS" 0 13 4, +C4<00000000000000000000000000000100>;
P_000001c6bee8f558 .param/l "WIDTH" 0 13 3, +C4<00000000000000000000000000010000>;
v000001c6beee2840_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beee1260_0 .net "en", 0 0, v000001c6beedd0b0_0;  alias, 1 drivers
v000001c6beee11c0_0 .net "in", 15 0, v000001c6beeba150_0;  alias, 1 drivers
v000001c6beee2c00 .array "mem", 0 15, 15 0;
v000001c6beee2de0_0 .var "out", 15 0;
v000001c6beee1bc0_0 .net "r_or_w", 0 0, v000001c6beede4b0_0;  alias, 1 drivers
v000001c6beee1580_0 .net "reg_addr", 3 0, L_000001c6bef94b60;  1 drivers
E_000001c6beec0810/0 .event anyedge, v000001c6beedd0b0_0, v000001c6beede4b0_0, v000001c6beeba150_0, v000001c6beee1580_0;
v000001c6beee2c00_0 .array/port v000001c6beee2c00, 0;
v000001c6beee2c00_1 .array/port v000001c6beee2c00, 1;
v000001c6beee2c00_2 .array/port v000001c6beee2c00, 2;
v000001c6beee2c00_3 .array/port v000001c6beee2c00, 3;
E_000001c6beec0810/1 .event anyedge, v000001c6beee2c00_0, v000001c6beee2c00_1, v000001c6beee2c00_2, v000001c6beee2c00_3;
v000001c6beee2c00_4 .array/port v000001c6beee2c00, 4;
v000001c6beee2c00_5 .array/port v000001c6beee2c00, 5;
v000001c6beee2c00_6 .array/port v000001c6beee2c00, 6;
v000001c6beee2c00_7 .array/port v000001c6beee2c00, 7;
E_000001c6beec0810/2 .event anyedge, v000001c6beee2c00_4, v000001c6beee2c00_5, v000001c6beee2c00_6, v000001c6beee2c00_7;
v000001c6beee2c00_8 .array/port v000001c6beee2c00, 8;
v000001c6beee2c00_9 .array/port v000001c6beee2c00, 9;
v000001c6beee2c00_10 .array/port v000001c6beee2c00, 10;
v000001c6beee2c00_11 .array/port v000001c6beee2c00, 11;
E_000001c6beec0810/3 .event anyedge, v000001c6beee2c00_8, v000001c6beee2c00_9, v000001c6beee2c00_10, v000001c6beee2c00_11;
v000001c6beee2c00_12 .array/port v000001c6beee2c00, 12;
v000001c6beee2c00_13 .array/port v000001c6beee2c00, 13;
v000001c6beee2c00_14 .array/port v000001c6beee2c00, 14;
v000001c6beee2c00_15 .array/port v000001c6beee2c00, 15;
E_000001c6beec0810/4 .event anyedge, v000001c6beee2c00_12, v000001c6beee2c00_13, v000001c6beee2c00_14, v000001c6beee2c00_15;
E_000001c6beec0810 .event/or E_000001c6beec0810/0, E_000001c6beec0810/1, E_000001c6beec0810/2, E_000001c6beec0810/3, E_000001c6beec0810/4;
S_000001c6bee549f0 .scope module, "Rom" "rom" 4 52, 14 5 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /OUTPUT 24 "data";
P_000001c6bee8f720 .param/l "RAM_ADDR_BITS" 0 14 8, +C4<00000000000000000000000000001000>;
P_000001c6bee8f758 .param/l "RAM_WORD_WIDTH" 0 14 7, +C4<00000000000000000000000000011000>;
v000001c6beee1120_0 .net "addr", 7 0, v000001c6beee0fe0_0;  alias, 1 drivers
v000001c6beee1ee0_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beee2d40_0 .var "data", 23 0;
v000001c6beee1080 .array "mem", 0 255, 23 0;
v000001c6beee1080_0 .array/port v000001c6beee1080, 0;
v000001c6beee1080_1 .array/port v000001c6beee1080, 1;
v000001c6beee1080_2 .array/port v000001c6beee1080, 2;
E_000001c6beec0910/0 .event anyedge, v000001c6beee0fe0_0, v000001c6beee1080_0, v000001c6beee1080_1, v000001c6beee1080_2;
v000001c6beee1080_3 .array/port v000001c6beee1080, 3;
v000001c6beee1080_4 .array/port v000001c6beee1080, 4;
v000001c6beee1080_5 .array/port v000001c6beee1080, 5;
v000001c6beee1080_6 .array/port v000001c6beee1080, 6;
E_000001c6beec0910/1 .event anyedge, v000001c6beee1080_3, v000001c6beee1080_4, v000001c6beee1080_5, v000001c6beee1080_6;
v000001c6beee1080_7 .array/port v000001c6beee1080, 7;
v000001c6beee1080_8 .array/port v000001c6beee1080, 8;
v000001c6beee1080_9 .array/port v000001c6beee1080, 9;
v000001c6beee1080_10 .array/port v000001c6beee1080, 10;
E_000001c6beec0910/2 .event anyedge, v000001c6beee1080_7, v000001c6beee1080_8, v000001c6beee1080_9, v000001c6beee1080_10;
v000001c6beee1080_11 .array/port v000001c6beee1080, 11;
v000001c6beee1080_12 .array/port v000001c6beee1080, 12;
v000001c6beee1080_13 .array/port v000001c6beee1080, 13;
v000001c6beee1080_14 .array/port v000001c6beee1080, 14;
E_000001c6beec0910/3 .event anyedge, v000001c6beee1080_11, v000001c6beee1080_12, v000001c6beee1080_13, v000001c6beee1080_14;
v000001c6beee1080_15 .array/port v000001c6beee1080, 15;
v000001c6beee1080_16 .array/port v000001c6beee1080, 16;
v000001c6beee1080_17 .array/port v000001c6beee1080, 17;
v000001c6beee1080_18 .array/port v000001c6beee1080, 18;
E_000001c6beec0910/4 .event anyedge, v000001c6beee1080_15, v000001c6beee1080_16, v000001c6beee1080_17, v000001c6beee1080_18;
v000001c6beee1080_19 .array/port v000001c6beee1080, 19;
v000001c6beee1080_20 .array/port v000001c6beee1080, 20;
v000001c6beee1080_21 .array/port v000001c6beee1080, 21;
v000001c6beee1080_22 .array/port v000001c6beee1080, 22;
E_000001c6beec0910/5 .event anyedge, v000001c6beee1080_19, v000001c6beee1080_20, v000001c6beee1080_21, v000001c6beee1080_22;
v000001c6beee1080_23 .array/port v000001c6beee1080, 23;
v000001c6beee1080_24 .array/port v000001c6beee1080, 24;
v000001c6beee1080_25 .array/port v000001c6beee1080, 25;
v000001c6beee1080_26 .array/port v000001c6beee1080, 26;
E_000001c6beec0910/6 .event anyedge, v000001c6beee1080_23, v000001c6beee1080_24, v000001c6beee1080_25, v000001c6beee1080_26;
v000001c6beee1080_27 .array/port v000001c6beee1080, 27;
v000001c6beee1080_28 .array/port v000001c6beee1080, 28;
v000001c6beee1080_29 .array/port v000001c6beee1080, 29;
v000001c6beee1080_30 .array/port v000001c6beee1080, 30;
E_000001c6beec0910/7 .event anyedge, v000001c6beee1080_27, v000001c6beee1080_28, v000001c6beee1080_29, v000001c6beee1080_30;
v000001c6beee1080_31 .array/port v000001c6beee1080, 31;
v000001c6beee1080_32 .array/port v000001c6beee1080, 32;
v000001c6beee1080_33 .array/port v000001c6beee1080, 33;
v000001c6beee1080_34 .array/port v000001c6beee1080, 34;
E_000001c6beec0910/8 .event anyedge, v000001c6beee1080_31, v000001c6beee1080_32, v000001c6beee1080_33, v000001c6beee1080_34;
v000001c6beee1080_35 .array/port v000001c6beee1080, 35;
v000001c6beee1080_36 .array/port v000001c6beee1080, 36;
v000001c6beee1080_37 .array/port v000001c6beee1080, 37;
v000001c6beee1080_38 .array/port v000001c6beee1080, 38;
E_000001c6beec0910/9 .event anyedge, v000001c6beee1080_35, v000001c6beee1080_36, v000001c6beee1080_37, v000001c6beee1080_38;
v000001c6beee1080_39 .array/port v000001c6beee1080, 39;
v000001c6beee1080_40 .array/port v000001c6beee1080, 40;
v000001c6beee1080_41 .array/port v000001c6beee1080, 41;
v000001c6beee1080_42 .array/port v000001c6beee1080, 42;
E_000001c6beec0910/10 .event anyedge, v000001c6beee1080_39, v000001c6beee1080_40, v000001c6beee1080_41, v000001c6beee1080_42;
v000001c6beee1080_43 .array/port v000001c6beee1080, 43;
v000001c6beee1080_44 .array/port v000001c6beee1080, 44;
v000001c6beee1080_45 .array/port v000001c6beee1080, 45;
v000001c6beee1080_46 .array/port v000001c6beee1080, 46;
E_000001c6beec0910/11 .event anyedge, v000001c6beee1080_43, v000001c6beee1080_44, v000001c6beee1080_45, v000001c6beee1080_46;
v000001c6beee1080_47 .array/port v000001c6beee1080, 47;
v000001c6beee1080_48 .array/port v000001c6beee1080, 48;
v000001c6beee1080_49 .array/port v000001c6beee1080, 49;
v000001c6beee1080_50 .array/port v000001c6beee1080, 50;
E_000001c6beec0910/12 .event anyedge, v000001c6beee1080_47, v000001c6beee1080_48, v000001c6beee1080_49, v000001c6beee1080_50;
v000001c6beee1080_51 .array/port v000001c6beee1080, 51;
v000001c6beee1080_52 .array/port v000001c6beee1080, 52;
v000001c6beee1080_53 .array/port v000001c6beee1080, 53;
v000001c6beee1080_54 .array/port v000001c6beee1080, 54;
E_000001c6beec0910/13 .event anyedge, v000001c6beee1080_51, v000001c6beee1080_52, v000001c6beee1080_53, v000001c6beee1080_54;
v000001c6beee1080_55 .array/port v000001c6beee1080, 55;
v000001c6beee1080_56 .array/port v000001c6beee1080, 56;
v000001c6beee1080_57 .array/port v000001c6beee1080, 57;
v000001c6beee1080_58 .array/port v000001c6beee1080, 58;
E_000001c6beec0910/14 .event anyedge, v000001c6beee1080_55, v000001c6beee1080_56, v000001c6beee1080_57, v000001c6beee1080_58;
v000001c6beee1080_59 .array/port v000001c6beee1080, 59;
v000001c6beee1080_60 .array/port v000001c6beee1080, 60;
v000001c6beee1080_61 .array/port v000001c6beee1080, 61;
v000001c6beee1080_62 .array/port v000001c6beee1080, 62;
E_000001c6beec0910/15 .event anyedge, v000001c6beee1080_59, v000001c6beee1080_60, v000001c6beee1080_61, v000001c6beee1080_62;
v000001c6beee1080_63 .array/port v000001c6beee1080, 63;
v000001c6beee1080_64 .array/port v000001c6beee1080, 64;
v000001c6beee1080_65 .array/port v000001c6beee1080, 65;
v000001c6beee1080_66 .array/port v000001c6beee1080, 66;
E_000001c6beec0910/16 .event anyedge, v000001c6beee1080_63, v000001c6beee1080_64, v000001c6beee1080_65, v000001c6beee1080_66;
v000001c6beee1080_67 .array/port v000001c6beee1080, 67;
v000001c6beee1080_68 .array/port v000001c6beee1080, 68;
v000001c6beee1080_69 .array/port v000001c6beee1080, 69;
v000001c6beee1080_70 .array/port v000001c6beee1080, 70;
E_000001c6beec0910/17 .event anyedge, v000001c6beee1080_67, v000001c6beee1080_68, v000001c6beee1080_69, v000001c6beee1080_70;
v000001c6beee1080_71 .array/port v000001c6beee1080, 71;
v000001c6beee1080_72 .array/port v000001c6beee1080, 72;
v000001c6beee1080_73 .array/port v000001c6beee1080, 73;
v000001c6beee1080_74 .array/port v000001c6beee1080, 74;
E_000001c6beec0910/18 .event anyedge, v000001c6beee1080_71, v000001c6beee1080_72, v000001c6beee1080_73, v000001c6beee1080_74;
v000001c6beee1080_75 .array/port v000001c6beee1080, 75;
v000001c6beee1080_76 .array/port v000001c6beee1080, 76;
v000001c6beee1080_77 .array/port v000001c6beee1080, 77;
v000001c6beee1080_78 .array/port v000001c6beee1080, 78;
E_000001c6beec0910/19 .event anyedge, v000001c6beee1080_75, v000001c6beee1080_76, v000001c6beee1080_77, v000001c6beee1080_78;
v000001c6beee1080_79 .array/port v000001c6beee1080, 79;
v000001c6beee1080_80 .array/port v000001c6beee1080, 80;
v000001c6beee1080_81 .array/port v000001c6beee1080, 81;
v000001c6beee1080_82 .array/port v000001c6beee1080, 82;
E_000001c6beec0910/20 .event anyedge, v000001c6beee1080_79, v000001c6beee1080_80, v000001c6beee1080_81, v000001c6beee1080_82;
v000001c6beee1080_83 .array/port v000001c6beee1080, 83;
v000001c6beee1080_84 .array/port v000001c6beee1080, 84;
v000001c6beee1080_85 .array/port v000001c6beee1080, 85;
v000001c6beee1080_86 .array/port v000001c6beee1080, 86;
E_000001c6beec0910/21 .event anyedge, v000001c6beee1080_83, v000001c6beee1080_84, v000001c6beee1080_85, v000001c6beee1080_86;
v000001c6beee1080_87 .array/port v000001c6beee1080, 87;
v000001c6beee1080_88 .array/port v000001c6beee1080, 88;
v000001c6beee1080_89 .array/port v000001c6beee1080, 89;
v000001c6beee1080_90 .array/port v000001c6beee1080, 90;
E_000001c6beec0910/22 .event anyedge, v000001c6beee1080_87, v000001c6beee1080_88, v000001c6beee1080_89, v000001c6beee1080_90;
v000001c6beee1080_91 .array/port v000001c6beee1080, 91;
v000001c6beee1080_92 .array/port v000001c6beee1080, 92;
v000001c6beee1080_93 .array/port v000001c6beee1080, 93;
v000001c6beee1080_94 .array/port v000001c6beee1080, 94;
E_000001c6beec0910/23 .event anyedge, v000001c6beee1080_91, v000001c6beee1080_92, v000001c6beee1080_93, v000001c6beee1080_94;
v000001c6beee1080_95 .array/port v000001c6beee1080, 95;
v000001c6beee1080_96 .array/port v000001c6beee1080, 96;
v000001c6beee1080_97 .array/port v000001c6beee1080, 97;
v000001c6beee1080_98 .array/port v000001c6beee1080, 98;
E_000001c6beec0910/24 .event anyedge, v000001c6beee1080_95, v000001c6beee1080_96, v000001c6beee1080_97, v000001c6beee1080_98;
v000001c6beee1080_99 .array/port v000001c6beee1080, 99;
v000001c6beee1080_100 .array/port v000001c6beee1080, 100;
v000001c6beee1080_101 .array/port v000001c6beee1080, 101;
v000001c6beee1080_102 .array/port v000001c6beee1080, 102;
E_000001c6beec0910/25 .event anyedge, v000001c6beee1080_99, v000001c6beee1080_100, v000001c6beee1080_101, v000001c6beee1080_102;
v000001c6beee1080_103 .array/port v000001c6beee1080, 103;
v000001c6beee1080_104 .array/port v000001c6beee1080, 104;
v000001c6beee1080_105 .array/port v000001c6beee1080, 105;
v000001c6beee1080_106 .array/port v000001c6beee1080, 106;
E_000001c6beec0910/26 .event anyedge, v000001c6beee1080_103, v000001c6beee1080_104, v000001c6beee1080_105, v000001c6beee1080_106;
v000001c6beee1080_107 .array/port v000001c6beee1080, 107;
v000001c6beee1080_108 .array/port v000001c6beee1080, 108;
v000001c6beee1080_109 .array/port v000001c6beee1080, 109;
v000001c6beee1080_110 .array/port v000001c6beee1080, 110;
E_000001c6beec0910/27 .event anyedge, v000001c6beee1080_107, v000001c6beee1080_108, v000001c6beee1080_109, v000001c6beee1080_110;
v000001c6beee1080_111 .array/port v000001c6beee1080, 111;
v000001c6beee1080_112 .array/port v000001c6beee1080, 112;
v000001c6beee1080_113 .array/port v000001c6beee1080, 113;
v000001c6beee1080_114 .array/port v000001c6beee1080, 114;
E_000001c6beec0910/28 .event anyedge, v000001c6beee1080_111, v000001c6beee1080_112, v000001c6beee1080_113, v000001c6beee1080_114;
v000001c6beee1080_115 .array/port v000001c6beee1080, 115;
v000001c6beee1080_116 .array/port v000001c6beee1080, 116;
v000001c6beee1080_117 .array/port v000001c6beee1080, 117;
v000001c6beee1080_118 .array/port v000001c6beee1080, 118;
E_000001c6beec0910/29 .event anyedge, v000001c6beee1080_115, v000001c6beee1080_116, v000001c6beee1080_117, v000001c6beee1080_118;
v000001c6beee1080_119 .array/port v000001c6beee1080, 119;
v000001c6beee1080_120 .array/port v000001c6beee1080, 120;
v000001c6beee1080_121 .array/port v000001c6beee1080, 121;
v000001c6beee1080_122 .array/port v000001c6beee1080, 122;
E_000001c6beec0910/30 .event anyedge, v000001c6beee1080_119, v000001c6beee1080_120, v000001c6beee1080_121, v000001c6beee1080_122;
v000001c6beee1080_123 .array/port v000001c6beee1080, 123;
v000001c6beee1080_124 .array/port v000001c6beee1080, 124;
v000001c6beee1080_125 .array/port v000001c6beee1080, 125;
v000001c6beee1080_126 .array/port v000001c6beee1080, 126;
E_000001c6beec0910/31 .event anyedge, v000001c6beee1080_123, v000001c6beee1080_124, v000001c6beee1080_125, v000001c6beee1080_126;
v000001c6beee1080_127 .array/port v000001c6beee1080, 127;
v000001c6beee1080_128 .array/port v000001c6beee1080, 128;
v000001c6beee1080_129 .array/port v000001c6beee1080, 129;
v000001c6beee1080_130 .array/port v000001c6beee1080, 130;
E_000001c6beec0910/32 .event anyedge, v000001c6beee1080_127, v000001c6beee1080_128, v000001c6beee1080_129, v000001c6beee1080_130;
v000001c6beee1080_131 .array/port v000001c6beee1080, 131;
v000001c6beee1080_132 .array/port v000001c6beee1080, 132;
v000001c6beee1080_133 .array/port v000001c6beee1080, 133;
v000001c6beee1080_134 .array/port v000001c6beee1080, 134;
E_000001c6beec0910/33 .event anyedge, v000001c6beee1080_131, v000001c6beee1080_132, v000001c6beee1080_133, v000001c6beee1080_134;
v000001c6beee1080_135 .array/port v000001c6beee1080, 135;
v000001c6beee1080_136 .array/port v000001c6beee1080, 136;
v000001c6beee1080_137 .array/port v000001c6beee1080, 137;
v000001c6beee1080_138 .array/port v000001c6beee1080, 138;
E_000001c6beec0910/34 .event anyedge, v000001c6beee1080_135, v000001c6beee1080_136, v000001c6beee1080_137, v000001c6beee1080_138;
v000001c6beee1080_139 .array/port v000001c6beee1080, 139;
v000001c6beee1080_140 .array/port v000001c6beee1080, 140;
v000001c6beee1080_141 .array/port v000001c6beee1080, 141;
v000001c6beee1080_142 .array/port v000001c6beee1080, 142;
E_000001c6beec0910/35 .event anyedge, v000001c6beee1080_139, v000001c6beee1080_140, v000001c6beee1080_141, v000001c6beee1080_142;
v000001c6beee1080_143 .array/port v000001c6beee1080, 143;
v000001c6beee1080_144 .array/port v000001c6beee1080, 144;
v000001c6beee1080_145 .array/port v000001c6beee1080, 145;
v000001c6beee1080_146 .array/port v000001c6beee1080, 146;
E_000001c6beec0910/36 .event anyedge, v000001c6beee1080_143, v000001c6beee1080_144, v000001c6beee1080_145, v000001c6beee1080_146;
v000001c6beee1080_147 .array/port v000001c6beee1080, 147;
v000001c6beee1080_148 .array/port v000001c6beee1080, 148;
v000001c6beee1080_149 .array/port v000001c6beee1080, 149;
v000001c6beee1080_150 .array/port v000001c6beee1080, 150;
E_000001c6beec0910/37 .event anyedge, v000001c6beee1080_147, v000001c6beee1080_148, v000001c6beee1080_149, v000001c6beee1080_150;
v000001c6beee1080_151 .array/port v000001c6beee1080, 151;
v000001c6beee1080_152 .array/port v000001c6beee1080, 152;
v000001c6beee1080_153 .array/port v000001c6beee1080, 153;
v000001c6beee1080_154 .array/port v000001c6beee1080, 154;
E_000001c6beec0910/38 .event anyedge, v000001c6beee1080_151, v000001c6beee1080_152, v000001c6beee1080_153, v000001c6beee1080_154;
v000001c6beee1080_155 .array/port v000001c6beee1080, 155;
v000001c6beee1080_156 .array/port v000001c6beee1080, 156;
v000001c6beee1080_157 .array/port v000001c6beee1080, 157;
v000001c6beee1080_158 .array/port v000001c6beee1080, 158;
E_000001c6beec0910/39 .event anyedge, v000001c6beee1080_155, v000001c6beee1080_156, v000001c6beee1080_157, v000001c6beee1080_158;
v000001c6beee1080_159 .array/port v000001c6beee1080, 159;
v000001c6beee1080_160 .array/port v000001c6beee1080, 160;
v000001c6beee1080_161 .array/port v000001c6beee1080, 161;
v000001c6beee1080_162 .array/port v000001c6beee1080, 162;
E_000001c6beec0910/40 .event anyedge, v000001c6beee1080_159, v000001c6beee1080_160, v000001c6beee1080_161, v000001c6beee1080_162;
v000001c6beee1080_163 .array/port v000001c6beee1080, 163;
v000001c6beee1080_164 .array/port v000001c6beee1080, 164;
v000001c6beee1080_165 .array/port v000001c6beee1080, 165;
v000001c6beee1080_166 .array/port v000001c6beee1080, 166;
E_000001c6beec0910/41 .event anyedge, v000001c6beee1080_163, v000001c6beee1080_164, v000001c6beee1080_165, v000001c6beee1080_166;
v000001c6beee1080_167 .array/port v000001c6beee1080, 167;
v000001c6beee1080_168 .array/port v000001c6beee1080, 168;
v000001c6beee1080_169 .array/port v000001c6beee1080, 169;
v000001c6beee1080_170 .array/port v000001c6beee1080, 170;
E_000001c6beec0910/42 .event anyedge, v000001c6beee1080_167, v000001c6beee1080_168, v000001c6beee1080_169, v000001c6beee1080_170;
v000001c6beee1080_171 .array/port v000001c6beee1080, 171;
v000001c6beee1080_172 .array/port v000001c6beee1080, 172;
v000001c6beee1080_173 .array/port v000001c6beee1080, 173;
v000001c6beee1080_174 .array/port v000001c6beee1080, 174;
E_000001c6beec0910/43 .event anyedge, v000001c6beee1080_171, v000001c6beee1080_172, v000001c6beee1080_173, v000001c6beee1080_174;
v000001c6beee1080_175 .array/port v000001c6beee1080, 175;
v000001c6beee1080_176 .array/port v000001c6beee1080, 176;
v000001c6beee1080_177 .array/port v000001c6beee1080, 177;
v000001c6beee1080_178 .array/port v000001c6beee1080, 178;
E_000001c6beec0910/44 .event anyedge, v000001c6beee1080_175, v000001c6beee1080_176, v000001c6beee1080_177, v000001c6beee1080_178;
v000001c6beee1080_179 .array/port v000001c6beee1080, 179;
v000001c6beee1080_180 .array/port v000001c6beee1080, 180;
v000001c6beee1080_181 .array/port v000001c6beee1080, 181;
v000001c6beee1080_182 .array/port v000001c6beee1080, 182;
E_000001c6beec0910/45 .event anyedge, v000001c6beee1080_179, v000001c6beee1080_180, v000001c6beee1080_181, v000001c6beee1080_182;
v000001c6beee1080_183 .array/port v000001c6beee1080, 183;
v000001c6beee1080_184 .array/port v000001c6beee1080, 184;
v000001c6beee1080_185 .array/port v000001c6beee1080, 185;
v000001c6beee1080_186 .array/port v000001c6beee1080, 186;
E_000001c6beec0910/46 .event anyedge, v000001c6beee1080_183, v000001c6beee1080_184, v000001c6beee1080_185, v000001c6beee1080_186;
v000001c6beee1080_187 .array/port v000001c6beee1080, 187;
v000001c6beee1080_188 .array/port v000001c6beee1080, 188;
v000001c6beee1080_189 .array/port v000001c6beee1080, 189;
v000001c6beee1080_190 .array/port v000001c6beee1080, 190;
E_000001c6beec0910/47 .event anyedge, v000001c6beee1080_187, v000001c6beee1080_188, v000001c6beee1080_189, v000001c6beee1080_190;
v000001c6beee1080_191 .array/port v000001c6beee1080, 191;
v000001c6beee1080_192 .array/port v000001c6beee1080, 192;
v000001c6beee1080_193 .array/port v000001c6beee1080, 193;
v000001c6beee1080_194 .array/port v000001c6beee1080, 194;
E_000001c6beec0910/48 .event anyedge, v000001c6beee1080_191, v000001c6beee1080_192, v000001c6beee1080_193, v000001c6beee1080_194;
v000001c6beee1080_195 .array/port v000001c6beee1080, 195;
v000001c6beee1080_196 .array/port v000001c6beee1080, 196;
v000001c6beee1080_197 .array/port v000001c6beee1080, 197;
v000001c6beee1080_198 .array/port v000001c6beee1080, 198;
E_000001c6beec0910/49 .event anyedge, v000001c6beee1080_195, v000001c6beee1080_196, v000001c6beee1080_197, v000001c6beee1080_198;
v000001c6beee1080_199 .array/port v000001c6beee1080, 199;
v000001c6beee1080_200 .array/port v000001c6beee1080, 200;
v000001c6beee1080_201 .array/port v000001c6beee1080, 201;
v000001c6beee1080_202 .array/port v000001c6beee1080, 202;
E_000001c6beec0910/50 .event anyedge, v000001c6beee1080_199, v000001c6beee1080_200, v000001c6beee1080_201, v000001c6beee1080_202;
v000001c6beee1080_203 .array/port v000001c6beee1080, 203;
v000001c6beee1080_204 .array/port v000001c6beee1080, 204;
v000001c6beee1080_205 .array/port v000001c6beee1080, 205;
v000001c6beee1080_206 .array/port v000001c6beee1080, 206;
E_000001c6beec0910/51 .event anyedge, v000001c6beee1080_203, v000001c6beee1080_204, v000001c6beee1080_205, v000001c6beee1080_206;
v000001c6beee1080_207 .array/port v000001c6beee1080, 207;
v000001c6beee1080_208 .array/port v000001c6beee1080, 208;
v000001c6beee1080_209 .array/port v000001c6beee1080, 209;
v000001c6beee1080_210 .array/port v000001c6beee1080, 210;
E_000001c6beec0910/52 .event anyedge, v000001c6beee1080_207, v000001c6beee1080_208, v000001c6beee1080_209, v000001c6beee1080_210;
v000001c6beee1080_211 .array/port v000001c6beee1080, 211;
v000001c6beee1080_212 .array/port v000001c6beee1080, 212;
v000001c6beee1080_213 .array/port v000001c6beee1080, 213;
v000001c6beee1080_214 .array/port v000001c6beee1080, 214;
E_000001c6beec0910/53 .event anyedge, v000001c6beee1080_211, v000001c6beee1080_212, v000001c6beee1080_213, v000001c6beee1080_214;
v000001c6beee1080_215 .array/port v000001c6beee1080, 215;
v000001c6beee1080_216 .array/port v000001c6beee1080, 216;
v000001c6beee1080_217 .array/port v000001c6beee1080, 217;
v000001c6beee1080_218 .array/port v000001c6beee1080, 218;
E_000001c6beec0910/54 .event anyedge, v000001c6beee1080_215, v000001c6beee1080_216, v000001c6beee1080_217, v000001c6beee1080_218;
v000001c6beee1080_219 .array/port v000001c6beee1080, 219;
v000001c6beee1080_220 .array/port v000001c6beee1080, 220;
v000001c6beee1080_221 .array/port v000001c6beee1080, 221;
v000001c6beee1080_222 .array/port v000001c6beee1080, 222;
E_000001c6beec0910/55 .event anyedge, v000001c6beee1080_219, v000001c6beee1080_220, v000001c6beee1080_221, v000001c6beee1080_222;
v000001c6beee1080_223 .array/port v000001c6beee1080, 223;
v000001c6beee1080_224 .array/port v000001c6beee1080, 224;
v000001c6beee1080_225 .array/port v000001c6beee1080, 225;
v000001c6beee1080_226 .array/port v000001c6beee1080, 226;
E_000001c6beec0910/56 .event anyedge, v000001c6beee1080_223, v000001c6beee1080_224, v000001c6beee1080_225, v000001c6beee1080_226;
v000001c6beee1080_227 .array/port v000001c6beee1080, 227;
v000001c6beee1080_228 .array/port v000001c6beee1080, 228;
v000001c6beee1080_229 .array/port v000001c6beee1080, 229;
v000001c6beee1080_230 .array/port v000001c6beee1080, 230;
E_000001c6beec0910/57 .event anyedge, v000001c6beee1080_227, v000001c6beee1080_228, v000001c6beee1080_229, v000001c6beee1080_230;
v000001c6beee1080_231 .array/port v000001c6beee1080, 231;
v000001c6beee1080_232 .array/port v000001c6beee1080, 232;
v000001c6beee1080_233 .array/port v000001c6beee1080, 233;
v000001c6beee1080_234 .array/port v000001c6beee1080, 234;
E_000001c6beec0910/58 .event anyedge, v000001c6beee1080_231, v000001c6beee1080_232, v000001c6beee1080_233, v000001c6beee1080_234;
v000001c6beee1080_235 .array/port v000001c6beee1080, 235;
v000001c6beee1080_236 .array/port v000001c6beee1080, 236;
v000001c6beee1080_237 .array/port v000001c6beee1080, 237;
v000001c6beee1080_238 .array/port v000001c6beee1080, 238;
E_000001c6beec0910/59 .event anyedge, v000001c6beee1080_235, v000001c6beee1080_236, v000001c6beee1080_237, v000001c6beee1080_238;
v000001c6beee1080_239 .array/port v000001c6beee1080, 239;
v000001c6beee1080_240 .array/port v000001c6beee1080, 240;
v000001c6beee1080_241 .array/port v000001c6beee1080, 241;
v000001c6beee1080_242 .array/port v000001c6beee1080, 242;
E_000001c6beec0910/60 .event anyedge, v000001c6beee1080_239, v000001c6beee1080_240, v000001c6beee1080_241, v000001c6beee1080_242;
v000001c6beee1080_243 .array/port v000001c6beee1080, 243;
v000001c6beee1080_244 .array/port v000001c6beee1080, 244;
v000001c6beee1080_245 .array/port v000001c6beee1080, 245;
v000001c6beee1080_246 .array/port v000001c6beee1080, 246;
E_000001c6beec0910/61 .event anyedge, v000001c6beee1080_243, v000001c6beee1080_244, v000001c6beee1080_245, v000001c6beee1080_246;
v000001c6beee1080_247 .array/port v000001c6beee1080, 247;
v000001c6beee1080_248 .array/port v000001c6beee1080, 248;
v000001c6beee1080_249 .array/port v000001c6beee1080, 249;
v000001c6beee1080_250 .array/port v000001c6beee1080, 250;
E_000001c6beec0910/62 .event anyedge, v000001c6beee1080_247, v000001c6beee1080_248, v000001c6beee1080_249, v000001c6beee1080_250;
v000001c6beee1080_251 .array/port v000001c6beee1080, 251;
v000001c6beee1080_252 .array/port v000001c6beee1080, 252;
v000001c6beee1080_253 .array/port v000001c6beee1080, 253;
v000001c6beee1080_254 .array/port v000001c6beee1080, 254;
E_000001c6beec0910/63 .event anyedge, v000001c6beee1080_251, v000001c6beee1080_252, v000001c6beee1080_253, v000001c6beee1080_254;
v000001c6beee1080_255 .array/port v000001c6beee1080, 255;
E_000001c6beec0910/64 .event anyedge, v000001c6beee1080_255;
E_000001c6beec0910 .event/or E_000001c6beec0910/0, E_000001c6beec0910/1, E_000001c6beec0910/2, E_000001c6beec0910/3, E_000001c6beec0910/4, E_000001c6beec0910/5, E_000001c6beec0910/6, E_000001c6beec0910/7, E_000001c6beec0910/8, E_000001c6beec0910/9, E_000001c6beec0910/10, E_000001c6beec0910/11, E_000001c6beec0910/12, E_000001c6beec0910/13, E_000001c6beec0910/14, E_000001c6beec0910/15, E_000001c6beec0910/16, E_000001c6beec0910/17, E_000001c6beec0910/18, E_000001c6beec0910/19, E_000001c6beec0910/20, E_000001c6beec0910/21, E_000001c6beec0910/22, E_000001c6beec0910/23, E_000001c6beec0910/24, E_000001c6beec0910/25, E_000001c6beec0910/26, E_000001c6beec0910/27, E_000001c6beec0910/28, E_000001c6beec0910/29, E_000001c6beec0910/30, E_000001c6beec0910/31, E_000001c6beec0910/32, E_000001c6beec0910/33, E_000001c6beec0910/34, E_000001c6beec0910/35, E_000001c6beec0910/36, E_000001c6beec0910/37, E_000001c6beec0910/38, E_000001c6beec0910/39, E_000001c6beec0910/40, E_000001c6beec0910/41, E_000001c6beec0910/42, E_000001c6beec0910/43, E_000001c6beec0910/44, E_000001c6beec0910/45, E_000001c6beec0910/46, E_000001c6beec0910/47, E_000001c6beec0910/48, E_000001c6beec0910/49, E_000001c6beec0910/50, E_000001c6beec0910/51, E_000001c6beec0910/52, E_000001c6beec0910/53, E_000001c6beec0910/54, E_000001c6beec0910/55, E_000001c6beec0910/56, E_000001c6beec0910/57, E_000001c6beec0910/58, E_000001c6beec0910/59, E_000001c6beec0910/60, E_000001c6beec0910/61, E_000001c6beec0910/62, E_000001c6beec0910/63, E_000001c6beec0910/64;
S_000001c6bef33e70 .scope module, "Stack" "stack" 4 126, 15 1 0, S_000001c6bee37430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001c6bee8f6a0 .param/l "DEPTH" 0 15 4, +C4<00000000000000000000000000001000>;
P_000001c6bee8f6d8 .param/l "WIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
L_000001c6bef3c448 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c6beee13a0_0 .net/2u *"_ivl_0", 2 0, L_000001c6bef3c448;  1 drivers
L_000001c6bef3c4d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c6beee1b20_0 .net/2u *"_ivl_10", 31 0, L_000001c6bef3c4d8;  1 drivers
v000001c6beee2ca0_0 .net *"_ivl_12", 31 0, L_000001c6bef94c00;  1 drivers
v000001c6beee2ac0_0 .net *"_ivl_14", 15 0, L_000001c6bef95f60;  1 drivers
L_000001c6bef3c520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c6beee1800_0 .net *"_ivl_17", 7 0, L_000001c6bef3c520;  1 drivers
o000001c6beef5608 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001c6beee19e0_0 name=_ivl_18
v000001c6beee2660_0 .net *"_ivl_2", 0 0, L_000001c6bef95e20;  1 drivers
v000001c6beee1300_0 .net *"_ivl_20", 15 0, L_000001c6bef95560;  1 drivers
v000001c6beee22a0_0 .net *"_ivl_4", 7 0, L_000001c6bef94ca0;  1 drivers
v000001c6beee1440_0 .net *"_ivl_6", 31 0, L_000001c6bef94660;  1 drivers
L_000001c6bef3c490 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6beee2980_0 .net *"_ivl_9", 28 0, L_000001c6bef3c490;  1 drivers
v000001c6beee14e0_0 .net "clk", 0 0, v000001c6bef38260_0;  alias, 1 drivers
v000001c6beee2a20_0 .net "data_in", 7 0, v000001c6beee0fe0_0;  alias, 1 drivers
v000001c6beee1940_0 .net "data_out", 7 0, L_000001c6bef951a0;  alias, 1 drivers
v000001c6beee2520_0 .var "empty", 0 0;
v000001c6beee1c60_0 .var "full", 0 0;
v000001c6beee0f40 .array "mem", 7 0, 7 0;
v000001c6beee28e0_0 .net "pop", 0 0, L_000001c6bef38120;  alias, 1 drivers
v000001c6beee1620_0 .net "push", 0 0, L_000001c6bef38080;  alias, 1 drivers
v000001c6beee2340_0 .net "rst", 0 0, v000001c6bef397a0_0;  alias, 1 drivers
v000001c6beee1d00_0 .var "top", 2 0;
E_000001c6beec0950/0 .event negedge, v000001c6beeb9ed0_0;
E_000001c6beec0950/1 .event posedge, v000001c6beee2020_0;
E_000001c6beec0950 .event/or E_000001c6beec0950/0, E_000001c6beec0950/1;
L_000001c6bef95e20 .cmp/gt 3, v000001c6beee1d00_0, L_000001c6bef3c448;
L_000001c6bef94ca0 .array/port v000001c6beee0f40, L_000001c6bef94c00;
L_000001c6bef94660 .concat [ 3 29 0 0], v000001c6beee1d00_0, L_000001c6bef3c490;
L_000001c6bef94c00 .arith/sub 32, L_000001c6bef94660, L_000001c6bef3c4d8;
L_000001c6bef95f60 .concat [ 8 8 0 0], L_000001c6bef94ca0, L_000001c6bef3c520;
L_000001c6bef95560 .functor MUXZ 16, o000001c6beef5608, L_000001c6bef95f60, L_000001c6bef95e20, C4<>;
L_000001c6bef951a0 .part L_000001c6bef95560, 0, 8;
    .scope S_000001c6beecb8f0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c6beebb730_0, 0;
    %end;
    .thread T_0;
    .scope S_000001c6beecb8f0;
T_1 ;
    %wait E_000001c6beebed50;
    %load/vec4 v000001c6beebadd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c6beebb550_0;
    %assign/vec4 v000001c6beebb730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001c6beebb730_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c6bee79f00;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6beee0fe0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_000001c6bee79f00;
T_3 ;
    %wait E_000001c6beebf490;
    %load/vec4 v000001c6beee2020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c6beee0fe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c6beee1f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001c6beee1a80_0;
    %assign/vec4 v000001c6beee0fe0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c6beee0fe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c6beee0fe0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c6bee549f0;
T_4 ;
    %pushi/vec4 1310720, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c6beee1080, 4, 0;
    %vpi_call 14 21 "$readmemh", "./plc_prog/prog.bin", v000001c6beee1080, 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001c6bee549f0;
T_5 ;
    %wait E_000001c6beec0910;
    %load/vec4 v000001c6beee1120_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001c6beee1080, 4;
    %assign/vec4 v000001c6beee2d40_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c6bee68fd0;
T_6 ;
    %pushi/vec4 128, 0, 9;
    %split/vec4 2;
    %store/vec4 v000001c6beede370_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001c6beedea50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c6beede4b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c6beedd650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c6beedd0b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c6beedcf70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c6beeb2530_0, 0, 1;
    %store/vec4 v000001c6beede910_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001c6bee68fd0;
T_7 ;
    %wait E_000001c6beec09d0;
    %load/vec4 v000001c6beeb2c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %pushi/vec4 20, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.0 ;
    %pushi/vec4 32768, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.1 ;
    %pushi/vec4 40961, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.2 ;
    %pushi/vec4 40962, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.3 ;
    %pushi/vec4 40963, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.4 ;
    %pushi/vec4 40964, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.5 ;
    %pushi/vec4 40965, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.6 ;
    %pushi/vec4 32774, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.7 ;
    %pushi/vec4 32775, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.8 ;
    %pushi/vec4 32776, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.9 ;
    %pushi/vec4 32777, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.10 ;
    %pushi/vec4 40970, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.11 ;
    %pushi/vec4 33803, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.12 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v000001c6beeb20d0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %concati/vec4 12, 0, 8;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.13 ;
    %pushi/vec4 1, 0, 7;
    %load/vec4 v000001c6beeddbf0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.24, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 13, 0, 8;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.14 ;
    %pushi/vec4 1, 0, 7;
    %load/vec4 v000001c6beeddbf0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 14, 0, 8;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.15 ;
    %pushi/vec4 40975, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.16 ;
    %pushi/vec4 10256, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.17 ;
    %pushi/vec4 36881, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.18 ;
    %pushi/vec4 6162, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.19 ;
    %pushi/vec4 49171, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.20 ;
    %pushi/vec4 20, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.21 ;
    %pushi/vec4 65557, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000001c6beedd970_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001c6beede370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beede4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedd0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beedcf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c6beeb2530_0, 0;
    %assign/vec4 v000001c6beede910_0, 0;
    %jmp T_7.23;
T_7.23 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c6bee726a0;
T_8 ;
    %wait E_000001c6beec00d0;
    %load/vec4 v000001c6beeba3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.0 ;
    %load/vec4 v000001c6beeba1f0_0;
    %nor/r;
    %pad/u 16;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.1 ;
    %load/vec4 v000001c6beeba1f0_0;
    %load/vec4 v000001c6beeba330_0;
    %xor;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.2 ;
    %load/vec4 v000001c6beeba1f0_0;
    %load/vec4 v000001c6beeba330_0;
    %or;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.3 ;
    %load/vec4 v000001c6beeba1f0_0;
    %load/vec4 v000001c6beeba330_0;
    %and;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.4 ;
    %load/vec4 v000001c6beeba1f0_0;
    %load/vec4 v000001c6beeba330_0;
    %sub;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.5 ;
    %load/vec4 v000001c6beeba1f0_0;
    %load/vec4 v000001c6beeba330_0;
    %add;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.6 ;
    %load/vec4 v000001c6beeba1f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001c6beeba1f0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.7 ;
    %load/vec4 v000001c6beeba1f0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001c6beeba1f0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.8 ;
    %load/vec4 v000001c6beeba1f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.9 ;
    %load/vec4 v000001c6beeba1f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.10 ;
    %load/vec4 v000001c6beeba330_0;
    %load/vec4 v000001c6beeba1f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.24, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_8.25, 8;
T_8.24 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.25, 8;
 ; End of false expr.
    %blend;
T_8.25;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.11 ;
    %load/vec4 v000001c6beeba470_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.12 ;
    %load/vec4 v000001c6beeba470_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.13 ;
    %load/vec4 v000001c6beeba470_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.14 ;
    %load/vec4 v000001c6beeba470_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.15 ;
    %load/vec4 v000001c6beeba330_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.16 ;
    %load/vec4 v000001c6beeba470_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.17 ;
    %load/vec4 v000001c6beeba330_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.18 ;
    %load/vec4 v000001c6beeba470_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.19 ;
    %load/vec4 v000001c6beeba1f0_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.20 ;
    %load/vec4 v000001c6beeba470_0;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.21 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c6beeba470_0, 0;
    %jmp T_8.23;
T_8.23 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c6bee72510;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c6beeba150_0, 0;
    %end;
    .thread T_9;
    .scope S_000001c6bee72510;
T_10 ;
    %wait E_000001c6beebf490;
    %load/vec4 v000001c6beeb9e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001c6beeba010_0;
    %assign/vec4 v000001c6beeba150_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c6bee7a090;
T_11 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000001c6beee2de0_0, 0;
    %end;
    .thread T_11;
    .scope S_000001c6bee7a090;
T_12 ;
    %wait E_000001c6beec0810;
    %load/vec4 v000001c6beee1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001c6beee1bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c6beee11c0_0;
    %load/vec4 v000001c6beee1580_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c6beee2c00, 0, 4;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000001c6beee2de0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001c6beee1580_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001c6beee2c00, 4;
    %assign/vec4 v000001c6beee2de0_0, 0;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000001c6beee2de0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001c6bee6de80;
T_13 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001c6beedd6f0_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001c6beedced0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_000001c6bee6de80;
T_14 ;
    %wait E_000001c6beec0250;
    %load/vec4 v000001c6beede550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001c6beedd470_0;
    %assign/vec4 v000001c6beedced0_0, 0;
    %load/vec4 v000001c6beedda10_0;
    %assign/vec4 v000001c6beedd6f0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c6bee6e010;
T_15 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beede2d0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beede050_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000001c6bee6e010;
T_16 ;
    %wait E_000001c6beec0350;
    %load/vec4 v000001c6beede9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001c6beeddfb0_0;
    %assign/vec4 v000001c6beede050_0, 0;
    %load/vec4 v000001c6beede7d0_0;
    %assign/vec4 v000001c6beede2d0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001c6bee70c00;
T_17 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beeddf10_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beedd010_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000001c6bee70c00;
T_18 ;
    %wait E_000001c6beec0750;
    %load/vec4 v000001c6beede230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001c6beedd8d0_0;
    %assign/vec4 v000001c6beedd010_0, 0;
    %load/vec4 v000001c6beedd830_0;
    %assign/vec4 v000001c6beeddf10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001c6bee70d90;
T_19 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beede0f0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beee0740_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_000001c6bee70d90;
T_20 ;
    %wait E_000001c6beebfc90;
    %load/vec4 v000001c6beee0060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001c6beee0880_0;
    %assign/vec4 v000001c6beee0740_0, 0;
    %load/vec4 v000001c6beedfd40_0;
    %assign/vec4 v000001c6beede0f0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001c6beee0d60;
T_21 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beededa0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001c6beedfb60_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000001c6beee0d60;
T_22 ;
    %wait E_000001c6beebfe90;
    %load/vec4 v000001c6beedfc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001c6beedfa20_0;
    %assign/vec4 v000001c6beedfb60_0, 0;
    %load/vec4 v000001c6beedf8e0_0;
    %assign/vec4 v000001c6beededa0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001c6bee6a010;
T_23 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001c6beedef80_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_000001c6bee6a010;
T_24 ;
    %wait E_000001c6beec0210;
    %load/vec4 v000001c6beedf200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001c6beedf520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000001c6beedef80_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v000001c6beee0380_0;
    %assign/vec4 v000001c6beedef80_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000001c6beee0420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c6beedef80_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000001c6beedf3e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c6beedef80_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000001c6beee07e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c6beedef80_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000001c6beedee40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c6beedef80_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000001c6beedef80_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001c6bee69160;
T_25 ;
    %wait E_000001c6beec0710;
    %load/vec4 v000001c6beede190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v000001c6beedd1f0_0;
    %assign/vec4 v000001c6beedd790_0, 0;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v000001c6beede5f0_0;
    %assign/vec4 v000001c6beedd790_0, 0;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001c6bee69e80;
T_26 ;
    %wait E_000001c6beec0650;
    %load/vec4 v000001c6beedce30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v000001c6beedd510_0;
    %assign/vec4 v000001c6beedcd90_0, 0;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v000001c6beedddd0_0;
    %assign/vec4 v000001c6beedcd90_0, 0;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001c6bef33e70;
T_27 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c6beee1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c6beee1c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c6beee2520_0, 0;
    %end;
    .thread T_27;
    .scope S_000001c6bef33e70;
T_28 ;
    %wait E_000001c6beec0950;
    %load/vec4 v000001c6beee2340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c6beee1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c6beee1c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c6beee2520_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001c6beee1620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v000001c6beee1c60_0;
    %inv;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001c6beee2a20_0;
    %load/vec4 v000001c6beee1d00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c6beee0f40, 0, 4;
    %load/vec4 v000001c6beee1d00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c6beee1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c6beee2520_0, 0;
    %load/vec4 v000001c6beee1d00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_28.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c6beee1c60_0, 0;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000001c6beee28e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.9, 9;
    %load/vec4 v000001c6beee2520_0;
    %inv;
    %and;
T_28.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v000001c6beee1d00_0;
    %subi 1, 0, 3;
    %store/vec4 v000001c6beee1d00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c6beee1c60_0, 0;
    %load/vec4 v000001c6beee1d00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c6beee2520_0, 0;
T_28.10 ;
T_28.7 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001c6bee37430;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6bef397a0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_000001c6bee37430;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c6bef384e0_0, 0;
    %end;
    .thread T_30;
    .scope S_000001c6bee37430;
T_31 ;
    %wait E_000001c6beebedd0;
    %load/vec4 v000001c6bef38bc0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_31.0, 8;
    %load/vec4 v000001c6bef381c0_0;
    %or;
T_31.0;
    %assign/vec4 v000001c6bef397a0_0, 0;
    %load/vec4 v000001c6beee23e0_0;
    %assign/vec4 v000001c6bef384e0_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001c6bee372a0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c6bef38260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6bef39ac0_0, 0, 1;
    %pushi/vec4 49151, 0, 16;
    %store/vec4 v000001c6bef38f80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6bef38d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6bef38580_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000001c6bee372a0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c6bef392a0_0, 0, 32;
T_33.0 ;
    %load/vec4 v000001c6bef392a0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_33.1, 5;
    %delay 1000, 0;
    %load/vec4 v000001c6bef38260_0;
    %inv;
    %store/vec4 v000001c6bef38260_0, 0, 1;
    %load/vec4 v000001c6bef392a0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c6bef38d00_0, 0, 1;
T_33.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c6bef392a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001c6bef392a0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %vpi_call 3 49 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_000001c6bee372a0;
T_34 ;
    %vpi_call 3 53 "$dumpfile", "tests/up_tb.vcd" {0 0 0};
    %vpi_call 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c6bee372a0 {0 0 0};
    %vpi_call 3 55 "$dumpon" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./src/memory/rf.v";
    "./tests/up_tb.v";
    "./up.v";
    "./src/basic/a.v";
    "./src/basic/alu.v";
    "./src/control/id.v";
    "./src/utils/mux.v";
    "./src/io/io_ports.v";
    "./src/io/analog_io.v";
    "./src/io/digital_io.v";
    "./src/control/counter.v";
    "./src/memory/registers.v";
    "./src/memory/rom.v";
    "./src/utils/stack.v";
