$date
	Sun Oct 23 03:05:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#61112
b1 !
1"
#61114
b1 &
b1 %
1$
#61115
0"
#61118
1#
#61122
b0 &
b0 %
0#
0$
#1132478
b11100 &
b11100 %
1$
b11100 !
1"
#1132479
0"
#1132482
b1110 &
b1110 %
#1132486
b111 &
b111 %
#1132490
b10110 &
b10110 %
#1132494
b1011 &
b1011 %
#1132498
b100010 &
b100010 %
#1132502
b10001 &
b10001 %
#1132506
b110100 &
b110100 %
#1132510
b11010 &
b11010 %
#1132514
b1101 &
b1101 %
#1132518
b101000 &
b101000 %
#1132522
b10100 &
b10100 %
#1132526
b1010 &
b1010 %
#1132530
b101 &
b101 %
#1132534
b10000 &
b10000 %
#1132538
b1000 &
b1000 %
#1132542
b100 &
b100 %
#1132546
b10 &
b10 %
#1132550
b1 &
1#
b1 %
#1132554
b0 &
b0 %
0#
0$
#2120219
b1011 !
1"
#2120222
b1011 &
b1011 %
1$
#2120223
0"
#2120226
b100010 &
b100010 %
#2120230
b10001 &
b10001 %
#2120234
b110100 &
b110100 %
#2120238
b11010 &
b11010 %
#2120242
b1101 &
b1101 %
#2120246
b101000 &
b101000 %
#2120250
b10100 &
b10100 %
#2120254
b1010 &
b1010 %
#2120258
b101 &
b101 %
#2120262
b10000 &
b10000 %
#2120266
b1000 &
b1000 %
#2120270
b100 &
b100 %
#2120274
b10 &
b10 %
#2120278
b1 &
1#
b1 %
#2120282
b0 &
b0 %
0#
0$
#4500012
