// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _update_knn14_HH_
#define _update_knn14_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "popcount.h"
#include "update_knn14_mul_cud.h"
#include "update_knn14_mul_dEe.h"
#include "update_knn14_traibkb.h"

namespace ap_rtl {

struct update_knn14 : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > Input_1_V_V;
    sc_in< sc_logic > Input_1_V_V_ap_vld;
    sc_out< sc_logic > Input_1_V_V_ap_ack;
    sc_out< sc_lv<32> > Output_1_V_V;
    sc_out< sc_logic > Output_1_V_V_ap_vld;
    sc_in< sc_logic > Output_1_V_V_ap_ack;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<15> > ap_var_for_const0;


    // Module declarations
    update_knn14(sc_module_name name);
    SC_HAS_PROCESS(update_knn14);

    ~update_knn14();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    update_knn14_traibkb* training_set_V_U;
    popcount* grp_popcount_fu_548;
    update_knn14_mul_cud<1,2,15,2,15>* update_knn14_mul_cud_U2;
    update_knn14_mul_dEe<1,3,17,15,32>* update_knn14_mul_dEe_U3;
    regslice_forward<32>* regslice_forward_Output_1_V_V_U;
    sc_signal< sc_lv<49> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > index;
    sc_signal< sc_lv<9> > training_set_V_address0;
    sc_signal< sc_logic > training_set_V_ce0;
    sc_signal< sc_logic > training_set_V_we0;
    sc_signal< sc_lv<256> > training_set_V_d0;
    sc_signal< sc_lv<256> > training_set_V_q0;
    sc_signal< sc_lv<11> > knn_set_0;
    sc_signal< sc_lv<11> > knn_set_1;
    sc_signal< sc_lv<11> > knn_set_2;
    sc_signal< sc_lv<11> > knn_set_3;
    sc_signal< sc_lv<11> > knn_set_4;
    sc_signal< sc_lv<11> > knn_set_5;
    sc_signal< sc_logic > Input_1_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln6527_fu_593_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln6541_fu_631_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<1> > icmp_ln6541_reg_1423;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage4;
    sc_signal< bool > ap_block_pp1_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage5;
    sc_signal< bool > ap_block_pp1_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage6;
    sc_signal< bool > ap_block_pp1_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage7;
    sc_signal< bool > ap_block_pp1_stage7;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > Output_1_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln6541_reg_1423_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_lv<12> > i1_0_reg_206;
    sc_signal< sc_lv<9> > knn_set_4_load_1_reg_217;
    sc_signal< sc_lv<9> > knn_set_3_load_1_reg_229;
    sc_signal< sc_lv<9> > knn_set_2_load_1_reg_241;
    sc_signal< sc_lv<9> > knn_set_1_load_1_reg_253;
    sc_signal< sc_lv<9> > knn_set_0_load_1_reg_265;
    sc_signal< sc_lv<9> > knn_set_5_load_1_reg_277;
    sc_signal< sc_lv<9> > indvar_flatten_reg_289;
    sc_signal< sc_lv<2> > j_0_reg_300;
    sc_signal< sc_lv<8> > i4_0_reg_311;
    sc_signal< sc_lv<3> > indvar_flatten11_reg_448;
    sc_signal< sc_lv<2> > i_0_i_reg_459;
    sc_signal< sc_lv<32> > tmp_V_33_reg_471;
    sc_signal< sc_lv<32> > label_list_2_1_reg_482;
    sc_signal< sc_lv<32> > label_list_1_1_reg_493;
    sc_signal< sc_lv<32> > tmp_V_30_reg_504;
    sc_signal< sc_lv<32> > min_distance_list_2_1_reg_515;
    sc_signal< sc_lv<32> > min_distance_list_1_1_reg_526;
    sc_signal< sc_lv<2> > j_0_i_reg_537;
    sc_signal< sc_lv<32> > reg_553;
    sc_signal< bool > ap_block_state2;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state19_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< bool > ap_block_state13_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< bool > ap_block_state15_pp1_stage4_iter0;
    sc_signal< bool > ap_block_state15_io;
    sc_signal< bool > ap_block_pp1_stage4_11001;
    sc_signal< bool > ap_block_state17_pp1_stage6_iter0;
    sc_signal< bool > ap_block_state17_io;
    sc_signal< bool > ap_block_pp1_stage6_11001;
    sc_signal< sc_lv<32> > reg_559;
    sc_signal< bool > ap_block_state12_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state12_io;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state20_io;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< bool > ap_block_state14_pp1_stage3_iter0;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< bool > ap_block_state16_pp1_stage5_iter0;
    sc_signal< bool > ap_block_state16_io;
    sc_signal< bool > ap_block_pp1_stage5_11001;
    sc_signal< bool > ap_block_state18_pp1_stage7_iter0;
    sc_signal< bool > ap_block_state18_io;
    sc_signal< bool > ap_block_pp1_stage7_11001;
    sc_signal< sc_lv<32> > reg_564;
    sc_signal< sc_lv<32> > reg_569;
    sc_signal< sc_lv<32> > reg_574;
    sc_signal< sc_lv<32> > reg_579;
    sc_signal< sc_lv<32> > reg_584;
    sc_signal< sc_lv<1> > index_load_load_fu_589_p1;
    sc_signal< sc_lv<1> > index_load_reg_1411;
    sc_signal< sc_lv<9> > i_fu_599_p2;
    sc_signal< sc_lv<9> > i_reg_1418;
    sc_signal< sc_lv<12> > i_1_fu_637_p2;
    sc_signal< sc_lv<12> > i_1_reg_1427;
    sc_signal< sc_lv<4> > trunc_ln414_fu_685_p1;
    sc_signal< sc_lv<4> > trunc_ln414_reg_1432;
    sc_signal< sc_lv<32> > tmp_V_37_reg_1437;
    sc_signal< sc_lv<32> > tmp_V_38_reg_1442;
    sc_signal< sc_lv<32> > tmp_V_39_reg_1447;
    sc_signal< sc_lv<32> > tmp_V_40_reg_1452;
    sc_signal< sc_lv<196> > lhs_V_fu_689_p8;
    sc_signal< sc_lv<196> > lhs_V_reg_1457;
    sc_signal< sc_lv<3> > sub_ln6616_fu_722_p2;
    sc_signal< sc_lv<3> > sub_ln6616_reg_1462;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state41_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state43_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state45_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state47_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state49_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state51_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state53_pp2_stage0_iter8;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln4141_fu_728_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_reg_1467;
    sc_signal< sc_lv<1> > icmp_ln6610_fu_734_p2;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln6610_reg_1472_pp2_iter8_reg;
    sc_signal< sc_lv<9> > add_ln6610_fu_740_p2;
    sc_signal< sc_lv<9> > add_ln6610_reg_1476;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > icmp_ln6612_fu_746_p2;
    sc_signal< sc_lv<1> > icmp_ln6612_reg_1481;
    sc_signal< sc_lv<8> > select_ln6616_fu_752_p3;
    sc_signal< sc_lv<8> > select_ln6616_reg_1487;
    sc_signal< sc_lv<8> > select_ln6616_reg_1487_pp2_iter1_reg;
    sc_signal< sc_lv<8> > select_ln6616_reg_1487_pp2_iter2_reg;
    sc_signal< sc_lv<2> > add_ln6610_1_fu_760_p2;
    sc_signal< sc_lv<2> > add_ln6610_1_reg_1493;
    sc_signal< sc_lv<2> > select_ln6616_1_fu_766_p3;
    sc_signal< sc_lv<2> > select_ln6616_1_reg_1498;
    sc_signal< sc_lv<1> > trunc_ln6616_1_fu_774_p1;
    sc_signal< sc_lv<1> > trunc_ln6616_1_reg_1504;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state38_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state40_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state42_pp2_stage1_iter2;
    sc_signal< bool > ap_block_state44_pp2_stage1_iter3;
    sc_signal< bool > ap_block_state46_pp2_stage1_iter4;
    sc_signal< bool > ap_block_state48_pp2_stage1_iter5;
    sc_signal< bool > ap_block_state50_pp2_stage1_iter6;
    sc_signal< bool > ap_block_state52_pp2_stage1_iter7;
    sc_signal< bool > ap_block_state54_pp2_stage1_iter8;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<3> > select_ln6616_2_fu_803_p3;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514_pp2_iter1_reg;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514_pp2_iter2_reg;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514_pp2_iter3_reg;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514_pp2_iter4_reg;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514_pp2_iter5_reg;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514_pp2_iter6_reg;
    sc_signal< sc_lv<3> > select_ln6616_2_reg_1514_pp2_iter7_reg;
    sc_signal< sc_lv<1> > select_ln6616_3_fu_815_p3;
    sc_signal< sc_lv<1> > select_ln6616_3_reg_1519;
    sc_signal< sc_lv<1> > select_ln6616_3_reg_1519_pp2_iter1_reg;
    sc_signal< sc_lv<1> > select_ln6616_3_reg_1519_pp2_iter2_reg;
    sc_signal< sc_lv<1> > select_ln6616_3_reg_1519_pp2_iter3_reg;
    sc_signal< sc_lv<1> > select_ln6616_3_reg_1519_pp2_iter4_reg;
    sc_signal< sc_lv<1> > select_ln6616_3_reg_1519_pp2_iter5_reg;
    sc_signal< sc_lv<1> > select_ln6616_3_reg_1519_pp2_iter6_reg;
    sc_signal< sc_lv<8> > i_2_fu_821_p2;
    sc_signal< sc_lv<8> > i_2_reg_1526;
    sc_signal< sc_lv<15> > grp_fu_784_p2;
    sc_signal< sc_lv<15> > mul_ln6616_reg_1531;
    sc_signal< sc_lv<32> > grp_fu_1405_p2;
    sc_signal< sc_lv<32> > mul_ln6616_1_reg_1541;
    sc_signal< sc_lv<9> > add_ln6615_fu_841_p2;
    sc_signal< sc_lv<9> > add_ln6615_reg_1546;
    sc_signal< sc_lv<196> > rhs_V_fu_851_p1;
    sc_signal< sc_lv<196> > rhs_V_reg_1556;
    sc_signal< sc_lv<9> > trunc_ln4141_fu_864_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_reg_1566;
    sc_signal< sc_lv<9> > trunc_ln4141_1_fu_872_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_1_reg_1576;
    sc_signal< sc_lv<9> > select_ln4141_fu_876_p3;
    sc_signal< sc_lv<9> > select_ln4141_reg_1586;
    sc_signal< sc_lv<9> > trunc_ln4141_2_fu_887_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_2_reg_1591;
    sc_signal< sc_lv<9> > trunc_ln4141_3_fu_895_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_3_reg_1601;
    sc_signal< sc_lv<9> > select_ln4141_1_fu_899_p3;
    sc_signal< sc_lv<9> > select_ln4141_1_reg_1611;
    sc_signal< sc_lv<1> > icmp_ln4141_1_fu_906_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_1_reg_1616;
    sc_signal< sc_lv<8> > grp_popcount_fu_548_ap_return;
    sc_signal< sc_lv<8> > dist_reg_1622;
    sc_signal< sc_lv<9> > select_ln4141_2_fu_912_p3;
    sc_signal< sc_lv<9> > select_ln4141_2_reg_1634;
    sc_signal< sc_lv<9> > trunc_ln4141_4_fu_921_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_4_reg_1639;
    sc_signal< sc_lv<9> > trunc_ln4141_5_fu_929_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_5_reg_1649;
    sc_signal< sc_lv<9> > select_ln4141_3_fu_933_p3;
    sc_signal< sc_lv<9> > select_ln4141_3_reg_1659;
    sc_signal< sc_lv<1> > icmp_ln4141_2_fu_940_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_2_reg_1664;
    sc_signal< sc_lv<9> > zext_ln4132_1_fu_949_p1;
    sc_signal< sc_lv<1> > icmp_ln4149_fu_984_p2;
    sc_signal< sc_lv<3> > add_ln4150_fu_990_p2;
    sc_signal< sc_lv<3> > sub_ln4463_fu_1065_p2;
    sc_signal< sc_lv<3> > sub_ln4463_reg_1689;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state56_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state59_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln4454_fu_1071_p2;
    sc_signal< sc_lv<1> > icmp_ln4454_reg_1694;
    sc_signal< sc_lv<1> > icmp_ln4454_reg_1694_pp3_iter1_reg;
    sc_signal< sc_lv<3> > add_ln4454_fu_1077_p2;
    sc_signal< sc_lv<3> > add_ln4454_reg_1698;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > icmp_ln4456_fu_1083_p2;
    sc_signal< sc_lv<1> > icmp_ln4456_reg_1703;
    sc_signal< sc_lv<2> > select_ln4463_3_fu_1089_p3;
    sc_signal< sc_lv<2> > select_ln4463_3_reg_1709;
    sc_signal< sc_lv<2> > add_ln4454_1_fu_1097_p2;
    sc_signal< sc_lv<2> > add_ln4454_1_reg_1715;
    sc_signal< sc_lv<3> > sub_ln4463_1_fu_1119_p2;
    sc_signal< sc_lv<3> > sub_ln4463_1_reg_1720;
    sc_signal< sc_lv<3> > add_ln4463_fu_1133_p2;
    sc_signal< sc_lv<3> > add_ln4463_reg_1725;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< bool > ap_block_state57_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state60_pp3_stage1_iter1;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1139_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1732;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1145_p2;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1737;
    sc_signal< sc_lv<2> > select_ln4454_fu_1151_p3;
    sc_signal< sc_lv<2> > select_ln4454_reg_1742;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage2;
    sc_signal< bool > ap_block_state58_pp3_stage2_iter0;
    sc_signal< bool > ap_block_state61_pp3_stage2_iter1;
    sc_signal< bool > ap_block_pp3_stage2_11001;
    sc_signal< sc_lv<9> > min_distance_list_0_fu_1202_p3;
    sc_signal< sc_lv<9> > min_distance_list_0_reg_1747;
    sc_signal< sc_lv<2> > j_fu_1210_p2;
    sc_signal< sc_lv<2> > j_reg_1752;
    sc_signal< sc_lv<32> > zext_ln13_fu_1215_p1;
    sc_signal< sc_lv<32> > zext_ln13_reg_1757;
    sc_signal< sc_lv<1> > icmp_ln4463_fu_1218_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_reg_1765;
    sc_signal< sc_lv<1> > icmp_ln4463_1_fu_1224_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_1_reg_1771;
    sc_signal< sc_lv<6> > select_ln4463_1_fu_1246_p3;
    sc_signal< sc_lv<6> > select_ln4463_1_reg_1776;
    sc_signal< sc_lv<1> > icmp_ln4463_2_fu_1253_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_2_reg_1782;
    sc_signal< sc_lv<1> > icmp_ln4463_3_fu_1268_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_3_reg_1787;
    sc_signal< sc_lv<32> > select_ln4474_fu_1331_p3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<32> > min_distance_list_2_4_fu_1339_p3;
    sc_signal< sc_lv<32> > select_ln4474_2_fu_1374_p3;
    sc_signal< sc_lv<32> > select_ln4474_3_fu_1382_p3;
    sc_signal< sc_lv<32> > select_ln4479_4_fu_1390_p3;
    sc_signal< sc_lv<32> > select_ln4479_5_fu_1398_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state11;
    sc_signal< bool > ap_block_pp1_stage7_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state37;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state56;
    sc_signal< bool > ap_block_pp3_stage2_subdone;
    sc_signal< sc_lv<196> > grp_popcount_fu_548_x_V;
    sc_signal< sc_lv<9> > i_0_reg_194;
    sc_signal< sc_lv<12> > ap_phi_mux_i1_0_phi_fu_210_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten_phi_fu_293_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_phi_fu_304_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_i4_0_phi_fu_315_p4;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_4_load_130_reg_322;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_3_load_127_reg_343;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_2_load_124_reg_364;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_1_load_121_reg_385;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_0_load_118_reg_406;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_5_load_115_reg_427;
    sc_signal< sc_lv<3> > ap_phi_mux_indvar_flatten11_phi_fu_452_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_i_0_i_phi_fu_463_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_i_phi_fu_541_p4;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<64> > zext_ln6530_fu_605_p1;
    sc_signal< sc_lv<64> > zext_ln6615_fu_847_p1;
    sc_signal< sc_lv<11> > zext_ln4150_1_fu_1031_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_0_load;
    sc_signal< sc_lv<11> > zext_ln4150_2_fu_1022_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_1_load;
    sc_signal< sc_lv<11> > zext_ln4150_3_fu_1013_p1;
    sc_signal< sc_lv<11> > zext_ln4150_4_fu_1004_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_3_load;
    sc_signal< sc_lv<11> > zext_ln4150_5_fu_995_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_load;
    sc_signal< sc_lv<11> > zext_ln4150_fu_1040_p1;
    sc_signal< bool > ap_block_pp1_stage1_01001;
    sc_signal< bool > ap_block_pp1_stage2_01001;
    sc_signal< bool > ap_block_pp1_stage3_01001;
    sc_signal< bool > ap_block_pp1_stage4_01001;
    sc_signal< bool > ap_block_pp1_stage5_01001;
    sc_signal< bool > ap_block_pp1_stage6_01001;
    sc_signal< bool > ap_block_pp1_stage7_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<1> > trunc_ln6616_fu_710_p1;
    sc_signal< sc_lv<3> > shl_ln_fu_714_p3;
    sc_signal< sc_lv<3> > zext_ln6616_fu_706_p1;
    sc_signal< sc_lv<2> > grp_fu_784_p1;
    sc_signal< sc_lv<3> > shl_ln6616_mid1_fu_790_p3;
    sc_signal< sc_lv<3> > zext_ln6616_1_fu_778_p1;
    sc_signal< sc_lv<3> > sub_ln6616_1_fu_797_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_3_fu_809_p2;
    sc_signal< sc_lv<9> > zext_ln6612_fu_838_p1;
    sc_signal< sc_lv<9> > trunc_ln6616_mid2_fu_829_p4;
    sc_signal< sc_lv<9> > select_ln4141_5_fu_952_p3;
    sc_signal< sc_lv<1> > or_ln4141_fu_968_p2;
    sc_signal< sc_lv<2> > select_ln4141_4_fu_961_p3;
    sc_signal< sc_lv<2> > select_ln4141_6_fu_972_p3;
    sc_signal< sc_lv<32> > dist_1_fu_946_p1;
    sc_signal< sc_lv<32> > zext_ln4141_fu_957_p1;
    sc_signal< sc_lv<3> > zext_ln4141_1_fu_980_p1;
    sc_signal< sc_lv<1> > trunc_ln4463_fu_1053_p1;
    sc_signal< sc_lv<3> > shl_ln1_fu_1057_p3;
    sc_signal< sc_lv<3> > zext_ln4463_fu_1049_p1;
    sc_signal< sc_lv<1> > trunc_ln4463_1_fu_1107_p1;
    sc_signal< sc_lv<3> > shl_ln4463_mid1_fu_1111_p3;
    sc_signal< sc_lv<3> > zext_ln4463_4_fu_1103_p1;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<3> > select_ln4463_4_fu_1125_p3;
    sc_signal< sc_lv<3> > zext_ln4463_1_fu_1130_p1;
    sc_signal< bool > ap_block_pp3_stage2;
    sc_signal< sc_lv<9> > select_ln13_fu_1157_p3;
    sc_signal< sc_lv<1> > icmp_ln13_2_fu_1171_p2;
    sc_signal< sc_lv<9> > select_ln13_1_fu_1164_p3;
    sc_signal< sc_lv<1> > icmp_ln13_3_fu_1184_p2;
    sc_signal< sc_lv<9> > select_ln13_2_fu_1176_p3;
    sc_signal< sc_lv<1> > icmp_ln13_4_fu_1197_p2;
    sc_signal< sc_lv<9> > select_ln13_3_fu_1189_p3;
    sc_signal< sc_lv<1> > not_icmp_ln4463_fu_1237_p2;
    sc_signal< sc_lv<6> > zext_ln4463_2_fu_1242_p1;
    sc_signal< sc_lv<6> > select_ln4463_fu_1230_p3;
    sc_signal< sc_lv<4> > tmp_2_fu_1258_p4;
    sc_signal< sc_lv<2> > trunc_ln4463_2_fu_1274_p1;
    sc_signal< sc_lv<2> > phitmp_i_2_fu_1277_p3;
    sc_signal< sc_lv<6> > zext_ln4463_3_fu_1284_p1;
    sc_signal< sc_lv<6> > select_ln4463_2_fu_1288_p3;
    sc_signal< sc_lv<5> > tmp_3_fu_1294_p4;
    sc_signal< sc_lv<1> > icmp_ln4479_fu_1310_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_fu_1304_p2;
    sc_signal< sc_lv<32> > select_ln4479_fu_1316_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_3_fu_1324_p3;
    sc_signal< sc_lv<1> > icmp_ln4479_1_fu_1353_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_1_fu_1347_p2;
    sc_signal< sc_lv<32> > label_list_2_2_fu_1359_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_5_fu_1367_p3;
    sc_signal< sc_lv<17> > grp_fu_1405_p0;
    sc_signal< sc_lv<15> > grp_fu_1405_p1;
    sc_signal< sc_logic > regslice_forward_Output_1_V_V_U_apdone_blk;
    sc_signal< sc_lv<49> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< bool > ap_block_pp1_stage4_subdone;
    sc_signal< bool > ap_block_pp1_stage5_subdone;
    sc_signal< bool > ap_block_pp1_stage6_subdone;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_lv<32> > Output_1_V_V_int;
    sc_signal< sc_logic > Output_1_V_V_ap_vld_int;
    sc_signal< sc_logic > Output_1_V_V_ap_ack_int;
    sc_signal< sc_logic > regslice_forward_Output_1_V_V_U_vld_out;
    sc_signal< sc_lv<32> > grp_fu_1405_p10;
    sc_signal< sc_lv<15> > grp_fu_784_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<49> ap_ST_fsm_state1;
    static const sc_lv<49> ap_ST_fsm_state2;
    static const sc_lv<49> ap_ST_fsm_state3;
    static const sc_lv<49> ap_ST_fsm_state4;
    static const sc_lv<49> ap_ST_fsm_state5;
    static const sc_lv<49> ap_ST_fsm_state6;
    static const sc_lv<49> ap_ST_fsm_state7;
    static const sc_lv<49> ap_ST_fsm_state8;
    static const sc_lv<49> ap_ST_fsm_state9;
    static const sc_lv<49> ap_ST_fsm_state10;
    static const sc_lv<49> ap_ST_fsm_pp1_stage0;
    static const sc_lv<49> ap_ST_fsm_pp1_stage1;
    static const sc_lv<49> ap_ST_fsm_pp1_stage2;
    static const sc_lv<49> ap_ST_fsm_pp1_stage3;
    static const sc_lv<49> ap_ST_fsm_pp1_stage4;
    static const sc_lv<49> ap_ST_fsm_pp1_stage5;
    static const sc_lv<49> ap_ST_fsm_pp1_stage6;
    static const sc_lv<49> ap_ST_fsm_pp1_stage7;
    static const sc_lv<49> ap_ST_fsm_state21;
    static const sc_lv<49> ap_ST_fsm_state22;
    static const sc_lv<49> ap_ST_fsm_state23;
    static const sc_lv<49> ap_ST_fsm_state24;
    static const sc_lv<49> ap_ST_fsm_state25;
    static const sc_lv<49> ap_ST_fsm_state26;
    static const sc_lv<49> ap_ST_fsm_state27;
    static const sc_lv<49> ap_ST_fsm_state28;
    static const sc_lv<49> ap_ST_fsm_state29;
    static const sc_lv<49> ap_ST_fsm_state30;
    static const sc_lv<49> ap_ST_fsm_state31;
    static const sc_lv<49> ap_ST_fsm_state32;
    static const sc_lv<49> ap_ST_fsm_state33;
    static const sc_lv<49> ap_ST_fsm_state34;
    static const sc_lv<49> ap_ST_fsm_state35;
    static const sc_lv<49> ap_ST_fsm_state36;
    static const sc_lv<49> ap_ST_fsm_pp2_stage0;
    static const sc_lv<49> ap_ST_fsm_pp2_stage1;
    static const sc_lv<49> ap_ST_fsm_state55;
    static const sc_lv<49> ap_ST_fsm_pp3_stage0;
    static const sc_lv<49> ap_ST_fsm_pp3_stage1;
    static const sc_lv<49> ap_ST_fsm_pp3_stage2;
    static const sc_lv<49> ap_ST_fsm_state62;
    static const sc_lv<49> ap_ST_fsm_state63;
    static const sc_lv<49> ap_ST_fsm_state64;
    static const sc_lv<49> ap_ST_fsm_state65;
    static const sc_lv<49> ap_ST_fsm_state66;
    static const sc_lv<49> ap_ST_fsm_state67;
    static const sc_lv<49> ap_ST_fsm_state68;
    static const sc_lv<49> ap_ST_fsm_state69;
    static const sc_lv<49> ap_ST_fsm_state70;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<11> ap_const_lv11_100;
    static const sc_lv<9> ap_const_lv9_1C2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<12> ap_const_lv12_A8C;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_E1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<15> ap_const_lv15_4650;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_CCCD;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Input_1_V_V_ap_ack();
    void thread_Input_1_V_V_blk_n();
    void thread_Output_1_V_V_ap_vld();
    void thread_Output_1_V_V_ap_vld_int();
    void thread_Output_1_V_V_blk_n();
    void thread_Output_1_V_V_int();
    void thread_add_ln4150_fu_990_p2();
    void thread_add_ln4454_1_fu_1097_p2();
    void thread_add_ln4454_fu_1077_p2();
    void thread_add_ln4463_fu_1133_p2();
    void thread_add_ln6610_1_fu_760_p2();
    void thread_add_ln6610_fu_740_p2();
    void thread_add_ln6615_fu_841_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp1_stage5();
    void thread_ap_CS_fsm_pp1_stage6();
    void thread_ap_CS_fsm_pp1_stage7();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_01001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_01001();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_01001();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp1_stage4();
    void thread_ap_block_pp1_stage4_01001();
    void thread_ap_block_pp1_stage4_11001();
    void thread_ap_block_pp1_stage4_subdone();
    void thread_ap_block_pp1_stage5();
    void thread_ap_block_pp1_stage5_01001();
    void thread_ap_block_pp1_stage5_11001();
    void thread_ap_block_pp1_stage5_subdone();
    void thread_ap_block_pp1_stage6();
    void thread_ap_block_pp1_stage6_01001();
    void thread_ap_block_pp1_stage6_11001();
    void thread_ap_block_pp1_stage6_subdone();
    void thread_ap_block_pp1_stage7();
    void thread_ap_block_pp1_stage7_01001();
    void thread_ap_block_pp1_stage7_11001();
    void thread_ap_block_pp1_stage7_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp3_stage2();
    void thread_ap_block_pp3_stage2_11001();
    void thread_ap_block_pp3_stage2_subdone();
    void thread_ap_block_state11_pp1_stage0_iter0();
    void thread_ap_block_state12_io();
    void thread_ap_block_state12_pp1_stage1_iter0();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp1_stage2_iter0();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp1_stage3_iter0();
    void thread_ap_block_state15_io();
    void thread_ap_block_state15_pp1_stage4_iter0();
    void thread_ap_block_state16_io();
    void thread_ap_block_state16_pp1_stage5_iter0();
    void thread_ap_block_state17_io();
    void thread_ap_block_state17_pp1_stage6_iter0();
    void thread_ap_block_state18_io();
    void thread_ap_block_state18_pp1_stage7_iter0();
    void thread_ap_block_state19_io();
    void thread_ap_block_state19_pp1_stage0_iter1();
    void thread_ap_block_state2();
    void thread_ap_block_state20_io();
    void thread_ap_block_state20_pp1_stage1_iter1();
    void thread_ap_block_state37_pp2_stage0_iter0();
    void thread_ap_block_state38_pp2_stage1_iter0();
    void thread_ap_block_state39_pp2_stage0_iter1();
    void thread_ap_block_state40_pp2_stage1_iter1();
    void thread_ap_block_state41_pp2_stage0_iter2();
    void thread_ap_block_state42_pp2_stage1_iter2();
    void thread_ap_block_state43_pp2_stage0_iter3();
    void thread_ap_block_state44_pp2_stage1_iter3();
    void thread_ap_block_state45_pp2_stage0_iter4();
    void thread_ap_block_state46_pp2_stage1_iter4();
    void thread_ap_block_state47_pp2_stage0_iter5();
    void thread_ap_block_state48_pp2_stage1_iter5();
    void thread_ap_block_state49_pp2_stage0_iter6();
    void thread_ap_block_state50_pp2_stage1_iter6();
    void thread_ap_block_state51_pp2_stage0_iter7();
    void thread_ap_block_state52_pp2_stage1_iter7();
    void thread_ap_block_state53_pp2_stage0_iter8();
    void thread_ap_block_state54_pp2_stage1_iter8();
    void thread_ap_block_state56_pp3_stage0_iter0();
    void thread_ap_block_state57_pp3_stage1_iter0();
    void thread_ap_block_state58_pp3_stage2_iter0();
    void thread_ap_block_state59_pp3_stage0_iter1();
    void thread_ap_block_state60_pp3_stage1_iter1();
    void thread_ap_block_state61_pp3_stage2_iter1();
    void thread_ap_condition_pp1_exit_iter0_state11();
    void thread_ap_condition_pp2_exit_iter0_state37();
    void thread_ap_condition_pp3_exit_iter0_state56();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i1_0_phi_fu_210_p4();
    void thread_ap_phi_mux_i4_0_phi_fu_315_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_463_p4();
    void thread_ap_phi_mux_indvar_flatten11_phi_fu_452_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_293_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_541_p4();
    void thread_ap_phi_mux_j_0_phi_fu_304_p4();
    void thread_ap_phi_reg_pp2_iter0_knn_set_0_load_118_reg_406();
    void thread_ap_phi_reg_pp2_iter0_knn_set_1_load_121_reg_385();
    void thread_ap_phi_reg_pp2_iter0_knn_set_2_load_124_reg_364();
    void thread_ap_phi_reg_pp2_iter0_knn_set_3_load_127_reg_343();
    void thread_ap_phi_reg_pp2_iter0_knn_set_4_load_130_reg_322();
    void thread_ap_phi_reg_pp2_iter0_knn_set_5_load_115_reg_427();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_knn_set_0_load();
    void thread_ap_sig_allocacmp_knn_set_1_load();
    void thread_ap_sig_allocacmp_knn_set_3_load();
    void thread_ap_sig_allocacmp_knn_set_4_load();
    void thread_dist_1_fu_946_p1();
    void thread_grp_fu_1405_p0();
    void thread_grp_fu_1405_p1();
    void thread_grp_fu_1405_p10();
    void thread_grp_fu_784_p1();
    void thread_grp_fu_784_p10();
    void thread_grp_popcount_fu_548_x_V();
    void thread_i_1_fu_637_p2();
    void thread_i_2_fu_821_p2();
    void thread_i_fu_599_p2();
    void thread_icmp_ln13_1_fu_1145_p2();
    void thread_icmp_ln13_2_fu_1171_p2();
    void thread_icmp_ln13_3_fu_1184_p2();
    void thread_icmp_ln13_4_fu_1197_p2();
    void thread_icmp_ln13_fu_1139_p2();
    void thread_icmp_ln4141_1_fu_906_p2();
    void thread_icmp_ln4141_2_fu_940_p2();
    void thread_icmp_ln4141_3_fu_809_p2();
    void thread_icmp_ln4141_fu_728_p2();
    void thread_icmp_ln4149_fu_984_p2();
    void thread_icmp_ln4454_fu_1071_p2();
    void thread_icmp_ln4456_fu_1083_p2();
    void thread_icmp_ln4463_1_fu_1224_p2();
    void thread_icmp_ln4463_2_fu_1253_p2();
    void thread_icmp_ln4463_3_fu_1268_p2();
    void thread_icmp_ln4463_fu_1218_p2();
    void thread_icmp_ln4474_1_fu_1347_p2();
    void thread_icmp_ln4474_fu_1304_p2();
    void thread_icmp_ln4479_1_fu_1353_p2();
    void thread_icmp_ln4479_fu_1310_p2();
    void thread_icmp_ln6527_fu_593_p2();
    void thread_icmp_ln6541_fu_631_p2();
    void thread_icmp_ln6610_fu_734_p2();
    void thread_icmp_ln6612_fu_746_p2();
    void thread_index_load_load_fu_589_p1();
    void thread_j_fu_1210_p2();
    void thread_label_list_2_2_fu_1359_p3();
    void thread_lhs_V_fu_689_p8();
    void thread_min_distance_list_0_fu_1202_p3();
    void thread_min_distance_list_2_3_fu_1324_p3();
    void thread_min_distance_list_2_4_fu_1339_p3();
    void thread_min_distance_list_2_5_fu_1367_p3();
    void thread_not_icmp_ln4463_fu_1237_p2();
    void thread_or_ln4141_fu_968_p2();
    void thread_phitmp_i_2_fu_1277_p3();
    void thread_rhs_V_fu_851_p1();
    void thread_select_ln13_1_fu_1164_p3();
    void thread_select_ln13_2_fu_1176_p3();
    void thread_select_ln13_3_fu_1189_p3();
    void thread_select_ln13_fu_1157_p3();
    void thread_select_ln4141_1_fu_899_p3();
    void thread_select_ln4141_2_fu_912_p3();
    void thread_select_ln4141_3_fu_933_p3();
    void thread_select_ln4141_4_fu_961_p3();
    void thread_select_ln4141_5_fu_952_p3();
    void thread_select_ln4141_6_fu_972_p3();
    void thread_select_ln4141_fu_876_p3();
    void thread_select_ln4454_fu_1151_p3();
    void thread_select_ln4463_1_fu_1246_p3();
    void thread_select_ln4463_2_fu_1288_p3();
    void thread_select_ln4463_3_fu_1089_p3();
    void thread_select_ln4463_4_fu_1125_p3();
    void thread_select_ln4463_fu_1230_p3();
    void thread_select_ln4474_2_fu_1374_p3();
    void thread_select_ln4474_3_fu_1382_p3();
    void thread_select_ln4474_fu_1331_p3();
    void thread_select_ln4479_4_fu_1390_p3();
    void thread_select_ln4479_5_fu_1398_p3();
    void thread_select_ln4479_fu_1316_p3();
    void thread_select_ln6616_1_fu_766_p3();
    void thread_select_ln6616_2_fu_803_p3();
    void thread_select_ln6616_3_fu_815_p3();
    void thread_select_ln6616_fu_752_p3();
    void thread_shl_ln1_fu_1057_p3();
    void thread_shl_ln4463_mid1_fu_1111_p3();
    void thread_shl_ln6616_mid1_fu_790_p3();
    void thread_shl_ln_fu_714_p3();
    void thread_sub_ln4463_1_fu_1119_p2();
    void thread_sub_ln4463_fu_1065_p2();
    void thread_sub_ln6616_1_fu_797_p2();
    void thread_sub_ln6616_fu_722_p2();
    void thread_tmp_2_fu_1258_p4();
    void thread_tmp_3_fu_1294_p4();
    void thread_training_set_V_address0();
    void thread_training_set_V_ce0();
    void thread_training_set_V_d0();
    void thread_training_set_V_we0();
    void thread_trunc_ln4141_1_fu_872_p1();
    void thread_trunc_ln4141_2_fu_887_p1();
    void thread_trunc_ln4141_3_fu_895_p1();
    void thread_trunc_ln4141_4_fu_921_p1();
    void thread_trunc_ln4141_5_fu_929_p1();
    void thread_trunc_ln4141_fu_864_p1();
    void thread_trunc_ln414_fu_685_p1();
    void thread_trunc_ln4463_1_fu_1107_p1();
    void thread_trunc_ln4463_2_fu_1274_p1();
    void thread_trunc_ln4463_fu_1053_p1();
    void thread_trunc_ln6616_1_fu_774_p1();
    void thread_trunc_ln6616_fu_710_p1();
    void thread_trunc_ln6616_mid2_fu_829_p4();
    void thread_zext_ln13_fu_1215_p1();
    void thread_zext_ln4132_1_fu_949_p1();
    void thread_zext_ln4141_1_fu_980_p1();
    void thread_zext_ln4141_fu_957_p1();
    void thread_zext_ln4150_1_fu_1031_p1();
    void thread_zext_ln4150_2_fu_1022_p1();
    void thread_zext_ln4150_3_fu_1013_p1();
    void thread_zext_ln4150_4_fu_1004_p1();
    void thread_zext_ln4150_5_fu_995_p1();
    void thread_zext_ln4150_fu_1040_p1();
    void thread_zext_ln4463_1_fu_1130_p1();
    void thread_zext_ln4463_2_fu_1242_p1();
    void thread_zext_ln4463_3_fu_1284_p1();
    void thread_zext_ln4463_4_fu_1103_p1();
    void thread_zext_ln4463_fu_1049_p1();
    void thread_zext_ln6530_fu_605_p1();
    void thread_zext_ln6612_fu_838_p1();
    void thread_zext_ln6615_fu_847_p1();
    void thread_zext_ln6616_1_fu_778_p1();
    void thread_zext_ln6616_fu_706_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
