#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Sep 19 17:40:36 2017
# Process ID: 3144
# Current directory: C:/Projects/srio_test/srio_test/srio_test.runs/synth_3
# Command line: vivado.exe -log srio_example_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source srio_example_test.tcl
# Log file: C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/srio_example_test.vds
# Journal file: C:/Projects/srio_test/srio_test/srio_test.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source srio_example_test.tcl -notrace
Command: synth_design -top srio_example_test -part xc7k325tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 334.305 ; gain = 124.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'srio_example_test' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:108]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (1#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/vio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'srio_response' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:103]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (2#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_rx_inst' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/fifo_generator_rx_inst_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_rx_inst' (3#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/fifo_generator_rx_inst_stub.v:6]
WARNING: [Synth 8-3848] Net axis_iotx_tvalid in module/entity srio_response does not have driver. [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:40]
WARNING: [Synth 8-3848] Net axis_iotx_tlast in module/entity srio_response does not have driver. [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:41]
WARNING: [Synth 8-3848] Net axis_iotx_tdata in module/entity srio_response does not have driver. [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:42]
WARNING: [Synth 8-3848] Net axis_iotx_tkeep in module/entity srio_response does not have driver. [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:43]
WARNING: [Synth 8-3848] Net axis_iotx_tuser in module/entity srio_response does not have driver. [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:44]
INFO: [Synth 8-256] done synthesizing module 'srio_response' (4#1) [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'axis_iorx_tuser' does not match port width (32) of module 'srio_response' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:151]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/srio_gen2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0' (5#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/realtime/srio_gen2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'srio_example_test' (6#1) [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:24]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tvalid
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tlast
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[63]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[62]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[61]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[60]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[59]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[58]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[57]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[56]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[55]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[54]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[53]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[52]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[51]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[50]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[49]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[48]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[47]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[46]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[45]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[44]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[43]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[42]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[41]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[40]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[39]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[38]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[37]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[36]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[35]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[34]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[33]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[32]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[31]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[30]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[29]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[28]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[27]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[26]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[25]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[24]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[23]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[22]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[21]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[20]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[19]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[18]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[17]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[16]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[15]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[14]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[13]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[12]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[11]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[10]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[9]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[8]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[7]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[6]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[5]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[4]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[3]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[2]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[1]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tdata[0]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[7]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[6]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[5]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[4]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[3]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[2]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[1]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tkeep[0]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[31]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[30]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[29]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[28]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[27]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[26]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[25]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[24]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[23]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[22]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[21]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[20]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[19]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[18]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[17]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[16]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[15]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[14]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[13]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[12]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[11]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[10]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[9]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[8]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[7]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iotx_tuser[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 372.000 ; gain = 162.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 372.000 ; gain = 162.613
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_generator_rx_inst' instantiated as 'srio_rx/fifo_rx_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:114]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'srio_rx/ila_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_response.v:103]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'srio_gen2_0' instantiated as 'srio_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:188]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'vio_0' instantiated as 'vio_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:108]
INFO: [Device 21-403] Loading part xc7k325tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp/vio_0_in_context.xdc] for cell 'vio_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp/vio_0_in_context.xdc] for cell 'vio_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_2/ila_0_in_context.xdc] for cell 'srio_rx/ila_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_2/ila_0_in_context.xdc] for cell 'srio_rx/ila_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_3/fifo_generator_rx_inst_in_context.xdc] for cell 'srio_rx/fifo_rx_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_3/fifo_generator_rx_inst_in_context.xdc] for cell 'srio_rx/fifo_rx_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc] for cell 'srio_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc] for cell 'srio_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/top.xdc]
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/srio_test/srio_test/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/srio_example_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/srio_example_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 656.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 656.730 ; gain = 447.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 656.730 ; gain = 447.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkn. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkn. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkp. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkp. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-3144-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for srio_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for srio_rx/fifo_rx_ip. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 656.730 ; gain = 447.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 656.730 ; gain = 447.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module srio_response 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 656.730 ; gain = 447.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/refclk_out' to pin 'srio_ip/bbstub_refclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/drpclk_out' to pin 'srio_ip/bbstub_drpclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/gt_clk_out' to pin 'srio_ip/bbstub_gt_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/gt_pcs_clk_out' to pin 'srio_ip/bbstub_gt_pcs_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/log_clk_out' to pin 'srio_ip/bbstub_log_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/phy_clk_out' to pin 'srio_ip/bbstub_phy_clk_out/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 661.559 ; gain = 452.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 671.191 ; gain = 461.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |vio_0                  |         1|
|2     |ila_0                  |         1|
|3     |fifo_generator_rx_inst |         1|
|4     |srio_gen2_0            |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |fifo_generator_rx_inst |     1|
|2     |ila_0                  |     1|
|3     |srio_gen2_0            |     1|
|4     |vio_0                  |     1|
|5     |LUT1                   |     8|
|6     |LUT4                   |     1|
|7     |LUT5                   |     1|
|8     |FDRE                   |     2|
|9     |IBUF                   |     2|
|10    |OBUF                   |     2|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   551|
|2     |  srio_rx |srio_response |    78|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 181 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 682.000 ; gain = 129.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.000 ; gain = 472.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 693.066 ; gain = 433.672
INFO: [Common 17-1381] The checkpoint 'C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/srio_example_test.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 693.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 17:41:06 2017...
