# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-o verilator-tb -sv --timing --trace-fst -timescale-override 1ns/1ps --binary --top-module testbench testbench.sv ../../provided_modules/nonsynth_clock_gen.sv ../../provided_modules/nonsynth_reset_gen.sv statemachine.sv ../../provided_modules/axis_i2s2.v ../../provided_modules/inv.sv ../../provided_modules/dff.sv ../../provided_modules/shift.sv lfsr.sv counter.sv"
S      6272   167395  1679036037   363387776  1679036037   363387776 "../../provided_modules/axis_i2s2.v"
S       922   167397  1679036037   363387776  1679036037   363387776 "../../provided_modules/dff.sv"
S       129   167400  1679036037   363387776  1679036037   363387776 "../../provided_modules/inv.sv"
S       407   167401  1679036037   363387776  1679036037   363387776 "../../provided_modules/nonsynth_clock_gen.sv"
S      3184   167402  1679036037   363387776  1679036037   363387776 "../../provided_modules/nonsynth_reset_gen.sv"
S      1337   167403  1679036037   363387776  1679036037   363387776 "../../provided_modules/shift.sv"
S  12052368   134594  1672876007    11909587  1672798791           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      2640   170711  1679272110   685391039  1679272110   677391002 "counter.sv"
S       942   167158  1679041687   648055875  1679041255   479861000 "lfsr.sv"
T      5112   170890  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench.cpp"
T      2950   170889  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench.h"
T      1789   170931  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench.mk"
T      1680   170866  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench__Syms.cpp"
T      1515   170888  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench__Syms.h"
T      6082   170928  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench__Trace__0.cpp"
T     11847   170927  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      2279   170912  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench___024root.h"
T     21949   170926  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T     10461   170923  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T      3450   170925  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T      1738   170920  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       722   170913  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench___024root__Slow.cpp"
T      1009   170929  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench__main.cpp"
T       928   170932  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench__ver.d"
T         0        0  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench__verFiles.dat"
T      1782   170930  1679276416   769745846  1679276416   769745846 "obj_dir/Vtestbench_classes.mk"
S      3349   170943  1679276411    21665606  1679276411    21665606 "statemachine.sv"
S      1031   165730  1679274707    48493541  1679274707    40493510 "testbench.sv"
