{
  "Top": "state_buffer_kernel",
  "RtlTop": "state_buffer_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "state_buffer_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvf1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "op": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<2>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "op",
          "name": "op",
          "usage": "data",
          "direction": "in"
        }]
    },
    "state": {
      "index": "1",
      "direction": "in",
      "srcType": "LPState",
      "srcSize": "96",
      "hwRefs": [{
          "type": "port",
          "interface": "state",
          "name": "state",
          "usage": "data",
          "direction": "in"
        }]
    },
    "result": {
      "index": "2",
      "direction": "inout",
      "srcType": "LPState&",
      "srcSize": "96",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_i",
          "name": "result_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "result_o",
          "name": "result_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_i_ap_vld",
          "name": "result_i_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "result_o_ap_vld",
          "name": "result_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "success": {
      "index": "3",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "success",
          "name": "success",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "success_ap_vld",
          "name": "success_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=200MHz"
    ],
    "DirectiveTcl": [
      "set_directive_top state_buffer_kernel -name state_buffer_kernel",
      "set_directive_top state_buffer_kernel -name state_buffer_kernel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "state_buffer_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "state_buffer_kernel",
    "Version": "1.0",
    "DisplayName": "State_buffer_kernel",
    "Revision": "2113667530",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_state_buffer_kernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/cpp\/StateBuffer.cpp",
      "..\/..\/cpp\/EventQueue.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/state_buffer_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/state_buffer_kernel_list_lp_heads_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/state_buffer_kernel_list_lp_sizes_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/state_buffer_kernel_list_nodes_next_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/state_buffer_kernel_list_nodes_state_lp_id_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2.vhd",
      "impl\/vhdl\/state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1.vhd",
      "impl\/vhdl\/state_buffer_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/state_buffer_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/state_buffer_kernel_list_lp_heads_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/state_buffer_kernel_list_lp_heads_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/state_buffer_kernel_list_lp_sizes_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/state_buffer_kernel_list_lp_sizes_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/state_buffer_kernel_list_nodes_next_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/state_buffer_kernel_list_nodes_next_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/state_buffer_kernel_list_nodes_state_lp_id_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/state_buffer_kernel_list_nodes_state_lp_id_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2.v",
      "impl\/verilog\/state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1.v",
      "impl\/verilog\/state_buffer_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/event_queue_kernel.protoinst",
      ".debug\/multi_linked_list_kernel.protoinst",
      ".debug\/state_buffer_kernel.protoinst",
      ".debug\/test_state_buffer.protoinst",
      ".debug\/linked_list_kernel.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "op": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "2",
      "portMap": {"op": "DATA"},
      "ports": ["op"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "op"
        }]
    },
    "state": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "96",
      "portMap": {"state": "DATA"},
      "ports": ["state"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "state"
        }]
    },
    "result_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "80",
      "portMap": {"result_i": "DATA"},
      "ports": ["result_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "result"
        }]
    },
    "result_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "80",
      "portMap": {"result_o": "DATA"},
      "ports": ["result_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "result"
        }]
    },
    "success": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"success": "DATA"},
      "ports": ["success"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "success"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "op": {
      "dir": "in",
      "width": "2"
    },
    "state": {
      "dir": "in",
      "width": "96"
    },
    "result_i": {
      "dir": "in",
      "width": "80"
    },
    "result_o": {
      "dir": "out",
      "width": "80"
    },
    "result_i_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "result_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "success": {
      "dir": "out",
      "width": "1"
    },
    "success_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "state_buffer_kernel",
      "Instances": [
        {
          "ModuleName": "state_buffer_kernel_Pipeline_VITIS_LOOP_101_2",
          "InstanceName": "grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364"
        },
        {
          "ModuleName": "state_buffer_kernel_Pipeline_VITIS_LOOP_154_1",
          "InstanceName": "grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382"
        }
      ]
    },
    "Info": {
      "state_buffer_kernel_Pipeline_VITIS_LOOP_101_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "state_buffer_kernel_Pipeline_VITIS_LOOP_154_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "state_buffer_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "state_buffer_kernel_Pipeline_VITIS_LOOP_101_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.505"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_101_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "218",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "state_buffer_kernel_Pipeline_VITIS_LOOP_154_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.249"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "173",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "203",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "state_buffer_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.505"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_95_1",
            "TripCount": "64",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "593",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1244",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-30 03:10:36 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
