{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590375189178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590375189188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 23:53:09 2020 " "Processing started: Sun May 24 23:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590375189188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590375189188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_temporizador -c circuito_temporizador " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_temporizador -c circuito_temporizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590375189188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590375189953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590375189953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_50-comportamental " "Found design unit 1: divisor_50-comportamental" {  } { { "divisor_50.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/divisor_50.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590375205494 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_50 " "Found entity 1: divisor_50" {  } { { "divisor_50.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/divisor_50.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590375205494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590375205494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_temporizador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_temporizador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_temporizador " "Found entity 1: circuito_temporizador" {  } { { "circuito_temporizador.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/circuito_temporizador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590375205497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590375205497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_60-comportamental " "Found design unit 1: divisor_60-comportamental" {  } { { "divisor_60.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/divisor_60.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590375205501 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_60 " "Found entity 1: divisor_60" {  } { { "divisor_60.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/divisor_60.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590375205501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590375205501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_12-comportamental " "Found design unit 1: divisor_12-comportamental" {  } { { "divisor_12.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/divisor_12.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590375205505 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_12 " "Found entity 1: divisor_12" {  } { { "divisor_12.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/divisor_12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590375205505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590375205505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_temporizador " "Elaborating entity \"circuito_temporizador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590375205558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_50 divisor_50:inst " "Elaborating entity \"divisor_50\" for hierarchy \"divisor_50:inst\"" {  } { { "circuito_temporizador.bdf" "inst" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/circuito_temporizador.bdf" { { 160 160 336 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590375205591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_60 divisor_60:inst1 " "Elaborating entity \"divisor_60\" for hierarchy \"divisor_60:inst1\"" {  } { { "circuito_temporizador.bdf" "inst1" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/circuito_temporizador.bdf" { { 160 392 568 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590375205594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_12 divisor_12:inst3 " "Elaborating entity \"divisor_12\" for hierarchy \"divisor_12:inst3\"" {  } { { "circuito_temporizador.bdf" "inst3" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_8/circuito_temporizador/circuito_temporizador.bdf" { { 160 848 1024 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590375205597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590375206611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590375207088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590375207088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590375207211 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590375207211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590375207211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590375207211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590375207296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 23:53:27 2020 " "Processing ended: Sun May 24 23:53:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590375207296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590375207296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590375207296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590375207296 ""}
