// Seed: 248526068
module module_0 (
    input wor id_0,
    output wire id_1,
    input tri0 id_2,
    output wor id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri id_14,
    input tri1 id_15
);
  assign id_1 = id_0;
  tri0 id_17;
  tri0 id_18;
  id_19(
      id_4
  );
  assign id_18 = id_10;
  always id_17 = -1'b0;
  assign id_13 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wire id_5,
    input wor id_6,
    output logic id_7,
    output logic id_8,
    input wor id_9,
    output supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    id_14
);
  tri id_15 = 1'b0, id_16;
  always
    if (1'h0) begin : LABEL_0
      id_8 <= -1;
    end
  always id_7 <= -1 == -1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_1,
      id_3,
      id_11,
      id_12,
      id_0,
      id_3,
      id_12,
      id_6,
      id_6,
      id_10,
      id_1,
      id_1
  );
  assign modCall_1.id_13 = 0;
  wire id_17;
  parameter id_18 = -1;
  always id_8 <= 1;
endmodule
