<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_MMR_S_VBUSP_RAWFE_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_IMAGE_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_IMAGE_CFG" offset="0x0" width="32" description="Input image width and height.">
		<bitfield id="HEIGHT" width="13" begin="28" end="16" resetval="0x0" description="image height" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="image width" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_SHADOW_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_SHADOW_CFG" offset="0x4" width="32" description="shadow configuration">
		<bitfield id="LUT3_SHDW_EN" width="1" begin="0" end="0" resetval="0x0" description="use LUT2 ram as LUT table for LUT3 processing" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_MASK_SH" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_MASK_SH" offset="0x8" width="32" description="Long frame PWL mask and shift values">
		<bitfield id="SHIFT" width="4" begin="19" end="16" resetval="0x0" description="number of right shift" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MASK" width="16" begin="15" end="0" resetval="0x0" description="mask bit pattern" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_EN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_EN" offset="0xC" width="32" description="Long frame PWL enable">
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRX12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRX12" offset="0x10" width="32" description="Long frame PWL threshold X1 and X2 - Unsigned">
		<bitfield id="THR_X2" width="16" begin="31" end="16" resetval="0x0" description="threshold X2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_X1" width="16" begin="15" end="0" resetval="0x0" description="threshold X1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRX3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRX3" offset="0x14" width="32" description="Long frame PWL threshold X3 - Unsigned">
		<bitfield id="THR_X3" width="16" begin="15" end="0" resetval="0x0" description="threshold X3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRY1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRY1" offset="0x18" width="32" description="Long frame PWL threshold Y1 - Unsigned">
		<bitfield id="THR_Y1" width="24" begin="23" end="0" resetval="0x0" description="threshold Y1" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRY2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRY2" offset="0x1C" width="32" description="Long frame PWL threshold Y2 - Unsigned">
		<bitfield id="THR_Y2" width="24" begin="23" end="0" resetval="0x0" description="threshold Y2" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRY3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_THRY3" offset="0x20" width="32" description="Long frame PWL threshold Y3 - Unsigned">
		<bitfield id="THR_Y3" width="24" begin="23" end="0" resetval="0x0" description="threshold Y3" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_SLP12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_SLP12" offset="0x24" width="32" description="Long frame PWL slope 1 and 2 - Unsigned">
		<bitfield id="SLOPE_2" width="16" begin="31" end="16" resetval="0x0" description="slope 2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLOPE_1" width="16" begin="15" end="0" resetval="0x0" description="slope 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_SLP34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_SLP34" offset="0x28" width="32" description="Long frame PWL slope 3 and 4 - Unsigned">
		<bitfield id="SLOPE_4" width="16" begin="31" end="16" resetval="0x0" description="slope 4" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLOPE_3" width="16" begin="15" end="0" resetval="0x0" description="slope 3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_SLPSH_CLIP" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_SLPSH_CLIP" offset="0x2C" width="32" description="Long frame PWL slope shift and clip">
		<bitfield id="CLIP" width="24" begin="31" end="8" resetval="0x0" description="clip value" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SLOPE_SHIFT" width="8" begin="7" end="0" resetval="0x0" description="shift value for slope, must not exceed decimal 31." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF1" offset="0x30" width="32" description="Long frame Offset 1">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST00" width="24" begin="23" end="0" resetval="0x0" description="S24, Offset at pixel 00 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF2" offset="0x34" width="32" description="Long frame  Offset 2">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST01" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 01 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF3" offset="0x38" width="32" description="Long frame  Offset 3">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST10" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 10 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF4" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_OFF4" offset="0x3C" width="32" description="Long frame  Offset 4">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST11" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 11 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_WB_gain12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_WB_gain12" offset="0x40" width="32" description="Long Frame white balance gain 1 and 2">
		<bitfield id="WB_GAIN01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_WB_gain34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_WB_gain34" offset="0x44" width="32" description="Long Frame white balance gain 3 and 4">
		<bitfield id="WB_GAIN11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_LUT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_LUT" offset="0x48" width="32" description="Long frame PWL LUT configuration">
		<bitfield id="LUT_BITS" width="5" begin="5" end="1" resetval="0x0" description="LUT input bit depth, up to 24" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="LUT_EN" width="1" begin="0" end="0" resetval="0x0" description="enable LUT based compression" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_LUTCLIP" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL1_LUTCLIP" offset="0x4C" width="32" description="Long frame PWL LUT output clip value">
		<bitfield id="LUTCLIP" width="16" begin="15" end="0" resetval="0x0" description="LUT clip value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_MASK_SH" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_MASK_SH" offset="0x50" width="32" description="Short frame PWL mask and shift values">
		<bitfield id="SHIFT" width="4" begin="19" end="16" resetval="0x0" description="number of right shift" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MASK" width="16" begin="15" end="0" resetval="0x0" description="mask bit pattern" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_EN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_EN" offset="0x54" width="32" description="Short frame PWL enable">
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRX12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRX12" offset="0x58" width="32" description="Short frame PWL threshold X1 and X2 - Unsigned">
		<bitfield id="THR_X2" width="16" begin="31" end="16" resetval="0x0" description="threshold X2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_X1" width="16" begin="15" end="0" resetval="0x0" description="threshold X1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRX3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRX3" offset="0x5C" width="32" description="Short frame PWL threshold X3 - Unsigned">
		<bitfield id="THR_X3" width="16" begin="15" end="0" resetval="0x0" description="threshold X3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRY1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRY1" offset="0x60" width="32" description="Short frame PWL threshold Y1 - Unsigned">
		<bitfield id="THR_Y1" width="24" begin="23" end="0" resetval="0x0" description="threshold Y1" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRY2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRY2" offset="0x64" width="32" description="Short frame PWL threshold Y2 - Unsigned">
		<bitfield id="THR_Y2" width="24" begin="23" end="0" resetval="0x0" description="threshold Y2" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRY3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_THRY3" offset="0x68" width="32" description="Short frame PWL threshold Y3 - Unsigned">
		<bitfield id="THR_Y3" width="24" begin="23" end="0" resetval="0x0" description="threshold Y3" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_SLP12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_SLP12" offset="0x6C" width="32" description="Short frame PWL slope 1 and 2 - Unsigned">
		<bitfield id="SLOPE_2" width="16" begin="31" end="16" resetval="0x0" description="slope 2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLOPE_1" width="16" begin="15" end="0" resetval="0x0" description="slope 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_SLP34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_SLP34" offset="0x70" width="32" description="Short frame PWL slope 3 and 4 - Unsigned">
		<bitfield id="SLOPE_4" width="16" begin="31" end="16" resetval="0x0" description="slope 4" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLOPE_3" width="16" begin="15" end="0" resetval="0x0" description="slope 3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_SLPSH_CLIP" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_SLPSH_CLIP" offset="0x74" width="32" description="Short frame PWL slope shift and clip">
		<bitfield id="CLIP" width="24" begin="31" end="8" resetval="0x0" description="clip value" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SLOPE_SHIFT" width="8" begin="7" end="0" resetval="0x0" description="shift value for slope, must not exceed decimal 31" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_LUT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_LUT" offset="0x78" width="32" description="Short frame PWL LUT configuration">
		<bitfield id="LUT_BITS" width="5" begin="5" end="1" resetval="0x0" description="LUT input bit depth, up to 24" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="LUT_EN" width="1" begin="0" end="0" resetval="0x0" description="enable LUT based compression" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_LUTCLIP" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_LUTCLIP" offset="0x7C" width="32" description="Short frame PWL LUT output clip value">
		<bitfield id="LUTCLIP" width="16" begin="15" end="0" resetval="0x0" description="LUT clip value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF1" offset="0x80" width="32" description="Short frame WB Offset 1">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST00" width="24" begin="23" end="0" resetval="0x0" description="S24, WB Offset at pixel 00 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF2" offset="0x84" width="32" description="Short frame  Offset 2">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST01" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 01 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF3" offset="0x88" width="32" description="Short frame  Offset 3">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST10" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 10 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF4" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_OFF4" offset="0x8C" width="32" description="Short frame  Offset 4">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST11" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 11 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_WB_gain12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_WB_gain12" offset="0x90" width="32" description="Short Frame white balance gain 1 and 2">
		<bitfield id="WB_GAIN01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_WB_gain34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL2_WB_gain34" offset="0x94" width="32" description="Short Frame white balance gain 3 and 4">
		<bitfield id="WB_GAIN11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_MASK_SH" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_MASK_SH" offset="0x98" width="32" description="Very short frame PWL mask and shift values">
		<bitfield id="SHIFT" width="4" begin="19" end="16" resetval="0x0" description="number of right shift" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MASK" width="16" begin="15" end="0" resetval="0x0" description="mask bit pattern" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_EN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_EN" offset="0x9C" width="32" description="Very short frame PWL enable">
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRX12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRX12" offset="0xA0" width="32" description="Very short frame PWL threshold X1 and X2 - Unsigned">
		<bitfield id="THR_X2" width="16" begin="31" end="16" resetval="0x0" description="threshold X2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THR_X1" width="16" begin="15" end="0" resetval="0x0" description="threshold X1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRX3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRX3" offset="0xA4" width="32" description="Very short frame PWL threshold X3 - Unsigned">
		<bitfield id="THR_X3" width="16" begin="15" end="0" resetval="0x0" description="threshold X3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRY1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRY1" offset="0xA8" width="32" description="Very short frame PWL threshold Y1 - Unsigned">
		<bitfield id="THR_Y1" width="24" begin="23" end="0" resetval="0x0" description="threshold Y1" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRY2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRY2" offset="0xAC" width="32" description="Very short frame PWL threshold Y2 - Unsigned">
		<bitfield id="THR_Y2" width="24" begin="23" end="0" resetval="0x0" description="threshold Y2" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRY3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_THRY3" offset="0xB0" width="32" description="Very short frame PWL threshold Y3 - Unsigned">
		<bitfield id="THR_Y3" width="24" begin="23" end="0" resetval="0x0" description="threshold Y3" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_SLP12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_SLP12" offset="0xB4" width="32" description="Very short frame PWL slope 1 and 2 - Unsigned">
		<bitfield id="SLOPE_2" width="16" begin="31" end="16" resetval="0x0" description="slope 2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLOPE_1" width="16" begin="15" end="0" resetval="0x0" description="slope 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_SLP34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_SLP34" offset="0xB8" width="32" description="Very short frame PWL slope 3 and 4 - Unsigned">
		<bitfield id="SLOPE_4" width="16" begin="31" end="16" resetval="0x0" description="slope 4" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLOPE_3" width="16" begin="15" end="0" resetval="0x0" description="slope 3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_SLPSH_CLIP" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_SLPSH_CLIP" offset="0xBC" width="32" description="Very short frame PWL slope shift and clip">
		<bitfield id="CLIP" width="24" begin="31" end="8" resetval="0x0" description="clip value" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SLOPE_SHIFT" width="8" begin="7" end="0" resetval="0x0" description="shift value for slope, must not exceed decimal 31" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_LUT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_LUT" offset="0xC0" width="32" description="Very short frame PWL LUT configuration">
		<bitfield id="LUT_BITS" width="5" begin="5" end="1" resetval="0x0" description="LUT input bit depth, up to 24" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="LUT_EN" width="1" begin="0" end="0" resetval="0x0" description="enable LUT based compression" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_LUTCLIP" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_LUTCLIP" offset="0xC4" width="32" description="Very short frame PWL LUT output clip value">
		<bitfield id="LUTCLIP" width="16" begin="15" end="0" resetval="0x0" description="LUT clip value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF1" offset="0xC8" width="32" description="Very Short frame  Offset 1">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST00" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 00 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF2" offset="0xCC" width="32" description="Very Short frame  Offset 2">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST01" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 01 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF3" offset="0xD0" width="32" description="Very Short frame  Offset 3">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST10" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 10 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF4" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_OFF4" offset="0xD4" width="32" description="Very Short frame  Offset 4">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="reserved  " range="31 - 24" rwaccess=""/> 
		<bitfield id="OFST11" width="24" begin="23" end="0" resetval="0x0" description="S24,  Offset at pixel 11 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_WB_gain12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_WB_gain12" offset="0xD8" width="32" description="Very Short Frame white balance gain 1 and 2">
		<bitfield id="WB_GAIN01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_WB_gain34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_PWL3_WB_gain34" offset="0xDC" width="32" description="Very Short Frame white balance gain 3 and 4">
		<bitfield id="WB_GAIN11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_CFG" offset="0xE0" width="32" description="First stage WDR merge configuration">
		<bitfield id="CFG_WGT_SEL" width="1" begin="14" end="14" resetval="0x0" description="Select source for weight calculation (0:long, 1: short)" range="14" rwaccess="R/W"/> 
		<bitfield id="CFG_SBIT" width="4" begin="13" end="10" resetval="0x0" description="U4, short  exposure image bit shift" range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="CFG_LBIT" width="4" begin="9" end="6" resetval="0x0" description="U4, long  exposure image bit shift" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="CFG_DST" width="5" begin="5" end="1" resetval="0x0" description="U5, down shift value after WDR merge" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="CFG_EN" width="1" begin="0" end="0" resetval="0x0" description="enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_GAIN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_GAIN" offset="0xE4" width="32" description="First stage WDR merge gain">
		<bitfield id="GSHORT" width="16" begin="31" end="16" resetval="0x0" description="U16Q15, gain for long frame" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="GLONG" width="16" begin="15" end="0" resetval="0x0" description="U16Q15, gain for short frame" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LBLK12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LBLK12" offset="0xE8" width="32" description="First stage WDR merge black level 1 and 2 for long frame">
		<bitfield id="LBK01" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for long frame at pixel 01" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LBK00" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for long frame at pixel 00" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LBLK34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LBLK34" offset="0xEC" width="32" description="First stage WDR merge black level 3 and 4 for long frame">
		<bitfield id="LBK11" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for long frame at pixel 11" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LBK10" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for long frame at pixel 10" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SBLK12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SBLK12" offset="0xF0" width="32" description="First stage WDR merge black level 1 and 2 for short frame">
		<bitfield id="SBK01" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for short frame at pixel 01" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SBK00" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for short frame at pixel 00" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SBLK34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SBLK34" offset="0xF4" width="32" description="First stage WDR merge black level 3 and 4 for short frame">
		<bitfield id="SBK11" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for short frame at pixel 11" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SBK10" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for short frame at pixel 10" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LWB12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LWB12" offset="0xF8" width="32" description="First stage WDR merge WB gain 1 and 2 for long frame">
		<bitfield id="WB01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LWB34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_LWB34" offset="0xFC" width="32" description="First stage WDR merge WB gain 3 and 4 for long frame">
		<bitfield id="WB11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SWB12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SWB12" offset="0x100" width="32" description="First stage WDR merge WB gain 1 and 2 for short frame">
		<bitfield id="WB01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SWB34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_SWB34" offset="0x104" width="32" description="First stage WDR merge WB gain 3 and 4 for short frame">
		<bitfield id="WB11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_WDRTHR_BF" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_WDRTHR_BF" offset="0x108" width="32" description="First stage WDR merge parameter WDRTHR and BF">
		<bitfield id="BF" width="16" begin="31" end="16" resetval="0x0" description="S16, bf parameter for merge" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="WDRTHR" width="16" begin="15" end="0" resetval="0x0" description="U16, WDR threshold for merge" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_AF" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_AF" offset="0x10C" width="32" description="First stage WDR merge parameter AF">
		<bitfield id="AFE" width="6" begin="21" end="16" resetval="0x0" description="U6, af_e parameter for merge" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="AFM" width="16" begin="15" end="0" resetval="0x0" description="S16, af_m parameter for merge" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_MA" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_MA" offset="0x110" width="32" description="First stage WDR merge parameter MA">
		<bitfield id="MAS" width="16" begin="31" end="16" resetval="0x0" description="U16, slope for merge MA filter" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="MAD" width="16" begin="15" end="0" resetval="0x0" description="U16, lower threshold for merge MA filter" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_CLIP_SFT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG1_CLIP_SFT" offset="0x114" width="32" description="First stage WDR merge clip value and shift before weight block">
		<bitfield id="WTSFT" width="3" begin="22" end="20" resetval="0x0" description="U3, shift before weight block" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="CLIP" width="20" begin="19" end="0" resetval="0x0" description="U20, output clip value. It is a software restriction to always ensure that the clipped value is a 16-bit number for first wdr stage." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_CFG" offset="0x118" width="32" description="Second stage WDR merge configuration">
		<bitfield id="CFG_WGT_SEL" width="1" begin="14" end="14" resetval="0x0" description="Select source for weight calculation (0:long, 1: short)" range="14" rwaccess="R/W"/> 
		<bitfield id="CFG_SBIT" width="4" begin="13" end="10" resetval="0x0" description="U4, short  exposure image bit shift" range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="CFG_LBIT" width="4" begin="9" end="6" resetval="0x0" description="U4, long  exposure image bit shift" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="CFG_DST" width="5" begin="5" end="1" resetval="0x0" description="U5, down shift value after WDR merge" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="CFG_EN" width="1" begin="0" end="0" resetval="0x0" description="enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_GAIN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_GAIN" offset="0x11C" width="32" description="Second stage WDR merge gain">
		<bitfield id="GSHORT" width="16" begin="31" end="16" resetval="0x0" description="U16Q15, gain for long frame" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="GLONG" width="16" begin="15" end="0" resetval="0x0" description="U16Q15, gain for short frame" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LBLK12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LBLK12" offset="0x120" width="32" description="Second stage WDR merge black level 1 and 2 for long frame">
		<bitfield id="LBK01" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for long frame at pixel 01" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LBK00" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for long frame at pixel 00" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LBLK34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LBLK34" offset="0x124" width="32" description="Second stage WDR merge black level 3 and 4 for long frame">
		<bitfield id="LBK11" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for long frame at pixel 11" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LBK10" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for long frame at pixel 10" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SBLK12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SBLK12" offset="0x128" width="32" description="Second stage WDR merge black level 1 and 2 for short frame">
		<bitfield id="SBK01" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for short frame at pixel 01" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SBK00" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for short frame at pixel 00" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SBLK34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SBLK34" offset="0x12C" width="32" description="Second stage WDR merge black level 3 and 4 for short frame">
		<bitfield id="SBK11" width="12" begin="27" end="16" resetval="0x0" description="U12, black level for short frame at pixel 11" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SBK10" width="12" begin="11" end="0" resetval="0x0" description="U12, black level for short frame at pixel 10" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LWB12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LWB12" offset="0x130" width="32" description="Second stage WDR merge WB gain 1 and 2 for long frame">
		<bitfield id="WB01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LWB34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_LWB34" offset="0x134" width="32" description="Second stage WDR merge WB gain 3 and 4 for long frame">
		<bitfield id="WB11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for long frame at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SWB12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SWB12" offset="0x138" width="32" description="Second stage WDR merge WB gain 1 and 2 for short frame">
		<bitfield id="WB01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SWB34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_SWB34" offset="0x13C" width="32" description="Second stage WDR merge WB gain 3 and 4 for short frame">
		<bitfield id="WB11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain for short frame at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_WDRTHR_BF" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_WDRTHR_BF" offset="0x140" width="32" description="Second stage WDR merge parameter WDRTHR and BF">
		<bitfield id="BF" width="16" begin="31" end="16" resetval="0x0" description="S16, bf parameter for merge" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="WDRTHR" width="16" begin="15" end="0" resetval="0x0" description="U16, WDR threshold for merge" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_AF" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_AF" offset="0x144" width="32" description="Second stage WDR merge parameter AF">
		<bitfield id="AFE" width="6" begin="21" end="16" resetval="0x0" description="U6, af_e parameter for merge" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="AFM" width="16" begin="15" end="0" resetval="0x0" description="S16, af_m parameter for merge" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_MA" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_MA" offset="0x148" width="32" description="Second stage WDR merge parameter MA">
		<bitfield id="MAS" width="16" begin="31" end="16" resetval="0x0" description="U16, slope for merge MA filter" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="MAD" width="16" begin="15" end="0" resetval="0x0" description="U16, lower threshold for merge MA filter" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_CLIP_SFT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WDRMRG2_CLIP_SFT" offset="0x14C" width="32" description="Second stage WDR merge clip value and shift before weight block">
		<bitfield id="WTSFT" width="3" begin="22" end="20" resetval="0x0" description="U3, shift before weight block" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="CLIP" width="20" begin="19" end="0" resetval="0x0" description="U20, output clip value" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_MRGLUT_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_MRGLUT_CFG" offset="0x150" width="32" description="Merge LUT configuration">
		<bitfield id="CLIP" width="16" begin="31" end="16" resetval="0x0" description="U16, LUT output clip" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="BITS" width="5" begin="5" end="1" resetval="0x0" description="U5, LUT input bit depth, up to 24" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="LUT enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LUTDPC_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LUTDPC_CFG" offset="0x154" width="32" description="LUTDPC configuration">
		<bitfield id="SIZE" width="8" begin="9" end="2" resetval="0x0" description="U8, number of LUT entires - 1" range="9 - 2" rwaccess="R/W"/> 
		<bitfield id="SEL" width="1" begin="1" end="1" resetval="0x0" description="replace with black (0)  or white (1)" range="1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="LUTDPC enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_EN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_EN" offset="0x158" width="32" description="OTFDPC enable">
		<bitfield id="LUT_MAP" width="4" begin="7" end="4" resetval="0x0" description="OTF DPC THREHOLD LUT SELECTION MAPPING for 4 color channels. 0:red, 1: green, 2: blue, 3: IR. When LUT_MAP[i]=1, LUT2 threshold will be used for the color i,when LUT_MAP[i]=0, LUT1 threshold will be used for the color i." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DETECT_ONLY" width="1" begin="3" end="3" resetval="0x0" description="OTF DPC DETECTION ONLY CFG. 0: both detection and correction, 1: only detection but not correction" range="3" rwaccess="R/W"/> 
		<bitfield id="STATS_CFG" width="2" begin="2" end="1" resetval="0x0" description="OTF DPC STATS UPDATE CFG, 0: no update, 1: update to lower 1024 entries, 2: update to higher 1024 entries, 3: reserved" range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="OTF DPC enable. 0: disable OTF DPC (none of the other fields in OTFDPC_EN is used), 1: enable OTF DPC" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP1" offset="0x15C" width="32" description="OTFDPC threshold and slope 1">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 1" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP2" offset="0x160" width="32" description="OTFDPC threshold and slope 2">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 2" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP3" offset="0x164" width="32" description="OTFDPC threshold and slope 3">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 3" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP4" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP4" offset="0x168" width="32" description="OTFDPC threshold and slope 4">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 4" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 4" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP5" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP5" offset="0x16C" width="32" description="OTFDPC threshold and slope 5">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 5" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 5" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP6" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP6" offset="0x170" width="32" description="OTFDPC threshold and slope 6">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 6" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 6" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP7" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP7" offset="0x174" width="32" description="OTFDPC threshold and slope 7">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 7" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 7" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP8" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRSLP8" offset="0x178" width="32" description="OTFDPC threshold and slope 8">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope at x-position 8" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold at x-position 8" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LSC_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LSC_CFG" offset="0x17C" width="32" description="LSC configuration">
		<bitfield id="DISABLE_LUT_CFG_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable/disable lut_cfg_err interrupt.  0: lut_cfg_err interrupt is enabled, 1: lut_cfg_err interrupt is disabled to allow SW to reconfig currently unused upper or lower 4 channels of LUT for dual 4 channel support. " range="16" rwaccess="R/W"/> 
		<bitfield id="CHN_MODE" width="2" begin="11" end="10" resetval="0x0" description="LSC color channel mode, 0: legacy 4 channel mode, 1: new 4 channel mode (LUT is specified for grid corner for all colors), 2: 8 channel mode, 3: reserved" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="GAIN_FORMAT" width="3" begin="9" end="7" resetval="0x0" description="LSC LUT gain format, 0:Q8, 1:Q8+1, 2:Q7, 3:Q7+1, 4:Q6, 5:Q6+1, 6:Q5, 7:Q5+1" range="9 - 7" rwaccess="R/W"/> 
		<bitfield id="MODE_N" width="3" begin="6" end="4" resetval="0x0" description="vertical LSC LUT downsampling, 3:8x, 4:16x, 5:32x, 6:64x, 7:128x" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="MODE_M" width="3" begin="3" end="1" resetval="0x0" description="horizontal LSC LUT downsampling, 3:8x, 4:16x, 5:32x, 6:64x, 7:128x" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="LSC enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_offset12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_offset12" offset="0x180" width="32" description="WB2 white balance offset 1 and 2">
		<bitfield id="WB_OFST01" width="16" begin="31" end="16" resetval="0x0" description="S16, WB offset at pixel 01" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_OFST00" width="16" begin="15" end="0" resetval="0x0" description="S16, WB offset at pixel 00" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_offset34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_offset34" offset="0x184" width="32" description="WB2 white balance offset 3 and 4">
		<bitfield id="WB_OFST11" width="16" begin="31" end="16" resetval="0x0" description="S16, WB offset at pixel 11" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_OFST10" width="16" begin="15" end="0" resetval="0x0" description="S16, WB offset at pixel 10" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_gain12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_gain12" offset="0x188" width="32" description="WB2 white balance gain 1 and 2">
		<bitfield id="WB_GAIN01" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 01" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN00" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 00" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_gain34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_WB2_gain34" offset="0x18C" width="32" description="WB2 white balance gain 3 and 4">
		<bitfield id="WB_GAIN11" width="13" begin="28" end="16" resetval="0x0" description="U13Q9, WB gain at pixel 11" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WB_GAIN10" width="13" begin="12" end="0" resetval="0x0" description="U13Q9, WB gain at pixel 10" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_H3AMUX_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_H3AMUX_CFG" offset="0x190" width="32" description="H3A MUX configuration">
		<bitfield id="PCIDSEL" width="1" begin="8" end="8" resetval="0x0" description="H3A input PCID selection, 0: RAWFE selection, 1: PCID selection" range="8" rwaccess="R/W"/> 
		<bitfield id="SHIFT" width="4" begin="5" end="2" resetval="0x0" description="U8, number of right shift, from 0 to 14" range="5 - 2" rwaccess="R/W"/> 
		<bitfield id="SEL" width="2" begin="1" end="0" resetval="0x0" description="H3A input selection, 0: long frame, 1: short frame, 2: very short frame, 3: LSC output" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_H3ALUT_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_H3ALUT_CFG" offset="0x194" width="32" description="H3A LUT configuration">
		<bitfield id="CLIP" width="10" begin="25" end="16" resetval="0x0" description="U10, LUT output clip value" range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="BITS" width="5" begin="5" end="1" resetval="0x0" description="U5, LUT input bit depth, up to 24" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="LUT enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_RAWFE_INT_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_RAWFE_INT_STAT" offset="0x198" width="32" description="status/clear register for rawfe interrupts">
		<bitfield id="DPC_STATS_READ_ERR" width="1" begin="10" end="10" resetval="0x0" description="status/clear for DPC stats read error. This is set when reading by SW to DPC stats is started but the last valid stats entry is not read  by the end of next frame. write 1 to clear event status, write of 0 has no affect" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="LSC_CFG_ERR" width="1" begin="9" end="9" resetval="0x0" description="status/clear for lsc config error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="DPC_LINE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="status/clear for dpc line config error. This is set when a write occurs in the middle of frame processing or read that would contend for memory access by HW. This results in data corruption for the frame. When a read to a dpc line memory is not contending with internal HW access, dpc line config error is not set.  Write 1 to clear event status, write of 0 has no affect" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="DPC_LUT_CFG_ERR" width="1" begin="7" end="7" resetval="0x0" description="status/clear for dpc lut configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="H3A_ACCM_CFG_ERR" width="1" begin="6" end="6" resetval="0x0" description="status/clear for h3a accum configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="H3A_LINE_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="status/clear for h3a line configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="H3A_LUT_CFG_ERR" width="1" begin="4" end="4" resetval="0x0" description="status/clear for h3a lut configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="WDR_LUT_CFG_ERR" width="1" begin="3" end="3" resetval="0x0" description="status/clear for wdr lut configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="LUT3_CFG_ERR" width="1" begin="2" end="2" resetval="0x0" description="status/clear for lut3 configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="LUT2_CFG_ERR" width="1" begin="1" end="1" resetval="0x0" description="status/clear for lut2 configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="LUT1_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="status/clear for lut1 configuration error. This is set when a write or read occurs in the middle of frame processing. This results in data corruption for the frame. write 1 to clear event status, write of 0 has no affect" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_CTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_CTL" offset="0x200" width="32" description="debug event and control register">
		<bitfield id="DPC_LINE_SEL" width="3" begin="14" end="12" resetval="0x0" description="select for which dpc line ram to read on debug interface" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PIPE_ADV_EN_EVENT" width="1" begin="11" end="11" resetval="0x0" description="enable for pixal pipe line advanced" range="11" rwaccess="R/W"/> 
		<bitfield id="DPC_OTF_CORR_EN_EVENT" width="1" begin="10" end="10" resetval="0x0" description="enable for dpc otf corrected a pixel" range="10" rwaccess="R/W"/> 
		<bitfield id="LSE_INTF_STALL_EN_EVENT" width="1" begin="9" end="9" resetval="0x0" description="enable for lse slave port stalled by rawfe" range="9" rwaccess="R/W"/> 
		<bitfield id="LSE_MST_STALL_EN_EVENT" width="1" begin="8" end="8" resetval="0x0" description="enable for lse maaster port stalled on H3A out I/F" range="8" rwaccess="R/W"/> 
		<bitfield id="LSE_SLV_STALL_EN_EVENT" width="1" begin="7" end="7" resetval="0x0" description="enable for lse not sending data in frame on pixel I/F" range="7" rwaccess="R/W"/> 
		<bitfield id="HE_EN_EVENT" width="1" begin="6" end="6" resetval="0x0" description="enable for horizantal end" range="6" rwaccess="R/W"/> 
		<bitfield id="HS_EN_EVENT" width="1" begin="5" end="5" resetval="0x0" description="enable for horizantal start" range="5" rwaccess="R/W"/> 
		<bitfield id="VE_EN_EVENT" width="1" begin="4" end="4" resetval="0x0" description="enable for verticle end" range="4" rwaccess="R/W"/> 
		<bitfield id="VS_EN_EVENT" width="1" begin="3" end="3" resetval="0x0" description="enable for verticle start" range="3" rwaccess="R/W"/> 
		<bitfield id="X_Y_EN_EVENT" width="1" begin="2" end="2" resetval="0x0" description="enable for x,y position match event; Only generates event, no halt" range="2" rwaccess="R/W"/> 
		<bitfield id="X_Y_EN_HALT" width="1" begin="1" end="1" resetval="0x0" description="enable for x,y position match halt; Halts Pipe, clear this bit to resume. Only way to resume is to clear this bit back to 0. You would need to clear the status bit after clearing this bit." range="1" rwaccess="R/W"/> 
		<bitfield id="DBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug features, set to '0' to disable all events" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_HWBP" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_HWBP" offset="0x204" width="32" description="x,y event for event matching">
		<bitfield id="Y_POS" width="13" begin="28" end="16" resetval="0x0" description="pixel y position. Can not use 0 as a valid position." range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="X_POS" width="13" begin="12" end="0" resetval="0x0" description="pixel x position. Can not use 0 as a valid position." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT1" offset="0x208" width="32" description="status/clear register for debug events">
		<bitfield id="PIPE_ADV_EVENT" width="1" begin="11" end="11" resetval="0x0" description="status/clear for pixal pipe line advanced" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="DPC_OTF_CORR_EVENT" width="1" begin="10" end="10" resetval="0x0" description="status/clear for dpc otf corrected a pixel. write 1 to clear event status, write of 0 has no affect" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="LSE_INTF_STALL_EVENT" width="1" begin="9" end="9" resetval="0x0" description="status/clear for lse slave port stalled by rawfe. write 1 to clear event status, write of 0 has no affect" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="LSE_MST_STALL_EVENT" width="1" begin="8" end="8" resetval="0x0" description="status/clear for lse maaster port stalled. write 1 to clear event status, write of 0 has no affect" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="LSE_SLV_STALL_EVENT" width="1" begin="7" end="7" resetval="0x0" description="status/clear for lse not sending data in frame. write 1 to clear event status, write of 0 has no affect" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="HE_EVENT" width="1" begin="6" end="6" resetval="0x0" description="status/clear for horizantal end. write 1 to clear event status, write of 0 has no affect" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="HS_EVENT" width="1" begin="5" end="5" resetval="0x0" description="status/clear for horizantal start. write 1 to clear event status, write of 0 has no affect" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VE_EVENT" width="1" begin="4" end="4" resetval="0x0" description="status/clear for verticle end. write 1 to clear event status, write of 0 has no affect" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VS_EVENT" width="1" begin="3" end="3" resetval="0x0" description="status/clear for verticle start. write 1 to clear event status, write of 0 has no affect" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="X_Y_EVENT" width="1" begin="2" end="2" resetval="0x0" description="status/clear for x,y position match event. write 1 to clear event status, write of 0 has no affect" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="X_Y_HALT" width="1" begin="1" end="1" resetval="0x0" description="status/clear for x,y position match halt. write 1 to clear event status, write of 0 has no affect" range="1" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT2" offset="0x20C" width="32" description="current x,y position in frame">
		<bitfield id="Y_POS" width="13" begin="28" end="16" resetval="0x0" description="current y position" range="28 - 16" rwaccess="R"/> 
		<bitfield id="X_POS" width="13" begin="12" end="0" resetval="0x0" description="current x position" range="12 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT3" offset="0x210" width="32" description="internal state status">
		<bitfield id="DPC_MIRROR_STAT" width="30" begin="31" end="2" resetval="0x603979776" description="dpc mirror status" range="31 - 2" rwaccess="R"/> 
		<bitfield id="DPC_LINE_RAM_CTL" width="2" begin="1" end="0" resetval="0x0" description="ram control for understanding the phase of DPC line rams circular buffer for debug reads (limited to line ram 0-3 for legacy mode use only)" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT4" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_DBG_STAT4" offset="0x214" width="32" description="internal state status">
		<bitfield id="LSC_DBG_STAT" width="32" begin="31" end="0" resetval="0x0" description="lsc state machine" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_CFA_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_CFA_CFG" offset="0x220" width="32" description="CFA cfg register">
		<bitfield id="PHASE" width="3" begin="4" end="2" resetval="0x0" description="CFA color phase, specifies first red pixel position in first 4x2 pixel array in a frame" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="CFA pattern mode,  0: Legacy 2x2 RGB, 1:Enhanced 2x2 RGB, 2: 4x4 RGBIR, 3: reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX12" offset="0x224" width="32" description="OTFDPC threshold 1 and 2 x-position">
		<bitfield id="THRX2" width="16" begin="31" end="16" resetval="0x512" description="U16, threshold 2 x-position. THRX2 > THRX1" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold 1 x-position. THRX1 should be only set to 0. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX34" offset="0x228" width="32" description="OTFDPC threshold 3 and 4 x-position">
		<bitfield id="THRX4" width="16" begin="31" end="16" resetval="0x2048" description="U16, threshold 4 x-position. THRX4 > THRX3" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX3" width="16" begin="15" end="0" resetval="0x1024" description="U16, threshold 3 x-position. THRX3 > THRX2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX56" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX56" offset="0x22C" width="32" description="OTFDPC threshold 5 and 6 x-position">
		<bitfield id="THRX6" width="16" begin="31" end="16" resetval="0x8192" description="U16, threshold 6 x-position. THRX6 > THRX5" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX5" width="16" begin="15" end="0" resetval="0x4096" description="U16, threshold 5 x-position. THRX5 > THRX4" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX78" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_THRX78" offset="0x230" width="32" description="OTFDPC threshold 7 and 8 x-position">
		<bitfield id="THRX8" width="16" begin="31" end="16" resetval="0x32768" description="U16, threshold 8 x-position. THRX8 > THRX7" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX7" width="16" begin="15" end="0" resetval="0x16384" description="U16, threshold 7 x-position. THRX7 > THRX6" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP1" offset="0x234" width="32" description="OTFDPC LUT2 threshold and slope 1">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP2" offset="0x238" width="32" description="OTFDPC LUT2 threshold and slope 2">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP3" offset="0x23C" width="32" description="OTFDPC LUT2 threshold and slope 3">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP4" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP4" offset="0x240" width="32" description="OTFDPC LUT2 threshold and slope 4">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP5" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP5" offset="0x244" width="32" description="OTFDPC LUT2 threshold and slope 5">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP6" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP6" offset="0x248" width="32" description="OTFDPC LUT2 threshold and slope 6">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP7" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP7" offset="0x24C" width="32" description="OTFDPC LUT2 threshold and slope 7">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP8" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRSLP8" offset="0x250" width="32" description="OTFDPC LUT2 threshold and slope 8">
		<bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x0" description="S12Q8, slope" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="THR1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX12" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX12" offset="0x254" width="32" description="OTFDPC LUT2 threshold 1 and 2 x-position">
		<bitfield id="THRX2" width="16" begin="31" end="16" resetval="0x512" description="U16, threshold 2 x-position. THRX2 > ThRX1" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX1" width="16" begin="15" end="0" resetval="0x0" description="U16, threshold 1 x-position. THRX1 should always be set to 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX34" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX34" offset="0x258" width="32" description="OTFDPC LUT2 threshold 3 and 4 x-position">
		<bitfield id="THRX4" width="16" begin="31" end="16" resetval="0x2048" description="U16, threshold 4 x-position. THRX4 > ThRX3" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX3" width="16" begin="15" end="0" resetval="0x1024" description="U16, threshold 3 x-position. THRX3 > ThRX2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX56" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX56" offset="0x25C" width="32" description="OTFDPC LUT2 threshold 5 and 6 x-position">
		<bitfield id="THRX6" width="16" begin="31" end="16" resetval="0x8192" description="U16, threshold 6 x-position. THRX6 > ThRX5" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX5" width="16" begin="15" end="0" resetval="0x4096" description="U16, threshold 5 x-position. THRX5 > ThRX4" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX78" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_LUT2_THRX78" offset="0x260" width="32" description="OTFDPC LUT2 threshold 7 and 8 x-position">
		<bitfield id="THRX8" width="16" begin="31" end="16" resetval="0x32768" description="U16, threshold 8 x-position. THRX8 > ThRX7" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="THRX7" width="16" begin="15" end="0" resetval="0x16384" description="U16, threshold 7 x-position. THRX7 > ThRX6" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_COUNT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_OTFDPC_COUNT" offset="0x264" width="32" description="OTFDPC detected defect pixel count">
		<bitfield id="COUNT" width="16" begin="15" end="0" resetval="0x0" description="U16, OTF detected defect pixel count. Saturated to 65535" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LSC_LUT_MAP07" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LSC_LUT_MAP07" offset="0x268" width="32" description="LSC LUT MAP 0 to 7 define which LUT to use for the first 8 color channels in 4x4 pattern. Color channel 0 corresponds to the first pixel in a 4x4">
		<bitfield id="MAP7" width="3" begin="23" end="21" resetval="0x0" description="U3, LSC LUT MAP for color channel 7" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="MAP6" width="3" begin="20" end="18" resetval="0x0" description="U3, LSC LUT MAP for color channel 6" range="20 - 18" rwaccess="R/W"/> 
		<bitfield id="MAP5" width="3" begin="17" end="15" resetval="0x0" description="U3, LSC LUT MAP for color channel 5" range="17 - 15" rwaccess="R/W"/> 
		<bitfield id="MAP4" width="3" begin="14" end="12" resetval="0x0" description="U3, LSC LUT MAP for color channel 4" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="MAP3" width="3" begin="11" end="9" resetval="0x0" description="U3, LSC LUT MAP for color channel 3" range="11 - 9" rwaccess="R/W"/> 
		<bitfield id="MAP2" width="3" begin="8" end="6" resetval="0x0" description="U3, LSC LUT MAP for color channel 2" range="8 - 6" rwaccess="R/W"/> 
		<bitfield id="MAP1" width="3" begin="5" end="3" resetval="0x0" description="U3, LSC LUT MAP for color channel 1" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="MAP0" width="3" begin="2" end="0" resetval="0x0" description="U3, LSC LUT MAP for color channel 0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LSC_LUT_MAP815" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__MMR__S_VBUSP__RAWFE_CFG_LSC_LUT_MAP815" offset="0x26C" width="32" description="LSC LUT MAP 8 to 15 define which LUT to use for the 2nd 8 color channels in 4x4 pattern. Color channel 8 corresponds to the 8th pixel in a 4x4">
		<bitfield id="MAP15" width="3" begin="23" end="21" resetval="0x0" description="U3, LSC LUT MAP for color channel 15" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="MAP14" width="3" begin="20" end="18" resetval="0x0" description="U3, LSC LUT MAP for color channel 14" range="20 - 18" rwaccess="R/W"/> 
		<bitfield id="MAP13" width="3" begin="17" end="15" resetval="0x0" description="U3, LSC LUT MAP for color channel 13" range="17 - 15" rwaccess="R/W"/> 
		<bitfield id="MAP12" width="3" begin="14" end="12" resetval="0x0" description="U3, LSC LUT MAP for color channel 12" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="MAP11" width="3" begin="11" end="9" resetval="0x0" description="U3, LSC LUT MAP for color channel 11" range="11 - 9" rwaccess="R/W"/> 
		<bitfield id="MAP10" width="3" begin="8" end="6" resetval="0x0" description="U3, LSC LUT MAP for color channel 10" range="8 - 6" rwaccess="R/W"/> 
		<bitfield id="MAP9" width="3" begin="5" end="3" resetval="0x0" description="U3, LSC LUT MAP for color channel 9" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="MAP8" width="3" begin="2" end="0" resetval="0x0" description="U3, LSC LUT MAP for color channel 8" range="2 - 0" rwaccess="R/W"/>
	</register>
</module>