INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization opened at Wed Aug 19 09:54:44 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.158 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.226 sec.
Command     ap_source done; 0.231 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.112 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.316 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.93 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.245 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/lenet.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/lenet.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted src/lenet.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Program_Files/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "src/lenet.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp" 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E src/lenet.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp
Command       clang done; 8.404 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.851 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Program_Files/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp"  -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/useless.bc
Command       clang done; 4.73 sec.
INFO-FLOW: Done: GCC PP time: 21 seconds per iteration
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Command         ap_source done; 0.391 sec.
Command       ap_source done; 0.42 sec.
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp std=gnu++98 -directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/.systemc_flag -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.657 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp std=gnu++98 -directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/all.directive.json -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.05 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/xilinx-dataflow-lawyer.lenet.pp.0.cpp.diag.yml D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/xilinx-dataflow-lawyer.lenet.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/xilinx-dataflow-lawyer.lenet.pp.0.cpp.err.log 
Command       ap_eval done; 5.865 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/tidy-3.1.lenet.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/tidy-3.1.lenet.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/tidy-3.1.lenet.pp.0.cpp.err.log 
Command         ap_eval done; 6.663 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/xilinx-legacy-rewriter.lenet.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/xilinx-legacy-rewriter.lenet.pp.0.cpp.err.log 
Command         ap_eval done; 3.378 sec.
Command       tidy_31 done; 10.115 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 22 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.933 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.bc" 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.bc
Command       clang done; 4.253 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/lenet.g.bc -hls-opt -except-internalize Lenet_HLS -LD:/Program_Files/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g 
Command       llvm-ld done; 10.19 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:15 . Memory (MB): peak = 205.688 ; gain = 115.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:15 . Memory (MB): peak = 205.688 ; gain = 115.180
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.pp.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.909 sec.
Execute         llvm-ld D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Program_Files/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.13 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Lenet_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.0.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 36.459 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:01:53 . Memory (MB): peak = 356.883 ; gain = 266.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.1.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'relu' into 'Conv1_Cal' (src/lenet.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'Conv2_Cal' (src/lenet.cpp:154) automatically.
INFO: [XFORM 203-602] Inlining function 'Biggest_Element' into 'Lenet_HLS' (src/lenet.cpp:258) automatically.
Command         transform done; 0.607 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.2.prechk.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] src/lenet.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:01:54 . Memory (MB): peak = 356.883 ; gain = 266.375
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.g.1.bc to D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.o.1.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_layer.data.V' (src/lenet.cpp:226).
INFO: [XFORM 203-102] Partitioning array 'conv1.V' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'Conv1_Cal' (src/lenet.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'Conv2_Cal' (src/lenet.cpp:154) automatically.
INFO: [XFORM 203-602] Inlining function 'Biggest_Element' into 'Lenet_HLS' (src/lenet.cpp:258) automatically.
Command         transform done; 1.773 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.o.1.tmp.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:50:5) to (src/lenet.cpp:50:5) in function 'my_tanh'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:51:10) to (src/lenet.cpp:51:10) in function 'my_tanh'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:245:25) to (src/lenet.cpp:245:20) in function 'Lenet_HLS'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:193:31) to (src/lenet.cpp:194:23) in function 'Fullc2_Cal'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:180:79) to (src/lenet.cpp:181:23) in function 'Fullc1_Cal'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:137:57) to (src/lenet.cpp:138:29) in function 'Conv2_Cal'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:140:58) to (src/lenet.cpp:140:58) in function 'Conv2_Cal'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:154:13) to (src/lenet.cpp:153:38) in function 'Conv2_Cal'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:79:53) to (src/lenet.cpp:80:25) in function 'Conv1_Cal'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:82:54) to (src/lenet.cpp:82:54) in function 'Conv1_Cal'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/lenet.cpp:95:13) to (src/lenet.cpp:94:37) in function 'Conv1_Cal'... converting 5 basic blocks.
Command         transform done; 0.835 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:57 . Memory (MB): peak = 356.883 ; gain = 266.375
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.o.2.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'layer5.V' (src/lenet.cpp:169:41)
INFO: [HLS 200-472] Inferring partial write operation for 'layer3.V' (src/lenet.cpp:110:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf.data.V' (src/lenet.cpp:234:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1.V' (src/lenet.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten3.V' (src/lenet.cpp:191:6)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten3.V' (src/lenet.cpp:194:23)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten3.V' (src/lenet.cpp:194:23)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten3.V' (src/lenet.cpp:194:23)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten2.V' (src/lenet.cpp:178:6)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten2.V' (src/lenet.cpp:181:23)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten2.V' (src/lenet.cpp:181:23)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten2.V' (src/lenet.cpp:181:23)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten2.V' (src/lenet.cpp:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten1.V' (src/lenet.cpp:219:17)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4.V' (src/lenet.cpp:137:57)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4.V' (src/lenet.cpp:140:58)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4.V' (src/lenet.cpp:140:58)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4.V' (src/lenet.cpp:140:58)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4.V' (src/lenet.cpp:154:38)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2.V' (src/lenet.cpp:79:53)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2.V' (src/lenet.cpp:82:54)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2.V' (src/lenet.cpp:82:54)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2.V' (src/lenet.cpp:82:54)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2.V' (src/lenet.cpp:95:38)
Command         transform done; 2.01 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:59 . Memory (MB): peak = 407.402 ; gain = 316.895
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 43.896 sec.
Command     elaborate done; 115.538 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Lenet_HLS' ...
Execute       ap_set_top_model Lenet_HLS 
Execute       get_model_list Lenet_HLS -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Lenet_HLS 
Execute       preproc_iomode -model Fullc2_Cal 
Execute       preproc_iomode -model Fullc1_Cal 
Execute       preproc_iomode -model my_tanh 
Execute       preproc_iomode -model Flatten_Layer 
Execute       preproc_iomode -model Pool2_Cal 
Execute       preproc_iomode -model Conv2_Cal 
Execute       preproc_iomode -model Pool1_Cal 
Execute       preproc_iomode -model Conv1_Cal 
Execute       get_model_list Lenet_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS
INFO-FLOW: Configuring Module : Conv1_Cal ...
Execute       set_default_model Conv1_Cal 
Execute       apply_spec_resource_limit Conv1_Cal 
INFO-FLOW: Configuring Module : Pool1_Cal ...
Execute       set_default_model Pool1_Cal 
Execute       apply_spec_resource_limit Pool1_Cal 
INFO-FLOW: Configuring Module : Conv2_Cal ...
Execute       set_default_model Conv2_Cal 
Execute       apply_spec_resource_limit Conv2_Cal 
INFO-FLOW: Configuring Module : Pool2_Cal ...
Execute       set_default_model Pool2_Cal 
Execute       apply_spec_resource_limit Pool2_Cal 
INFO-FLOW: Configuring Module : Flatten_Layer ...
Execute       set_default_model Flatten_Layer 
Execute       apply_spec_resource_limit Flatten_Layer 
INFO-FLOW: Configuring Module : my_tanh ...
Execute       set_default_model my_tanh 
Execute       apply_spec_resource_limit my_tanh 
INFO-FLOW: Configuring Module : Fullc1_Cal ...
Execute       set_default_model Fullc1_Cal 
Execute       apply_spec_resource_limit Fullc1_Cal 
INFO-FLOW: Configuring Module : Fullc2_Cal ...
Execute       set_default_model Fullc2_Cal 
Execute       apply_spec_resource_limit Fullc2_Cal 
INFO-FLOW: Configuring Module : Lenet_HLS ...
Execute       set_default_model Lenet_HLS 
Execute       apply_spec_resource_limit Lenet_HLS 
INFO-FLOW: Model list for preprocess: Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS
INFO-FLOW: Preprocessing Module: Conv1_Cal ...
Execute       set_default_model Conv1_Cal 
Execute       cdfg_preprocess -model Conv1_Cal 
Execute       rtl_gen_preprocess Conv1_Cal 
INFO-FLOW: Preprocessing Module: Pool1_Cal ...
Execute       set_default_model Pool1_Cal 
Execute       cdfg_preprocess -model Pool1_Cal 
Execute       rtl_gen_preprocess Pool1_Cal 
INFO-FLOW: Preprocessing Module: Conv2_Cal ...
Execute       set_default_model Conv2_Cal 
Execute       cdfg_preprocess -model Conv2_Cal 
Execute       rtl_gen_preprocess Conv2_Cal 
INFO-FLOW: Preprocessing Module: Pool2_Cal ...
Execute       set_default_model Pool2_Cal 
Execute       cdfg_preprocess -model Pool2_Cal 
Execute       rtl_gen_preprocess Pool2_Cal 
INFO-FLOW: Preprocessing Module: Flatten_Layer ...
Execute       set_default_model Flatten_Layer 
Execute       cdfg_preprocess -model Flatten_Layer 
Execute       rtl_gen_preprocess Flatten_Layer 
INFO-FLOW: Preprocessing Module: my_tanh ...
Execute       set_default_model my_tanh 
Execute       cdfg_preprocess -model my_tanh 
Execute       rtl_gen_preprocess my_tanh 
INFO-FLOW: Preprocessing Module: Fullc1_Cal ...
Execute       set_default_model Fullc1_Cal 
Execute       cdfg_preprocess -model Fullc1_Cal 
Execute       rtl_gen_preprocess Fullc1_Cal 
INFO-FLOW: Preprocessing Module: Fullc2_Cal ...
Execute       set_default_model Fullc2_Cal 
Execute       cdfg_preprocess -model Fullc2_Cal 
Execute       rtl_gen_preprocess Fullc2_Cal 
INFO-FLOW: Preprocessing Module: Lenet_HLS ...
Execute       set_default_model Lenet_HLS 
Execute       cdfg_preprocess -model Lenet_HLS 
Execute       rtl_gen_preprocess Lenet_HLS 
INFO-FLOW: Model list for synthesis: Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1_Cal 
Execute       schedule -model Conv1_Cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 119.198 seconds; current allocated memory: 321.670 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.verbose.sched.rpt 
Command       syn_report done; 0.183 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.sched.adb -f 
Command       db_write done; 0.169 sec.
INFO-FLOW: Finish scheduling Conv1_Cal.
Execute       set_default_model Conv1_Cal 
Execute       bind -model Conv1_Cal 
BIND OPTION: model=Conv1_Cal
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 322.395 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.verbose.bind.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.bind.adb -f 
Command       db_write done; 0.149 sec.
INFO-FLOW: Finish binding Conv1_Cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Pool1_Cal 
Execute       schedule -model Pool1_Cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 322.767 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.sched.adb -f 
INFO-FLOW: Finish scheduling Pool1_Cal.
Execute       set_default_model Pool1_Cal 
Execute       bind -model Pool1_Cal 
BIND OPTION: model=Pool1_Cal
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 323.077 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.bind.adb -f 
INFO-FLOW: Finish binding Pool1_Cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2_Cal 
Execute       schedule -model Conv2_Cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 323.707 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.verbose.sched.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.sched.adb -f 
Command       db_write done; 0.149 sec.
INFO-FLOW: Finish scheduling Conv2_Cal.
Execute       set_default_model Conv2_Cal 
Execute       bind -model Conv2_Cal 
BIND OPTION: model=Conv2_Cal
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 324.474 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.verbose.bind.rpt 
Command       syn_report done; 0.242 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.bind.adb -f 
Command       db_write done; 0.164 sec.
INFO-FLOW: Finish binding Conv2_Cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Pool2_Cal 
Execute       schedule -model Pool2_Cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 324.784 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.sched.adb -f 
INFO-FLOW: Finish scheduling Pool2_Cal.
Execute       set_default_model Pool2_Cal 
Execute       bind -model Pool2_Cal 
BIND OPTION: model=Pool2_Cal
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 325.119 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.bind.adb -f 
INFO-FLOW: Finish binding Pool2_Cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_Layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Flatten_Layer 
Execute       schedule -model Flatten_Layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 325.246 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.sched.adb -f 
INFO-FLOW: Finish scheduling Flatten_Layer.
Execute       set_default_model Flatten_Layer 
Execute       bind -model Flatten_Layer 
BIND OPTION: model=Flatten_Layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 325.414 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.bind.adb -f 
INFO-FLOW: Finish binding Flatten_Layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model my_tanh 
Execute       schedule -model my_tanh 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 325.671 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.sched.adb -f 
INFO-FLOW: Finish scheduling my_tanh.
Execute       set_default_model my_tanh 
Execute       bind -model my_tanh 
BIND OPTION: model=my_tanh
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 325.966 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.bind.adb -f 
INFO-FLOW: Finish binding my_tanh.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fullc1_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Fullc1_Cal 
Execute       schedule -model Fullc1_Cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 326.233 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.sched.adb -f 
INFO-FLOW: Finish scheduling Fullc1_Cal.
Execute       set_default_model Fullc1_Cal 
Execute       bind -model Fullc1_Cal 
BIND OPTION: model=Fullc1_Cal
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 326.505 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.verbose.bind.rpt 
Command       syn_report done; 0.455 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.bind.adb -f 
INFO-FLOW: Finish binding Fullc1_Cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fullc2_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Fullc2_Cal 
Execute       schedule -model Fullc2_Cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 326.759 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.sched.adb -f 
INFO-FLOW: Finish scheduling Fullc2_Cal.
Execute       set_default_model Fullc2_Cal 
Execute       bind -model Fullc2_Cal 
BIND OPTION: model=Fullc2_Cal
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 327.017 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.bind.adb -f 
INFO-FLOW: Finish binding Fullc2_Cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Lenet_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Lenet_HLS 
Execute       schedule -model Lenet_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 327.741 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.verbose.sched.rpt 
Command       syn_report done; 0.222 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.sched.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish scheduling Lenet_HLS.
Execute       set_default_model Lenet_HLS 
Execute       bind -model Lenet_HLS 
BIND OPTION: model=Lenet_HLS
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 329.038 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.verbose.bind.rpt 
Command       syn_report done; 0.686 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.bind.adb -f 
Command       db_write done; 0.165 sec.
INFO-FLOW: Finish binding Lenet_HLS.
Execute       get_model_list Lenet_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Conv1_Cal 
Execute       rtl_gen_preprocess Pool1_Cal 
Execute       rtl_gen_preprocess Conv2_Cal 
Execute       rtl_gen_preprocess Pool2_Cal 
Execute       rtl_gen_preprocess Flatten_Layer 
Execute       rtl_gen_preprocess my_tanh 
Execute       rtl_gen_preprocess Fullc1_Cal 
Execute       rtl_gen_preprocess Fullc2_Cal 
Execute       rtl_gen_preprocess Lenet_HLS 
INFO-FLOW: Model list for RTL generation: Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv1_Cal -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1_Cal_conv1_bias_V' to 'Conv1_Cal_conv1_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_mul_mul_6s_12s_19_1_1' to 'Lenet_HLS_mul_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_mul_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_Cal'.
Command       create_rtl_model done; 0.227 sec.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 330.758 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1_Cal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Conv1_Cal -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl Conv1_Cal -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Conv1_Cal 
Execute       gen_rtl Conv1_Cal -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Conv1_Cal 
Execute       syn_report -csynth -model Conv1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Conv1_Cal_csynth.rpt 
Execute       syn_report -rtlxml -model Conv1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Conv1_Cal_csynth.xml 
Execute       syn_report -verbosereport -model Conv1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.verbose.rpt 
Command       syn_report done; 0.267 sec.
Execute       db_write -model Conv1_Cal -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.adb 
Command       db_write done; 0.219 sec.
Execute       gen_tb_info Conv1_Cal -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Pool1_Cal -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_Cal'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 331.752 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Pool1_Cal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Pool1_Cal -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl Pool1_Cal -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Pool1_Cal 
Execute       gen_rtl Pool1_Cal -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Pool1_Cal 
Execute       syn_report -csynth -model Pool1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Pool1_Cal_csynth.rpt 
Execute       syn_report -rtlxml -model Pool1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Pool1_Cal_csynth.xml 
Execute       syn_report -verbosereport -model Pool1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.verbose.rpt 
Command       syn_report done; 0.107 sec.
Execute       db_write -model Pool1_Cal -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info Pool1_Cal -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2_Cal -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv2_Cal_conv2_bias_V' to 'Conv2_Cal_conv2_bdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_mul_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_Cal'.
Command       create_rtl_model done; 0.218 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 333.189 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2_Cal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Conv2_Cal -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl Conv2_Cal -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Conv2_Cal 
Execute       gen_rtl Conv2_Cal -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Conv2_Cal 
Execute       syn_report -csynth -model Conv2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Conv2_Cal_csynth.rpt 
Command       syn_report done; 0.269 sec.
Execute       syn_report -rtlxml -model Conv2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Conv2_Cal_csynth.xml 
Command       syn_report done; 0.127 sec.
Execute       syn_report -verbosereport -model Conv2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.verbose.rpt 
Command       syn_report done; 0.455 sec.
Execute       db_write -model Conv2_Cal -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info Conv2_Cal -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Pool2_Cal -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_Cal'.
INFO: [HLS 200-111]  Elapsed time: 1.486 seconds; current allocated memory: 334.157 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Pool2_Cal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Pool2_Cal -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Command       gen_rtl done; 0.299 sec.
Execute       gen_rtl Pool2_Cal -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Pool2_Cal 
Execute       gen_rtl Pool2_Cal -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Pool2_Cal 
Execute       syn_report -csynth -model Pool2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Pool2_Cal_csynth.rpt 
Execute       syn_report -rtlxml -model Pool2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Pool2_Cal_csynth.xml 
Execute       syn_report -verbosereport -model Pool2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.verbose.rpt 
Command       syn_report done; 0.136 sec.
Execute       db_write -model Pool2_Cal -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.adb 
Command       db_write done; 0.299 sec.
Execute       gen_tb_info Pool2_Cal -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_Layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Flatten_Layer -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_Layer'.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 334.569 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Flatten_Layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Flatten_Layer -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl Flatten_Layer -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Flatten_Layer 
Execute       gen_rtl Flatten_Layer -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Flatten_Layer 
Execute       syn_report -csynth -model Flatten_Layer -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Flatten_Layer_csynth.rpt 
Execute       syn_report -rtlxml -model Flatten_Layer -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Flatten_Layer_csynth.xml 
Execute       syn_report -verbosereport -model Flatten_Layer -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.verbose.rpt 
Execute       db_write -model Flatten_Layer -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.adb 
Command       db_write done; 0.107 sec.
Execute       gen_tb_info Flatten_Layer -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model my_tanh -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'my_tanh_tanh_index_V' to 'my_tanh_tanh_indeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_tanh_tanh_value_V' to 'my_tanh_tanh_valufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_dcmp_64ns_64ns_1_2_1' to 'Lenet_HLS_dcmp_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_dcmp_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_tanh'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 335.264 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl my_tanh -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/my_tanh -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl my_tanh -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/my_tanh 
Execute       gen_rtl my_tanh -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/my_tanh 
Execute       syn_report -csynth -model my_tanh -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/my_tanh_csynth.rpt 
Execute       syn_report -rtlxml -model my_tanh -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/my_tanh_csynth.xml 
Execute       syn_report -verbosereport -model my_tanh -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.verbose.rpt 
Command       syn_report done; 0.105 sec.
Execute       db_write -model my_tanh -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.adb 
Command       db_write done; 0.139 sec.
Execute       gen_tb_info my_tanh -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fullc1_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Fullc1_Cal -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Fullc1_Cal_weight1_V' to 'Fullc1_Cal_weighthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_mul_mul_12s_6s_19_1_1' to 'Lenet_HLS_mul_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_mul_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fullc1_Cal'.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 335.961 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Fullc1_Cal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Fullc1_Cal -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl Fullc1_Cal -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Fullc1_Cal 
Execute       gen_rtl Fullc1_Cal -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Fullc1_Cal 
Execute       syn_report -csynth -model Fullc1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Fullc1_Cal_csynth.rpt 
Execute       syn_report -rtlxml -model Fullc1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Fullc1_Cal_csynth.xml 
Execute       syn_report -verbosereport -model Fullc1_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.verbose.rpt 
Command       syn_report done; 0.139 sec.
Execute       db_write -model Fullc1_Cal -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.adb 
Command       db_write done; 0.145 sec.
Execute       gen_tb_info Fullc1_Cal -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fullc2_Cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Fullc2_Cal -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Fullc2_Cal_weight2_V' to 'Fullc2_Cal_weightjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_mul_mulibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fullc2_Cal'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 336.654 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Fullc2_Cal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Fullc2_Cal -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl Fullc2_Cal -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Fullc2_Cal 
Execute       gen_rtl Fullc2_Cal -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Fullc2_Cal 
Execute       syn_report -csynth -model Fullc2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Fullc2_Cal_csynth.rpt 
Execute       syn_report -rtlxml -model Fullc2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Fullc2_Cal_csynth.xml 
Execute       syn_report -verbosereport -model Fullc2_Cal -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.verbose.rpt 
Command       syn_report done; 0.102 sec.
Execute       db_write -model Fullc2_Cal -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.adb 
Command       db_write done; 0.146 sec.
Execute       gen_tb_info Fullc2_Cal -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Lenet_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Lenet_HLS -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/input_layer_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/input_layer_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/input_layer_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/input_layer_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/input_layer_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/input_layer_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/input_layer_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Lenet_HLS/id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Lenet_HLS' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_flatten1_V' to 'Lenet_HLS_flattenkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_flatten2_V' to 'Lenet_HLS_flattenlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_flatten3_V' to 'Lenet_HLS_flattenmb6' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'id' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_data_buf_data_V' to 'Lenet_HLS_data_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_sitofp_32s_32_6_1' to 'Lenet_HLS_sitofp_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_fpext_32ns_64_2_1' to 'Lenet_HLS_fpext_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Lenet_HLS_ddiv_64ns_64ns_64_31_1' to 'Lenet_HLS_ddiv_64qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_ddiv_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_fpext_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Lenet_HLS_sitofp_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Lenet_HLS'.
Command       create_rtl_model done; 0.377 sec.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 339.236 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Lenet_HLS -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/systemc/Lenet_HLS -synmodules Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS 
Execute       gen_rtl Lenet_HLS -istop -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/vhdl/Lenet_HLS 
Command       gen_rtl done; 0.124 sec.
Execute       gen_rtl Lenet_HLS -istop -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/verilog/Lenet_HLS 
Execute       syn_report -csynth -model Lenet_HLS -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Lenet_HLS_csynth.rpt 
Execute       syn_report -rtlxml -model Lenet_HLS -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/syn/report/Lenet_HLS_csynth.xml 
Execute       syn_report -verbosereport -model Lenet_HLS -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.verbose.rpt 
Command       syn_report done; 0.86 sec.
Execute       db_write -model Lenet_HLS -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.adb 
Command       db_write done; 0.359 sec.
Execute       gen_tb_info Lenet_HLS -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS 
Execute       export_constraint_db -f -tool general -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.constraint.tcl 
Execute       syn_report -designview -model Lenet_HLS -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.design.xml 
Command       syn_report done; 0.371 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Lenet_HLS -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Lenet_HLS -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Lenet_HLS 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain Lenet_HLS 
INFO-FLOW: Model list for RTL component generation: Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS
INFO-FLOW: Handling components in module [Conv1_Cal] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
INFO-FLOW: Found component Lenet_HLS_mul_mulcud.
INFO-FLOW: Append model Lenet_HLS_mul_mulcud
INFO-FLOW: Found component Conv1_Cal_conv1_V_0.
INFO-FLOW: Append model Conv1_Cal_conv1_V_0
INFO-FLOW: Found component Conv1_Cal_conv1_bbkb.
INFO-FLOW: Append model Conv1_Cal_conv1_bbkb
INFO-FLOW: Handling components in module [Pool1_Cal] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2_Cal] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
INFO-FLOW: Found component Conv2_Cal_conv2_V.
INFO-FLOW: Append model Conv2_Cal_conv2_V
INFO-FLOW: Found component Conv2_Cal_conv2_bdEe.
INFO-FLOW: Append model Conv2_Cal_conv2_bdEe
INFO-FLOW: Handling components in module [Pool2_Cal] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
INFO-FLOW: Handling components in module [Flatten_Layer] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
INFO-FLOW: Handling components in module [my_tanh] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
INFO-FLOW: Found component Lenet_HLS_dcmp_64g8j.
INFO-FLOW: Append model Lenet_HLS_dcmp_64g8j
INFO-FLOW: Found component my_tanh_tanh_indeeOg.
INFO-FLOW: Append model my_tanh_tanh_indeeOg
INFO-FLOW: Found component my_tanh_tanh_valufYi.
INFO-FLOW: Append model my_tanh_tanh_valufYi
INFO-FLOW: Handling components in module [Fullc1_Cal] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
INFO-FLOW: Found component Lenet_HLS_mul_mulibs.
INFO-FLOW: Append model Lenet_HLS_mul_mulibs
INFO-FLOW: Found component Fullc1_Cal_bias1_V.
INFO-FLOW: Append model Fullc1_Cal_bias1_V
INFO-FLOW: Found component Fullc1_Cal_weighthbi.
INFO-FLOW: Append model Fullc1_Cal_weighthbi
INFO-FLOW: Handling components in module [Fullc2_Cal] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
INFO-FLOW: Found component Fullc2_Cal_bias2_V.
INFO-FLOW: Append model Fullc2_Cal_bias2_V
INFO-FLOW: Found component Fullc2_Cal_weightjbC.
INFO-FLOW: Append model Fullc2_Cal_weightjbC
INFO-FLOW: Handling components in module [Lenet_HLS] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
INFO-FLOW: Found component Lenet_HLS_sitofp_ocq.
INFO-FLOW: Append model Lenet_HLS_sitofp_ocq
INFO-FLOW: Found component Lenet_HLS_fpext_3pcA.
INFO-FLOW: Append model Lenet_HLS_fpext_3pcA
INFO-FLOW: Found component Lenet_HLS_ddiv_64qcK.
INFO-FLOW: Append model Lenet_HLS_ddiv_64qcK
INFO-FLOW: Found component Lenet_HLS_layer1_V.
INFO-FLOW: Append model Lenet_HLS_layer1_V
INFO-FLOW: Found component Lenet_HLS_layer2_V.
INFO-FLOW: Append model Lenet_HLS_layer2_V
INFO-FLOW: Found component Lenet_HLS_layer3_V.
INFO-FLOW: Append model Lenet_HLS_layer3_V
INFO-FLOW: Found component Lenet_HLS_layer4_V.
INFO-FLOW: Append model Lenet_HLS_layer4_V
INFO-FLOW: Found component Lenet_HLS_layer5_V.
INFO-FLOW: Append model Lenet_HLS_layer5_V
INFO-FLOW: Found component Lenet_HLS_flattenlbW.
INFO-FLOW: Append model Lenet_HLS_flattenlbW
INFO-FLOW: Found component Lenet_HLS_flattenmb6.
INFO-FLOW: Append model Lenet_HLS_flattenmb6
INFO-FLOW: Found component Lenet_HLS_data_buncg.
INFO-FLOW: Append model Lenet_HLS_data_buncg
INFO-FLOW: Found component Lenet_HLS_AXILiteS_s_axi.
INFO-FLOW: Append model Lenet_HLS_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Conv1_Cal
INFO-FLOW: Append model Pool1_Cal
INFO-FLOW: Append model Conv2_Cal
INFO-FLOW: Append model Pool2_Cal
INFO-FLOW: Append model Flatten_Layer
INFO-FLOW: Append model my_tanh
INFO-FLOW: Append model Fullc1_Cal
INFO-FLOW: Append model Fullc2_Cal
INFO-FLOW: Append model Lenet_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Lenet_HLS_mul_mulcud Conv1_Cal_conv1_V_0 Conv1_Cal_conv1_bbkb Conv2_Cal_conv2_V Conv2_Cal_conv2_bdEe Lenet_HLS_dcmp_64g8j my_tanh_tanh_indeeOg my_tanh_tanh_valufYi Lenet_HLS_mul_mulibs Fullc1_Cal_bias1_V Fullc1_Cal_weighthbi Fullc2_Cal_bias2_V Fullc2_Cal_weightjbC Lenet_HLS_sitofp_ocq Lenet_HLS_fpext_3pcA Lenet_HLS_ddiv_64qcK Lenet_HLS_layer1_V Lenet_HLS_layer2_V Lenet_HLS_layer3_V Lenet_HLS_layer4_V Lenet_HLS_layer5_V Lenet_HLS_flattenlbW Lenet_HLS_flattenmb6 Lenet_HLS_data_buncg Lenet_HLS_AXILiteS_s_axi regslice_core Conv1_Cal Pool1_Cal Conv2_Cal Pool2_Cal Flatten_Layer my_tanh Fullc1_Cal Fullc2_Cal Lenet_HLS
INFO-FLOW: To file: write model Lenet_HLS_mul_mulcud
INFO-FLOW: To file: write model Conv1_Cal_conv1_V_0
INFO-FLOW: To file: write model Conv1_Cal_conv1_bbkb
INFO-FLOW: To file: write model Conv2_Cal_conv2_V
INFO-FLOW: To file: write model Conv2_Cal_conv2_bdEe
INFO-FLOW: To file: write model Lenet_HLS_dcmp_64g8j
INFO-FLOW: To file: write model my_tanh_tanh_indeeOg
INFO-FLOW: To file: write model my_tanh_tanh_valufYi
INFO-FLOW: To file: write model Lenet_HLS_mul_mulibs
INFO-FLOW: To file: write model Fullc1_Cal_bias1_V
INFO-FLOW: To file: write model Fullc1_Cal_weighthbi
INFO-FLOW: To file: write model Fullc2_Cal_bias2_V
INFO-FLOW: To file: write model Fullc2_Cal_weightjbC
INFO-FLOW: To file: write model Lenet_HLS_sitofp_ocq
INFO-FLOW: To file: write model Lenet_HLS_fpext_3pcA
INFO-FLOW: To file: write model Lenet_HLS_ddiv_64qcK
INFO-FLOW: To file: write model Lenet_HLS_layer1_V
INFO-FLOW: To file: write model Lenet_HLS_layer2_V
INFO-FLOW: To file: write model Lenet_HLS_layer3_V
INFO-FLOW: To file: write model Lenet_HLS_layer4_V
INFO-FLOW: To file: write model Lenet_HLS_layer5_V
INFO-FLOW: To file: write model Lenet_HLS_flattenlbW
INFO-FLOW: To file: write model Lenet_HLS_flattenmb6
INFO-FLOW: To file: write model Lenet_HLS_data_buncg
INFO-FLOW: To file: write model Lenet_HLS_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Conv1_Cal
INFO-FLOW: To file: write model Pool1_Cal
INFO-FLOW: To file: write model Conv2_Cal
INFO-FLOW: To file: write model Pool2_Cal
INFO-FLOW: To file: write model Flatten_Layer
INFO-FLOW: To file: write model my_tanh
INFO-FLOW: To file: write model Fullc1_Cal
INFO-FLOW: To file: write model Fullc2_Cal
INFO-FLOW: To file: write model Lenet_HLS
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model Lenet_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.32 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source done; 0.452 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.132 sec.
Command       ap_source done; 0.132 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Conv1_Cal_conv1_V_0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Conv1_Cal_conv1_bbkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.375 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Conv2_Cal_conv2_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Conv2_Cal_conv2_bdEe_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.303 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_tanh_tanh_indeeOg_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_tanh_tanh_valufYi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.409 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Fullc1_Cal_bias1_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Fullc1_Cal_weighthbi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 1.506 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Fullc2_Cal_bias2_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Fullc2_Cal_weightjbC_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.426 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_layer1_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_layer2_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_layer3_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_layer4_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_layer5_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_flattenlbW_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_flattenmb6_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Lenet_HLS_data_buncg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.904 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.132 sec.
Command       ap_source done; 0.132 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Lenet_HLS xml_exists=0
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.126 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.211 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.constraint.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=35 #gSsdmPorts=16
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.constraint.tcl 
Execute       sc_get_clocks Lenet_HLS 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/impl/misc/Lenet_HLS_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/impl/misc/Lenet_HLS_ap_ddiv_29_no_dsp_64_ip.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/impl/misc/Lenet_HLS_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/impl/misc/Lenet_HLS_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 452.770 ; gain = 362.262
INFO: [VHDL 208-304] Generating VHDL RTL for Lenet_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for Lenet_HLS.
Command     autosyn done; 27.011 sec.
Command   csynth_design done; 142.558 sec.
Command ap_source done; 145.451 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization opened at Wed Aug 19 09:57:48 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.139 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.115 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.333 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.596 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Lenet_HLS xml_exists=1
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.122 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.156 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Conv2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Pool2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Flatten_Layer.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/my_tanh.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc1_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Fullc2_Cal.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.constraint.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=16
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.dataonly.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.compgen.dataonly.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Lenet_HLS
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Lenet_HLS
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.constraint.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/Lenet_HLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/.autopilot/db/global.setting.tcl 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/impl/ip/pack.bat
Command   export_design done; 60.463 sec.
Command ap_source done; 62.072 sec.
Execute cleanup_all 
