{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:49:36 2019 " "Info: Processing started: Sat Dec 21 09:49:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/fulladd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-re " "Info: Found design unit 1: fulladd-re" {  } { { "../alu-other/fulladd.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/fulladd.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info: Found entity 1: fulladd" {  } { { "../alu-other/fulladd.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/fulladd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebaad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebaad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebaad-re " "Info: Found design unit 1: ebaad-re" {  } { { "../alu-other/ebaad.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebaad.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebaad " "Info: Found entity 1: ebaad" {  } { { "../alu-other/ebaad.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebaad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebnot.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebnot-re " "Info: Found design unit 1: ebnot-re" {  } { { "../alu-other/ebnot.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebnot.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebnot " "Info: Found entity 1: ebnot" {  } { { "../alu-other/ebnot.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebnot.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebor-re " "Info: Found design unit 1: ebor-re" {  } { { "../alu-other/ebor.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebor " "Info: Found entity 1: ebor" {  } { { "../alu-other/ebor.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebsub-re " "Info: Found design unit 1: ebsub-re" {  } { { "../alu-other/ebsub.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebsub.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebsub " "Info: Found entity 1: ebsub" {  } { { "../alu-other/ebsub.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebsub.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register_cz/register_cz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../register_cz/register_cz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Cz-behavior " "Info: Found design unit 1: Register_Cz-behavior" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_Cz " "Info: Found entity 1: Register_Cz" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR/IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../IR/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-lyh " "Info: Found design unit 1: IR-lyh" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/ram/ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ex4/ram/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/gpr/gpr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex4/gpr/gpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpr-lyh " "Info: Found design unit 1: gpr-lyh" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Info: Found entity 1: gpr" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/pc/pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex4/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-lyh " "Info: Found design unit 1: pc-lyh" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/sm/sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex4/sm/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm-lyh " "Info: Found design unit 1: sm-lyh" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex3/shift/shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex3/shift/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-lyh " "Info: Found design unit 1: shift-lyh" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex3/alu/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex3/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-re " "Info: Found design unit 1: ALU-re" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex2/mux3_8/mux3_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex2/mux3_8/mux3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_8-lyh " "Info: Found design unit 1: mux3_8-lyh" {  } { { "../ex2/mux3_8/mux3_8.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/mux3_8/mux3_8.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux3_8 " "Info: Found entity 1: mux3_8" {  } { { "../ex2/mux3_8/mux3_8.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/mux3_8/mux3_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex2/sigcon/sigcon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex2/sigcon/sigcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigcon-lyh " "Info: Found design unit 1: sigcon-lyh" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sigcon " "Info: Found entity 1: sigcon" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex1/instruction_decoder/instruction_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex1/instruction_decoder/instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-lyh " "Info: Found design unit 1: instruction_decoder-lyh" {  } { { "../ex1/instruction_decoder/instruction_decoder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex1/instruction_decoder/instruction_decoder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Info: Found entity 1: instruction_decoder" {  } { { "../ex1/instruction_decoder/instruction_decoder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex1/instruction_decoder/instruction_decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst7 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst7\"" {  } { { "cpu.bdf" "inst7" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -56 912 1008 40 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigcon sigcon:inst6 " "Info: Elaborating entity \"sigcon\" for hierarchy \"sigcon:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -56 1224 1360 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "nota sigcon.vhd(14) " "Warning (10812): VHDL warning at sigcon.vhd(14): sensitivity list already contains nota" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 14 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "halt sigcon.vhd(55) " "Warning (10492): VHDL Process Statement warning at sigcon.vhd(55): signal \"halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst8 " "Info: Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst8\"" {  } { { "cpu.bdf" "inst8" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -56 1064 1176 264 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst2 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 80 912 1032 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst5 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 424 1024 1144 552 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(16) " "Warning (10492): VHDL Process Statement warning at shift.vhd(16): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(18) " "Warning (10492): VHDL Process Statement warning at shift.vhd(18): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(20) " "Warning (10492): VHDL Process Statement warning at shift.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(22) " "Warning (10492): VHDL Process Statement warning at shift.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(24) " "Warning (10492): VHDL Process Statement warning at shift.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(26) " "Warning (10492): VHDL Process Statement warning at shift.vhd(26): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(28) " "Warning (10492): VHDL Process Statement warning at shift.vhd(28): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cf shift.vhd(12) " "Warning (10631): VHDL Process Statement warning at shift.vhd(12): inferring latch(es) for signal or variable \"cf\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf shift.vhd(12) " "Info (10041): Inferred latch for \"cf\" at shift.vhd(12)" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 424 864 976 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 alu.vhd(50) " "Warning (10492): VHDL Process Statement warning at alu.vhd(50): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tcf alu.vhd(50) " "Warning (10492): VHDL Process Statement warning at alu.vhd(50): signal \"tcf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 alu.vhd(52) " "Warning (10492): VHDL Process Statement warning at alu.vhd(52): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tzf alu.vhd(52) " "Warning (10492): VHDL Process Statement warning at alu.vhd(52): signal \"tzf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 alu.vhd(54) " "Warning (10492): VHDL Process Statement warning at alu.vhd(54): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t4 alu.vhd(56) " "Warning (10492): VHDL Process Statement warning at alu.vhd(56): signal \"t4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t alu.vhd(43) " "Warning (10631): VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable \"t\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cf alu.vhd(43) " "Warning (10631): VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable \"cf\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zf alu.vhd(43) " "Warning (10631): VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable \"zf\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zf alu.vhd(43) " "Info (10041): Inferred latch for \"zf\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf alu.vhd(43) " "Info (10041): Inferred latch for \"cf\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[0\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[1\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[2\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[3\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[4\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[5\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[6\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[7\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebaad ALU:inst\|ebaad:g0 " "Info: Elaborating entity \"ebaad\" for hierarchy \"ALU:inst\|ebaad:g0\"" {  } { { "../ex3/alu/alu.vhd" "g0" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ALU:inst\|ebaad:g0\|fulladd:g0 " "Info: Elaborating entity \"fulladd\" for hierarchy \"ALU:inst\|ebaad:g0\|fulladd:g0\"" {  } { { "../alu-other/ebaad.vhd" "g0" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebaad.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebsub ALU:inst\|ebsub:g1 " "Info: Elaborating entity \"ebsub\" for hierarchy \"ALU:inst\|ebsub:g1\"" {  } { { "../ex3/alu/alu.vhd" "g1" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s8 ebsub.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at ebsub.vhd(16): object \"s8\" assigned a value but never read" {  } { { "../alu-other/ebsub.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebsub.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebor ALU:inst\|ebor:g2 " "Info: Elaborating entity \"ebor\" for hierarchy \"ALU:inst\|ebor:g2\"" {  } { { "../ex3/alu/alu.vhd" "g2" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebnot ALU:inst\|ebnot:g3 " "Info: Elaborating entity \"ebnot\" for hierarchy \"ALU:inst\|ebnot:g3\"" {  } { { "../ex3/alu/alu.vhd" "g3" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr gpr:inst10 " "Info: Elaborating entity \"gpr\" for hierarchy \"gpr:inst10\"" {  } { { "cpu.bdf" "inst10" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 408 672 800 568 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(33) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(34) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(34): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(35) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(35): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(36) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(36): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(38) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(38): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(39) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(40) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(40): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(41) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(41): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(44) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(44): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(45) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(45): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(46) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(46): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a0 gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"a0\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b0 gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"b0\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aa gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"aa\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bb gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"bb\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cc gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"cc\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst12 " "Info: Elaborating entity \"ram\" for hierarchy \"ram:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 80 680 880 208 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "../ex4/ram/ram.bdf" "inst" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst12\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"ram:inst12\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram.mif " "Info: Parameter \"LPM_FILE\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram ram:inst12\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 80 680 880 208 "inst12" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:inst12\|LPM_RAM_IO:inst\|altram:sram ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4591 " "Info: Found entity 1: altsyncram_4591" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu/db/altsyncram_4591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4591 ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated " "Info: Elaborating entity \"altsyncram_4591\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_8 mux3_8:inst13 " "Info: Elaborating entity \"mux3_8\" for hierarchy \"mux3_8:inst13\"" {  } { { "cpu.bdf" "inst13" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 232 864 984 360 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst4 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 232 672 792 360 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inpc pc.vhd(18) " "Warning (10492): VHDL Process Statement warning at pc.vhd(18): signal \"inpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldpc pc.vhd(18) " "Warning (10492): VHDL Process Statement warning at pc.vhd(18): signal \"ldpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inpc pc.vhd(20) " "Warning (10492): VHDL Process Statement warning at pc.vhd(20): signal \"inpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldpc pc.vhd(20) " "Warning (10492): VHDL Process Statement warning at pc.vhd(20): signal \"ldpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s pc.vhd(23) " "Warning (10492): VHDL Process Statement warning at pc.vhd(23): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Cz Register_Cz:inst9 " "Info: Elaborating entity \"Register_Cz\" for hierarchy \"Register_Cz:inst9\"" {  } { { "cpu.bdf" "inst9" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 400 1208 1320 560 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_en register_cz.vhd(19) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(19): signal \"C_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_IN register_cz.vhd(20) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(20): signal \"C_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_en register_cz.vhd(22) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(22): signal \"z_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_IN register_cz.vhd(23) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(23): signal \"z_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_OUT register_cz.vhd(13) " "Warning (10631): VHDL Process Statement warning at register_cz.vhd(13): inferring latch(es) for signal or variable \"C_OUT\", which holds its previous value in one or more paths through the process" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_out register_cz.vhd(13) " "Warning (10631): VHDL Process Statement warning at register_cz.vhd(13): inferring latch(es) for signal or variable \"z_out\", which holds its previous value in one or more paths through the process" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out register_cz.vhd(13) " "Info (10041): Inferred latch for \"z_out\" at register_cz.vhd(13)" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_OUT register_cz.vhd(13) " "Info (10041): Inferred latch for \"C_OUT\" at register_cz.vhd(13)" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[7\] shift:inst5\|w\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[7\]\" to the node \"shift:inst5\|w\[1\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[6\] shift:inst5\|w\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[6\]\" to the node \"shift:inst5\|w\[0\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[5\] shift:inst5\|w\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[5\]\" to the node \"shift:inst5\|w\[1\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[4\] shift:inst5\|w\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[4\]\" to the node \"shift:inst5\|w\[2\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[3\] shift:inst5\|w\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[3\]\" to the node \"shift:inst5\|w\[3\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[2\] shift:inst5\|w\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[2\]\" to the node \"shift:inst5\|w\[4\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[1\] shift:inst5\|w\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[1\]\" to the node \"shift:inst5\|w\[5\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|t\[0\] shift:inst5\|w\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|t\[0\]\" to the node \"shift:inst5\|w\[0\]\" into an OR gate" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[7\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[7\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[6\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[6\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[5\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[5\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[4\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[4\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[3\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[3\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[2\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[2\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[1\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[1\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[0\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[0\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|zf " "Warning: Latch ALU:inst\|zf has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IR:inst2\|temp\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal IR:inst2\|temp\[7\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|cf " "Warning: Latch ALU:inst\|cf has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IR:inst2\|temp\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal IR:inst2\|temp\[7\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[7\]\$latch " "Warning: Latch ALU:inst\|t\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[0\]_247 " "Warning: Latch ALU:inst\|t\[0\]_247 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[6\]\$latch " "Warning: Latch ALU:inst\|t\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[5\]\$latch " "Warning: Latch ALU:inst\|t\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[4\]\$latch " "Warning: Latch ALU:inst\|t\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[3\]\$latch " "Warning: Latch ALU:inst\|t\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[2\]\$latch " "Warning: Latch ALU:inst\|t\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[1\]\$latch " "Warning: Latch ALU:inst\|t\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[0\]\$latch " "Warning: Latch ALU:inst\|t\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|m " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|m" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[7\]~synth " "Warning: Node \"ALU:inst\|t\[7\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[6\]~synth " "Warning: Node \"ALU:inst\|t\[6\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[5\]~synth " "Warning: Node \"ALU:inst\|t\[5\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[4\]~synth " "Warning: Node \"ALU:inst\|t\[4\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[3\]~synth " "Warning: Node \"ALU:inst\|t\[3\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[2\]~synth " "Warning: Node \"ALU:inst\|t\[2\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[1\]~synth " "Warning: Node \"ALU:inst\|t\[1\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "ALU:inst\|t\[0\]~synth " "Warning: Node \"ALU:inst\|t\[0\]~synth\"" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 13 -1 0 } } { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 12 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "393 " "Info: Implemented 393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Info: Implemented 86 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Info: Implemented 289 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:49:40 2019 " "Info: Processing ended: Sat Dec 21 09:49:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
