#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f11f6cbf80 .scope module, "alu" "alu" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 4 "ALU_OPERATION";
    .port_info 3 /OUTPUT 32 "RESULT";
o000001f11f71e318 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f11f7636e0_0 .net "ALU_OPERATION", 3 0, o000001f11f71e318;  0 drivers
o000001f11f71dfb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f11f762ba0_0 .net "DATA1", 31 0, o000001f11f71dfb8;  0 drivers
o000001f11f71dfe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f11f7630a0_0 .net "DATA2", 31 0, o000001f11f71dfe8;  0 drivers
v000001f11f763320_0 .var "RESULT", 31 0;
v000001f11f762f60_0 .net "addOut", 31 0, v000001f11f71aca0_0;  1 drivers
v000001f11f762ec0_0 .net "andOut", 31 0, v000001f11f71b010_0;  1 drivers
v000001f11f763000_0 .net "orOut", 31 0, v000001f11f719f80_0;  1 drivers
v000001f11f763640_0 .net "subOut", 31 0, v000001f11f762920_0;  1 drivers
E_000001f11f71d180/0 .event anyedge, v000001f11f719f80_0, v000001f11f71b010_0, v000001f11f71aca0_0, v000001f11f762920_0;
E_000001f11f71d180/1 .event anyedge, v000001f11f7636e0_0;
E_000001f11f71d180 .event/or E_000001f11f71d180/0, E_000001f11f71d180/1;
S_000001f11f6cba70 .scope module, "add_1" "add_1" 2 12, 2 29 0, S_000001f11f6cbf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "addOut";
v000001f11f6cbc00_0 .net "DATA1", 31 0, o000001f11f71dfb8;  alias, 0 drivers
v000001f11f6cbca0_0 .net "DATA2", 31 0, o000001f11f71dfe8;  alias, 0 drivers
v000001f11f71aca0_0 .var "addOut", 31 0;
E_000001f11f71d0c0 .event anyedge, v000001f11f6cbca0_0, v000001f11f6cbc00_0;
S_000001f11f71ad40 .scope module, "and_1" "and_1" 2 10, 2 49 0, S_000001f11f6cbf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "andOut";
v000001f11f71aed0_0 .net "DATA1", 31 0, o000001f11f71dfb8;  alias, 0 drivers
v000001f11f71af70_0 .net "DATA2", 31 0, o000001f11f71dfe8;  alias, 0 drivers
v000001f11f71b010_0 .var "andOut", 31 0;
S_000001f11f719cb0 .scope module, "or_1" "or_1" 2 13, 2 59 0, S_000001f11f6cbf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "orOut";
v000001f11f719e40_0 .net "DATA1", 31 0, o000001f11f71dfb8;  alias, 0 drivers
v000001f11f719ee0_0 .net "DATA2", 31 0, o000001f11f71dfe8;  alias, 0 drivers
v000001f11f719f80_0 .var "orOut", 31 0;
S_000001f11f6e2d20 .scope module, "sub_1" "sub_1" 2 11, 2 39 0, S_000001f11f6cbf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "subOut";
v000001f11f71a020_0 .net "DATA1", 31 0, o000001f11f71dfb8;  alias, 0 drivers
v000001f11f7635a0_0 .net "DATA2", 31 0, o000001f11f71dfe8;  alias, 0 drivers
v000001f11f762920_0 .var "subOut", 31 0;
    .scope S_000001f11f71ad40;
T_0 ;
    %wait E_000001f11f71d0c0;
    %delay 1, 0;
    %load/vec4 v000001f11f71aed0_0;
    %load/vec4 v000001f11f71af70_0;
    %and;
    %store/vec4 v000001f11f71b010_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f11f6e2d20;
T_1 ;
    %wait E_000001f11f71d0c0;
    %delay 2, 0;
    %load/vec4 v000001f11f71a020_0;
    %load/vec4 v000001f11f7635a0_0;
    %sub;
    %store/vec4 v000001f11f762920_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f11f6cba70;
T_2 ;
    %wait E_000001f11f71d0c0;
    %delay 1, 0;
    %load/vec4 v000001f11f6cbc00_0;
    %load/vec4 v000001f11f6cbca0_0;
    %add;
    %store/vec4 v000001f11f71aca0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f11f719cb0;
T_3 ;
    %wait E_000001f11f71d0c0;
    %delay 1, 0;
    %load/vec4 v000001f11f719e40_0;
    %load/vec4 v000001f11f719ee0_0;
    %or;
    %store/vec4 v000001f11f719f80_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f11f6cbf80;
T_4 ;
    %wait E_000001f11f71d180;
    %load/vec4 v000001f11f7636e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v000001f11f762ec0_0;
    %store/vec4 v000001f11f763320_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v000001f11f763000_0;
    %store/vec4 v000001f11f763320_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v000001f11f762f60_0;
    %store/vec4 v000001f11f763320_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v000001f11f763640_0;
    %store/vec4 v000001f11f763320_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
