#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 09 18:38:48 2017
# Process ID: 11392
# Current directory: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.runs/desig1_microblaze_0_1_synth_1
# Command line: vivado.exe -log desig1_microblaze_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source desig1_microblaze_0_1.tcl
# Log file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.runs/desig1_microblaze_0_1_synth_1/desig1_microblaze_0_1.vds
# Journal file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.runs/desig1_microblaze_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source desig1_microblaze_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 298.391 ; gain = 88.148
INFO: [Synth 8-638] synthesizing module 'desig1_microblaze_0_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ip/desig1_microblaze_0_1/synth/desig1_microblaze_0_1.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'desig1_microblaze_0_1' (63#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ip/desig1_microblaze_0_1/synth/desig1_microblaze_0_1.vhd:190]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 494.656 ; gain = 284.414
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 494.656 ; gain = 284.414
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.747 . Memory (MB): peak = 738.531 ; gain = 0.895
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:47 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:03:10 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:03:18 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:03:28 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:03:30 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:03:31 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:03:33 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:03:33 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:03:33 . Memory (MB): peak = 738.531 ; gain = 528.289
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:03:33 . Memory (MB): peak = 738.531 ; gain = 528.289

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |CARRY4     |     1|
|3     |LUT1       |    29|
|4     |LUT2       |    90|
|5     |LUT3       |   332|
|6     |LUT4       |   224|
|7     |LUT5       |   298|
|8     |LUT6       |   452|
|9     |LUT6_2     |    64|
|10    |MULT_AND   |     1|
|11    |MUXCY_L    |   172|
|12    |MUXF7      |   116|
|13    |RAM32M     |    16|
|14    |RAM32X1D   |    32|
|15    |RAMB36E1   |     2|
|16    |RAMB36E1_1 |     4|
|17    |SRL16E     |   162|
|18    |SRLC16E    |     8|
|19    |XORCY      |    94|
|20    |FDCE       |   143|
|21    |FDE        |    32|
|22    |FDR        |   123|
|23    |FDRE       |  1721|
|24    |FDS        |     1|
|25    |FDSE       |    60|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:03:33 . Memory (MB): peak = 738.531 ; gain = 528.289
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.613 ; gain = 406.082
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:03:37 . Memory (MB): peak = 1144.617 ; gain = 927.758
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.617 ; gain = 0.000
