# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_1_inner_or_n
# -- Compiling architecture arch of handshake_fork_1_inner_or_n
# -- Compiling entity handshake_fork_1_inner_regblock
# -- Compiling architecture arch of handshake_fork_1_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_1_inner
# -- Compiling architecture arch of handshake_fork_1_inner
# -- Loading entity handshake_fork_1_inner_or_n
# -- Loading entity handshake_fork_1_inner_regblock
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_1.vhd(113): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_1.vhd(113): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_1.vhd(116): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_5_inner
# -- Compiling architecture arch of handshake_buffer_5_inner
# -- Compiling entity handshake_buffer_5
# -- Compiling architecture arch of handshake_buffer_5
# -- Loading entity handshake_buffer_5_inner
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_5.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_6_inner_or_n
# -- Compiling architecture arch of handshake_fork_6_inner_or_n
# -- Compiling entity handshake_fork_6_inner_regblock
# -- Compiling architecture arch of handshake_fork_6_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_6_inner
# -- Compiling architecture arch of handshake_fork_6_inner
# -- Loading entity handshake_fork_6_inner_or_n
# -- Loading entity handshake_fork_6_inner_regblock
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_6.vhd(113): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_6.vhd(113): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_6.vhd(116): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/mem_to_bram_32_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram_32_5
# -- Compiling architecture arch of mem_to_bram_32_5
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_to_bram_32_5.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_store_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_store_0
# -- Compiling architecture arch of handshake_store_0
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_store_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_trunci_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_trunci_0
# -- Compiling architecture arch of handshake_trunci_0
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_trunci_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_sink_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_sink_0
# -- Compiling architecture arch of handshake_sink_0
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_sink_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(9): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(13): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mem_controller_0_control
# -- Compiling architecture arch of handshake_mem_controller_0_control
# -- Compiling entity handshake_mem_controller_0_write_arbiter_priority
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_priority
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd(87): (vcom-1246) Range 1 to 0 is null.
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd(97): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd(97): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd(100): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cmpi_0_join_and_n
# -- Compiling architecture arch of handshake_cmpi_0_join_and_n
# -- Compiling entity handshake_cmpi_0_join
# -- Compiling architecture arch of handshake_cmpi_0_join
# -- Loading entity handshake_cmpi_0_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity handshake_cmpi_0_join
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_4
# -- Compiling architecture arch of handshake_extsi_4
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_extsi_4.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_3_inner_or_n
# -- Compiling architecture arch of handshake_fork_3_inner_or_n
# -- Compiling entity handshake_fork_3_inner_regblock
# -- Compiling architecture arch of handshake_fork_3_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_3_inner
# -- Compiling architecture arch of handshake_fork_3_inner
# -- Loading entity handshake_fork_3_inner_or_n
# -- Loading entity handshake_fork_3_inner_regblock
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_3.vhd(113): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_3.vhd(113): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_3.vhd(116): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# ** Error: (vcom-11) Could not find work.handshake_fork_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(858): (vcom-1195) Cannot find expanded name "work.handshake_fork_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(858): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(876): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(876): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(886): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(886): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(896): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(896): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(906): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(906): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(916): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(916): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_mem_controller_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(926): (vcom-1195) Cannot find expanded name "work.handshake_mem_controller_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(926): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(953): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(953): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(963): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(963): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(973): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(973): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(983): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(983): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(993): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(993): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1003): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1003): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1014): (vcom-1195) Cannot find expanded name "work.handshake_fork_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1014): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1029): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1029): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1041): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1041): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1053): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1053): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1065): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1065): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1077): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1077): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1089): (vcom-1195) Cannot find expanded name "work.handshake_extsi_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1089): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1101): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1101): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1113): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1113): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1125): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1125): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1137): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1137): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1149): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1149): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1161): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1161): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1173): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1173): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1185): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1185): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1197): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1197): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1209): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1209): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_merge_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1221): (vcom-1195) Cannot find expanded name "work.handshake_merge_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1221): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1236): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1236): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1248): (vcom-1195) Cannot find expanded name "work.handshake_fork_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1248): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1263): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1263): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1273): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1273): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1283): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1283): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1293): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1293): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1303): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1303): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1313): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1313): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1325): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1325): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1337): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1337): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1349): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1349): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1361): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1361): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_mux_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1373): (vcom-1195) Cannot find expanded name "work.handshake_mux_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1373): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1388): (vcom-1195) Cannot find expanded name "work.handshake_buffer_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1388): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1398): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1398): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1408): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1408): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1418): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1418): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1428): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1428): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1438): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1438): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1448): (vcom-1195) Cannot find expanded name "work.handshake_fork_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1448): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1466): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1466): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1478): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1478): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1490): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1490): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1502): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1502): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1514): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1514): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_mux_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1526): (vcom-1195) Cannot find expanded name "work.handshake_mux_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1526): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_3.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1544): (vcom-1195) Cannot find expanded name "work.handshake_buffer_3".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1544): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1556): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1556): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1568): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1568): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1580): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1580): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1592): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1592): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1604): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1604): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1616): (vcom-1195) Cannot find expanded name "work.handshake_fork_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1616): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1634): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1634): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1646): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1646): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1658): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1658): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1670): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1670): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1682): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1682): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1694): (vcom-1195) Cannot find expanded name "work.handshake_extsi_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1694): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1706): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1706): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1718): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1718): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1730): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1730): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1742): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1742): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1754): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1754): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1766): (vcom-1195) Cannot find expanded name "work.handshake_extsi_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1766): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1778): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1778): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1790): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1790): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1802): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1802): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1814): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1814): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1826): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1826): Unknown expanded name.
# -- Loading entity handshake_trunci_0
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1850): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1850): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1860): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1860): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1870): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1870): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1880): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1880): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1890): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1890): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1900): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1900): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1911): (vcom-1195) Cannot find expanded name "work.handshake_extsi_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1911): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1923): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1923): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1935): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1935): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1947): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1947): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1959): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1959): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1971): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1971): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cond_br_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1983): (vcom-1195) Cannot find expanded name "work.handshake_cond_br_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1983): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_3.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2001): (vcom-1195) Cannot find expanded name "work.handshake_fork_3".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2001): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2016): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2016): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2028): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2028): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2040): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2040): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2052): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2052): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2064): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2064): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cond_br_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2076): (vcom-1195) Cannot find expanded name "work.handshake_cond_br_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2076): Unknown expanded name.
# -- Loading entity handshake_sink_0
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2103): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2103): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2113): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2113): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2123): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2123): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2133): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2133): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2143): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2143): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2153): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2153): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2165): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2165): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2177): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2177): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2189): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2189): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2201): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2201): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cond_br_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2213): (vcom-1195) Cannot find expanded name "work.handshake_cond_br_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2213): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_sink_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2228): (vcom-1195) Cannot find expanded name "work.handshake_sink_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2228): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2236): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2236): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2246): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2246): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2256): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2256): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2266): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2266): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2276): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2276): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_control_merge_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2286): (vcom-1195) Cannot find expanded name "work.handshake_control_merge_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2286): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2301): (vcom-1195) Cannot find expanded name "work.handshake_fork_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2301): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2316): (vcom-1195) Cannot find expanded name "work.handshake_buffer_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2316): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2326): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2326): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2336): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2336): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2346): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2346): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2356): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2356): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2366): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2366): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2376): (vcom-1195) Cannot find expanded name "work.handshake_fork_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2376): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2390): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2390): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2402): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2402): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2414): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2414): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2426): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2426): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2438): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2438): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_mux_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2450): (vcom-1195) Cannot find expanded name "work.handshake_mux_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2450): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2468): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2468): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2480): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2480): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2492): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2492): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2504): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2504): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2516): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2516): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_mux_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2528): (vcom-1195) Cannot find expanded name "work.handshake_mux_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2528): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_3.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2546): (vcom-1195) Cannot find expanded name "work.handshake_buffer_3".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2546): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2558): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2558): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2570): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2570): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2582): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2582): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2594): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2594): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2606): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2606): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_5.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2618): (vcom-1195) Cannot find expanded name "work.handshake_fork_5".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2618): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2633): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2633): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2645): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2645): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2657): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2657): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2669): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2669): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2681): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2681): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2693): (vcom-1195) Cannot find expanded name "work.handshake_extsi_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2693): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2705): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2705): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2717): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2717): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2729): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2729): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2741): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2741): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_4.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2753): (vcom-1195) Cannot find expanded name "work.handshake_buffer_4".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2753): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2765): (vcom-1195) Cannot find expanded name "work.handshake_extsi_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2765): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2777): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2777): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2787): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2787): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2797): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2797): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2807): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2807): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2817): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2817): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2827): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2827): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2838): (vcom-1195) Cannot find expanded name "work.handshake_extsi_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2838): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2850): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2850): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2860): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2860): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2870): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2870): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2880): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2880): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2890): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2890): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2900): (vcom-1195) Cannot find expanded name "work.handshake_constant_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2900): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_3.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2911): (vcom-1195) Cannot find expanded name "work.handshake_extsi_3".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2911): Unknown expanded name.
# -- Loading entity handshake_buffer_5
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2935): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2935): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2947): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2947): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2959): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2959): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2971): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2971): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2983): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2983): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_muli_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2995): (vcom-1195) Cannot find expanded name "work.handshake_muli_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2995): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_addi_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3010): (vcom-1195) Cannot find expanded name "work.handshake_addi_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3010): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3025): (vcom-1195) Cannot find expanded name "work.handshake_fork_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3025): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3040): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3040): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3052): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3052): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3064): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3064): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3076): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3076): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3088): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3088): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_trunci_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3100): (vcom-1195) Cannot find expanded name "work.handshake_trunci_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3100): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3112): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3112): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3124): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3124): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3136): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3136): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3148): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3148): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3160): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3160): Unknown expanded name.
# -- Loading entity handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.handshake_fork_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3187): (vcom-1195) Cannot find expanded name "work.handshake_fork_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3187): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3205): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3205): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3217): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3217): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3229): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3229): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3241): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3241): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3253): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3253): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3265): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3265): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3277): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3277): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3289): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3289): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3301): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3301): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3313): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3313): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cond_br_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3325): (vcom-1195) Cannot find expanded name "work.handshake_cond_br_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3325): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_sink_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3343): (vcom-1195) Cannot find expanded name "work.handshake_sink_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3343): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3352): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3352): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3364): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3364): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3376): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3376): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3388): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3388): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3400): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3400): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cond_br_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3412): (vcom-1195) Cannot find expanded name "work.handshake_cond_br_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3412): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3439): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3439): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3449): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3449): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3459): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3459): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3469): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3469): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3479): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3479): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3489): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3489): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3501): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3501): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3513): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3513): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3525): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3525): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3537): (vcom-1195) Cannot find expanded name "work.handshake_buffer_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3537): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cond_br_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3549): (vcom-1195) Cannot find expanded name "work.handshake_cond_br_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3549): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_sink_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3564): (vcom-1195) Cannot find expanded name "work.handshake_sink_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3564): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3572): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3572): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3582): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3582): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3592): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3592): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3602): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3602): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3612): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3612): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3622): (vcom-1195) Cannot find expanded name "work.handshake_constant_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3622): Unknown expanded name.
# -- Loading entity handshake_extsi_4
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3645): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3645): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3655): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3655): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3665): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3665): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3675): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3675): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3685): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3685): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3695): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3695): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3706): (vcom-1195) Cannot find expanded name "work.handshake_extsi_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3706): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3718): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3718): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3728): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3728): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3738): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3738): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3748): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3748): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3758): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3758): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3768): (vcom-1195) Cannot find expanded name "work.handshake_constant_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3768): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_extsi_3.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3779): (vcom-1195) Cannot find expanded name "work.handshake_extsi_3".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3779): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3791): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3791): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3803): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3803): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3815): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3815): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3827): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3827): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3839): (vcom-1195) Cannot find expanded name "work.handshake_buffer_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3839): Unknown expanded name.
# -- Loading entity handshake_store_0
# ** Error: (vcom-11) Could not find work.handshake_addi_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3869): (vcom-1195) Cannot find expanded name "work.handshake_addi_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3869): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_6.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3884): (vcom-1195) Cannot find expanded name "work.handshake_fork_6".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3884): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3899): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3899): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3911): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3911): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3923): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3923): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3935): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3935): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3947): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3947): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_trunci_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3959): (vcom-1195) Cannot find expanded name "work.handshake_trunci_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3959): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3971): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3971): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3983): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3983): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3995): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3995): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4007): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4007): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4019): (vcom-1195) Cannot find expanded name "work.handshake_buffer_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4019): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_8.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4046): (vcom-1195) Cannot find expanded name "work.handshake_fork_8".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4046): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4067): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4067): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4077): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4077): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4087): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4087): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4097): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4097): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_buffer_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4107): (vcom-1195) Cannot find expanded name "work.handshake_buffer_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4107): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4117): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 798, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_4_or_n
# -- Compiling architecture arch of handshake_fork_4_or_n
# -- Compiling entity handshake_fork_4_regblock
# -- Compiling architecture arch of handshake_fork_4_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_4
# -- Compiling architecture arch of handshake_fork_4
# -- Loading entity handshake_fork_4_or_n
# -- Loading entity handshake_fork_4_regblock
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_4.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cond_br_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cond_br_0_inner_join_and_n
# -- Compiling architecture arch of handshake_cond_br_0_inner_join_and_n
# -- Compiling entity handshake_cond_br_0_inner_join
# -- Compiling architecture arch of handshake_cond_br_0_inner_join
# -- Loading entity handshake_cond_br_0_inner_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cond_br_0_inner
# -- Compiling architecture arch of handshake_cond_br_0_inner
# -- Loading entity handshake_cond_br_0_inner_join
# -- Compiling entity handshake_cond_br_0
# -- Compiling architecture arch of handshake_cond_br_0
# -- Loading entity handshake_cond_br_0_inner
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cond_br_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_8_inner_or_n
# -- Compiling architecture arch of handshake_fork_8_inner_or_n
# -- Compiling entity handshake_fork_8_inner_regblock
# -- Compiling architecture arch of handshake_fork_8_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_8_inner
# -- Compiling architecture arch of handshake_fork_8_inner
# -- Loading entity handshake_fork_8_inner_or_n
# -- Loading entity handshake_fork_8_inner_regblock
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_8.vhd(113): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_8.vhd(113): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_8.vhd(116): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_7_dataless
# -- Compiling architecture arch of handshake_buffer_7_dataless
# -- Compiling entity handshake_buffer_7
# -- Compiling architecture arch of handshake_buffer_7
# -- Loading entity handshake_buffer_7_dataless
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_7.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_6_dataless
# -- Compiling architecture arch of handshake_buffer_6_dataless
# -- Compiling entity handshake_buffer_6
# -- Compiling architecture arch of handshake_buffer_6
# -- Loading entity handshake_buffer_6_dataless
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_6.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_3_inner
# -- Compiling architecture arch of handshake_buffer_3_inner
# -- Compiling entity handshake_buffer_3
# -- Compiling architecture arch of handshake_buffer_3
# -- Loading entity handshake_buffer_3_inner
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_3.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_constant_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd(8): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd(11): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_1
# -- Compiling architecture arch of handshake_extsi_1
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_extsi_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_addi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_addi_0_join_and_n
# -- Compiling architecture arch of handshake_addi_0_join_and_n
# -- Compiling entity handshake_addi_0_join
# -- Compiling architecture arch of handshake_addi_0_join
# -- Loading entity handshake_addi_0_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_addi_0
# -- Compiling architecture arch of handshake_addi_0
# -- Loading entity handshake_addi_0_join
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_addi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_0_tehb
# -- Compiling architecture arch of handshake_mux_0_tehb
# -- Loading package MATH_REAL
# -- Compiling entity handshake_mux_0
# -- Compiling architecture arch of handshake_mux_0
# -- Loading entity handshake_mux_0_tehb
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_mux_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_2_inner_or_n
# -- Compiling architecture arch of handshake_fork_2_inner_or_n
# -- Compiling entity handshake_fork_2_inner_regblock
# -- Compiling architecture arch of handshake_fork_2_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_2_inner
# -- Compiling architecture arch of handshake_fork_2_inner
# -- Loading entity handshake_fork_2_inner_or_n
# -- Loading entity handshake_fork_2_inner_regblock
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_2.vhd(113): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_2.vhd(113): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_2.vhd(116): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_5_inner_or_n
# -- Compiling architecture arch of handshake_fork_5_inner_or_n
# -- Compiling entity handshake_fork_5_inner_regblock
# -- Compiling architecture arch of handshake_fork_5_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_5_inner
# -- Compiling architecture arch of handshake_fork_5_inner
# -- Loading entity handshake_fork_5_inner_or_n
# -- Loading entity handshake_fork_5_inner_regblock
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_5.vhd(113): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_5.vhd(113): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_5.vhd(116): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_2_tehb_dataless
# -- Compiling architecture arch of handshake_mux_2_tehb_dataless
# -- Compiling entity handshake_mux_2_tehb
# -- Compiling architecture arch of handshake_mux_2_tehb
# -- Loading entity handshake_mux_2_tehb_dataless
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_2.vhd(106): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_2.vhd(106): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_2.vhd(109): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_0
# -- Compiling architecture arch of handshake_extsi_0
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_extsi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_0
# -- Compiling architecture arch of handshake_buffer_0
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd(8): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd(11): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cond_br_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cond_br_1_inner_join_and_n
# -- Compiling architecture arch of handshake_cond_br_1_inner_join_and_n
# -- Compiling entity handshake_cond_br_1_inner_join
# -- Compiling architecture arch of handshake_cond_br_1_inner_join
# -- Loading entity handshake_cond_br_1_inner_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cond_br_1_inner
# -- Compiling architecture arch of handshake_cond_br_1_inner
# -- Loading entity handshake_cond_br_1_inner_join
# -- Compiling entity handshake_cond_br_1
# -- Compiling architecture arch of handshake_cond_br_1
# -- Loading entity handshake_cond_br_1_inner
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cond_br_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cond_br_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cond_br_2_join_and_n
# -- Compiling architecture arch of handshake_cond_br_2_join_and_n
# -- Compiling entity handshake_cond_br_2_join
# -- Compiling architecture arch of handshake_cond_br_2_join
# -- Loading entity handshake_cond_br_2_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cond_br_2
# -- Compiling architecture arch of handshake_cond_br_2
# -- Loading entity handshake_cond_br_2_join
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cond_br_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_1_tehb_dataless
# -- Compiling architecture arch of handshake_mux_1_tehb_dataless
# -- Compiling entity handshake_mux_1_tehb
# -- Compiling architecture arch of handshake_mux_1_tehb
# -- Loading entity handshake_mux_1_tehb_dataless
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_1.vhd(106): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_1.vhd(106): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_1.vhd(109): VHDL Compiler exiting
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_trunci_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_trunci_1
# -- Compiling architecture arch of handshake_trunci_1
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_trunci_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_1_dataless
# -- Compiling architecture arch of handshake_buffer_1_dataless
# -- Compiling entity handshake_buffer_1
# -- Compiling architecture arch of handshake_buffer_1
# -- Loading entity handshake_buffer_1_dataless
# End time: 14:29:23 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:23 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_2
# -- Compiling architecture arch of handshake_buffer_2
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_7_inner_or_n
# -- Compiling architecture arch of handshake_fork_7_inner_or_n
# -- Compiling entity handshake_fork_7_inner_regblock
# -- Compiling architecture arch of handshake_fork_7_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_7_inner
# -- Compiling architecture arch of handshake_fork_7_inner
# -- Loading entity handshake_fork_7_inner_or_n
# -- Loading entity handshake_fork_7_inner_regblock
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_7.vhd(113): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_7.vhd(113): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_7.vhd(116): VHDL Compiler exiting
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_constant_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_muli_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_muli_0_join_and_n
# -- Compiling architecture arch of handshake_muli_0_join_and_n
# -- Compiling entity handshake_muli_0_join
# -- Compiling architecture arch of handshake_muli_0_join
# -- Loading entity handshake_muli_0_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_muli_0_mul_4_stage
# -- Compiling architecture behav of handshake_muli_0_mul_4_stage
# -- Compiling entity handshake_muli_0_buff
# -- Compiling architecture arch of handshake_muli_0_buff
# -- Compiling entity handshake_muli_0_oehb_inner
# -- Compiling architecture arch of handshake_muli_0_oehb_inner
# -- Compiling entity handshake_muli_0_oehb
# -- Compiling architecture arch of handshake_muli_0_oehb
# -- Loading entity handshake_muli_0_oehb_inner
# -- Compiling entity handshake_muli_0
# -- Compiling architecture arch of handshake_muli_0
# -- Loading entity handshake_muli_0_join
# -- Loading entity handshake_muli_0_mul_4_stage
# -- Loading entity handshake_muli_0_buff
# -- Loading entity handshake_muli_0_oehb
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_muli_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_merge_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_merge_0.vhd(7): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_merge_0.vhd(7): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_merge_0.vhd(10): VHDL Compiler exiting
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_control_merge_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_control_merge_0_merge
# -- Compiling architecture arch of handshake_control_merge_0_merge
# -- Compiling entity handshake_control_merge_0_tehb_dataless
# -- Compiling architecture arch of handshake_control_merge_0_tehb_dataless
# -- Compiling entity handshake_control_merge_0_tehb
# -- Compiling architecture arch of handshake_control_merge_0_tehb
# -- Loading entity handshake_control_merge_0_tehb_dataless
# -- Compiling entity handshake_control_merge_0_fork_or_n
# -- Compiling architecture arch of handshake_control_merge_0_fork_or_n
# -- Compiling entity handshake_control_merge_0_fork_regblock
# -- Compiling architecture arch of handshake_control_merge_0_fork_regblock
# -- Compiling entity handshake_control_merge_0_fork
# -- Compiling architecture arch of handshake_control_merge_0_fork
# -- Loading entity handshake_control_merge_0_fork_or_n
# -- Loading entity handshake_control_merge_0_fork_regblock
# -- Compiling entity handshake_control_merge_0
# -- Compiling architecture arch of handshake_control_merge_0
# -- Loading entity handshake_control_merge_0_merge
# -- Loading entity handshake_control_merge_0_tehb
# -- Loading entity handshake_control_merge_0_fork
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_control_merge_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_4_dataless
# -- Compiling architecture arch of handshake_buffer_4_dataless
# -- Compiling entity handshake_buffer_4
# -- Compiling architecture arch of handshake_buffer_4
# -- Loading entity handshake_buffer_4_dataless
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_buffer_4.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_sink_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_sink_2
# -- Compiling architecture arch of handshake_sink_2
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_sink_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg_wrapper
# -- Compiling architecture behavioral of bicg_wrapper
# -- Loading entity mem_to_bram_32_5
# -- Loading entity bicg
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of bicg_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_3
# -- Compiling architecture arch of handshake_extsi_3
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_extsi_3.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_2
# -- Compiling architecture arch of handshake_extsi_2
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_extsi_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of types.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/tb_join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_sink_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_sink_1
# -- Compiling architecture arch of handshake_sink_1
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_sink_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_constant_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_0_or_n
# -- Compiling architecture arch of handshake_fork_0_or_n
# -- Compiling entity handshake_fork_0_regblock
# -- Compiling architecture arch of handshake_fork_0_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_0
# -- Compiling architecture arch of handshake_fork_0
# -- Loading entity handshake_fork_0_or_n
# -- Loading entity handshake_fork_0_regblock
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_1_inner_or_n
# -- Compiling architecture arch of handshake_fork_1_inner_or_n
# -- Compiling entity handshake_fork_1_inner_regblock
# -- Compiling architecture arch of handshake_fork_1_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_1_inner
# -- Compiling architecture arch of handshake_fork_1_inner
# -- Loading entity handshake_fork_1_inner_or_n
# -- Loading entity handshake_fork_1_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_1
# -- Compiling architecture arch of handshake_fork_1
# -- Loading entity handshake_fork_1_inner
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_6_inner_or_n
# -- Compiling architecture arch of handshake_fork_6_inner_or_n
# -- Compiling entity handshake_fork_6_inner_regblock
# -- Compiling architecture arch of handshake_fork_6_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_6_inner
# -- Compiling architecture arch of handshake_fork_6_inner
# -- Loading entity handshake_fork_6_inner_or_n
# -- Loading entity handshake_fork_6_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_6
# -- Compiling architecture arch of handshake_fork_6
# -- Loading entity handshake_fork_6_inner
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_6.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity bicg_wrapper_tb
# -- Compiling architecture behav of bicg_wrapper_tb
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(68): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity bicg_wrapper
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(101): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(101): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(119): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(119): Unknown expanded name.
# -- Loading entity tb_join
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(322): VHDL Compiler exiting
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mem_controller_0_control
# -- Compiling architecture arch of handshake_mem_controller_0_control
# -- Compiling entity handshake_mem_controller_0_write_arbiter_priority
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_priority
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd(87): (vcom-1246) Range 1 to 0 is null.
# -- Loading package types
# -- Compiling entity handshake_mem_controller_0_write_arbiter_addressing
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_addressing
# -- Compiling entity handshake_mem_controller_0_write_arbiter_addressReady
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_addressReady
# -- Compiling entity handshake_mem_controller_0_write_arbiter_data
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_data
# -- Compiling entity handshake_mem_controller_0_write_arbiter
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter
# -- Loading entity handshake_mem_controller_0_write_arbiter_priority
# -- Loading entity handshake_mem_controller_0_write_arbiter_addressing
# -- Loading entity handshake_mem_controller_0_write_arbiter_addressReady
# -- Loading entity handshake_mem_controller_0_write_arbiter_data
# -- Compiling entity handshake_mem_controller_0
# -- Compiling architecture arch of handshake_mem_controller_0
# -- Loading entity handshake_mem_controller_0_write_arbiter
# -- Loading entity handshake_mem_controller_0_control
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of handshake_mem_controller_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_3_inner_or_n
# -- Compiling architecture arch of handshake_fork_3_inner_or_n
# -- Compiling entity handshake_fork_3_inner_regblock
# -- Compiling architecture arch of handshake_fork_3_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_3_inner
# -- Compiling architecture arch of handshake_fork_3_inner
# -- Loading entity handshake_fork_3_inner_or_n
# -- Loading entity handshake_fork_3_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_3
# -- Compiling architecture arch of handshake_fork_3
# -- Loading entity handshake_fork_3_inner
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_3.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity handshake_fork_0
# -- Loading entity handshake_buffer_0
# -- Loading package types
# -- Loading entity handshake_mem_controller_0
# -- Loading entity handshake_constant_0
# -- Loading entity handshake_fork_1
# -- Loading entity handshake_buffer_1
# -- Loading entity handshake_extsi_0
# ** Error: (vcom-11) Could not find work.handshake_merge_0.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1221): (vcom-1195) Cannot find expanded name "work.handshake_merge_0".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1221): Unknown expanded name.
# -- Loading package MATH_REAL
# -- Loading entity handshake_mux_0
# -- Loading entity handshake_buffer_2
# ** Error: (vcom-11) Could not find work.handshake_mux_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1526): (vcom-1195) Cannot find expanded name "work.handshake_mux_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1526): Unknown expanded name.
# -- Loading entity handshake_buffer_3
# -- Loading entity handshake_buffer_4
# ** Error: (vcom-11) Could not find work.handshake_fork_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1616): (vcom-1195) Cannot find expanded name "work.handshake_fork_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(1616): Unknown expanded name.
# -- Loading entity handshake_extsi_1
# -- Loading entity handshake_extsi_2
# -- Loading entity handshake_trunci_0
# -- Loading entity handshake_cond_br_0
# -- Loading entity handshake_fork_3
# -- Loading entity handshake_cond_br_1
# -- Loading entity handshake_sink_0
# -- Loading entity handshake_cond_br_2
# -- Loading entity handshake_sink_1
# -- Loading entity handshake_control_merge_0
# -- Loading entity handshake_fork_4
# ** Error: (vcom-11) Could not find work.handshake_mux_2.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2450): (vcom-1195) Cannot find expanded name "work.handshake_mux_2".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2450): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_mux_1.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2528): (vcom-1195) Cannot find expanded name "work.handshake_mux_1".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2528): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork_5.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2618): (vcom-1195) Cannot find expanded name "work.handshake_fork_5".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(2618): Unknown expanded name.
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# -- Loading entity handshake_extsi_3
# -- Loading entity handshake_buffer_5
# -- Loading entity handshake_buffer_6
# -- Loading entity handshake_muli_0
# -- Loading entity handshake_addi_0
# -- Loading entity handshake_fork_6
# -- Loading entity handshake_buffer_7
# -- Loading entity handshake_trunci_1
# -- Loading entity handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.handshake_fork_7.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3187): (vcom-1195) Cannot find expanded name "work.handshake_fork_7".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(3187): Unknown expanded name.
# -- Loading entity handshake_sink_2
# -- Loading entity handshake_extsi_4
# -- Loading entity handshake_store_0
# ** Error: (vcom-11) Could not find work.handshake_fork_8.
# ** Error (suppressible): /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4046): (vcom-1195) Cannot find expanded name "work.handshake_fork_8".
# ** Error: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4046): Unknown expanded name.
# ** Note: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd(4117): VHDL Compiler exiting
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 24, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_8_inner_or_n
# -- Compiling architecture arch of handshake_fork_8_inner_or_n
# -- Compiling entity handshake_fork_8_inner_regblock
# -- Compiling architecture arch of handshake_fork_8_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_8_inner
# -- Compiling architecture arch of handshake_fork_8_inner
# -- Loading entity handshake_fork_8_inner_or_n
# -- Loading entity handshake_fork_8_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_8
# -- Compiling architecture arch of handshake_fork_8
# -- Loading entity handshake_fork_8_inner
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_8.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_2_inner_or_n
# -- Compiling architecture arch of handshake_fork_2_inner_or_n
# -- Compiling entity handshake_fork_2_inner_regblock
# -- Compiling architecture arch of handshake_fork_2_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_2_inner
# -- Compiling architecture arch of handshake_fork_2_inner
# -- Loading entity handshake_fork_2_inner_or_n
# -- Loading entity handshake_fork_2_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_2
# -- Compiling architecture arch of handshake_fork_2
# -- Loading entity handshake_fork_2_inner
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_5_inner_or_n
# -- Compiling architecture arch of handshake_fork_5_inner_or_n
# -- Compiling entity handshake_fork_5_inner_regblock
# -- Compiling architecture arch of handshake_fork_5_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_5_inner
# -- Compiling architecture arch of handshake_fork_5_inner
# -- Loading entity handshake_fork_5_inner_or_n
# -- Loading entity handshake_fork_5_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_5
# -- Compiling architecture arch of handshake_fork_5
# -- Loading entity handshake_fork_5_inner
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_5.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_2_tehb_dataless
# -- Compiling architecture arch of handshake_mux_2_tehb_dataless
# -- Compiling entity handshake_mux_2_tehb
# -- Compiling architecture arch of handshake_mux_2_tehb
# -- Loading entity handshake_mux_2_tehb_dataless
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity handshake_mux_2
# -- Compiling architecture arch of handshake_mux_2
# -- Loading entity handshake_mux_2_tehb
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_mux_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_1_tehb_dataless
# -- Compiling architecture arch of handshake_mux_1_tehb_dataless
# -- Compiling entity handshake_mux_1_tehb
# -- Compiling architecture arch of handshake_mux_1_tehb
# -- Loading entity handshake_mux_1_tehb_dataless
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity handshake_mux_1
# -- Compiling architecture arch of handshake_mux_1
# -- Loading entity handshake_mux_1_tehb
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_mux_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_7_inner_or_n
# -- Compiling architecture arch of handshake_fork_7_inner_or_n
# -- Compiling entity handshake_fork_7_inner_regblock
# -- Compiling architecture arch of handshake_fork_7_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_7_inner
# -- Compiling architecture arch of handshake_fork_7_inner
# -- Loading entity handshake_fork_7_inner_or_n
# -- Loading entity handshake_fork_7_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_7
# -- Compiling architecture arch of handshake_fork_7
# -- Loading entity handshake_fork_7_inner
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork_7.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_merge_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity handshake_merge_0_inner
# -- Compiling architecture arch of handshake_merge_0_inner
# -- Compiling entity handshake_merge_0_tehb_dataless
# -- Compiling architecture arch of handshake_merge_0_tehb_dataless
# -- Compiling entity handshake_merge_0_tehb
# -- Compiling architecture arch of handshake_merge_0_tehb
# -- Loading entity handshake_merge_0_tehb_dataless
# -- Compiling entity handshake_merge_0
# -- Compiling architecture arch of handshake_merge_0
# -- Loading entity handshake_merge_0_inner
# -- Loading entity handshake_merge_0_tehb
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_merge_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity bicg_wrapper_tb
# -- Compiling architecture behav of bicg_wrapper_tb
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(68): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity bicg_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# End time: 14:29:24 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_bicg_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:24 on May 12,2025
# vcom -work work -2008 -explicit /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity handshake_fork_0
# -- Loading entity handshake_buffer_0
# -- Loading package types
# -- Loading entity handshake_mem_controller_0
# -- Loading entity handshake_constant_0
# -- Loading entity handshake_fork_1
# -- Loading entity handshake_buffer_1
# -- Loading entity handshake_extsi_0
# -- Loading entity handshake_merge_0
# -- Loading package MATH_REAL
# -- Loading entity handshake_mux_0
# -- Loading entity handshake_buffer_2
# -- Loading entity handshake_mux_1
# -- Loading entity handshake_buffer_3
# -- Loading entity handshake_buffer_4
# -- Loading entity handshake_fork_2
# -- Loading entity handshake_extsi_1
# -- Loading entity handshake_extsi_2
# -- Loading entity handshake_trunci_0
# -- Loading entity handshake_cond_br_0
# -- Loading entity handshake_fork_3
# -- Loading entity handshake_cond_br_1
# -- Loading entity handshake_sink_0
# -- Loading entity handshake_cond_br_2
# -- Loading entity handshake_sink_1
# -- Loading entity handshake_control_merge_0
# -- Loading entity handshake_fork_4
# -- Loading entity handshake_mux_2
# -- Loading entity handshake_fork_5
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# -- Loading entity handshake_extsi_3
# -- Loading entity handshake_buffer_5
# -- Loading entity handshake_buffer_6
# -- Loading entity handshake_muli_0
# -- Loading entity handshake_addi_0
# -- Loading entity handshake_fork_6
# -- Loading entity handshake_buffer_7
# -- Loading entity handshake_trunci_1
# -- Loading entity handshake_cmpi_0
# -- Loading entity handshake_fork_7
# -- Loading entity handshake_sink_2
# -- Loading entity handshake_extsi_4
# -- Loading entity handshake_store_0
# -- Loading entity handshake_fork_8
# End time: 14:29:25 on May 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of bicg.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_5.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_5_inner
# -- Compiling architecture arch of handshake_buffer_5_inner
# -- Compiling entity handshake_buffer_5
# -- Compiling architecture arch of handshake_buffer_5
# -- Loading entity handshake_buffer_5_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/mem_to_bram_32_5.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram_32_5
# -- Compiling architecture arch of mem_to_bram_32_5
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_store_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_store_0
# -- Compiling architecture arch of handshake_store_0
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_trunci_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_trunci_0
# -- Compiling architecture arch of handshake_trunci_0
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_sink_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_sink_0
# -- Compiling architecture arch of handshake_sink_0
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cmpi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cmpi_0_join_and_n
# -- Compiling architecture arch of handshake_cmpi_0_join_and_n
# -- Compiling entity handshake_cmpi_0_join
# -- Compiling architecture arch of handshake_cmpi_0_join
# -- Loading entity handshake_cmpi_0_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity handshake_cmpi_0_join
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_4
# -- Compiling architecture arch of handshake_extsi_4
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_4_or_n
# -- Compiling architecture arch of handshake_fork_4_or_n
# -- Compiling entity handshake_fork_4_regblock
# -- Compiling architecture arch of handshake_fork_4_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_4
# -- Compiling architecture arch of handshake_fork_4
# -- Loading entity handshake_fork_4_or_n
# -- Loading entity handshake_fork_4_regblock
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cond_br_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cond_br_0_inner_join_and_n
# -- Compiling architecture arch of handshake_cond_br_0_inner_join_and_n
# -- Compiling entity handshake_cond_br_0_inner_join
# -- Compiling architecture arch of handshake_cond_br_0_inner_join
# -- Loading entity handshake_cond_br_0_inner_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cond_br_0_inner
# -- Compiling architecture arch of handshake_cond_br_0_inner
# -- Loading entity handshake_cond_br_0_inner_join
# -- Compiling entity handshake_cond_br_0
# -- Compiling architecture arch of handshake_cond_br_0
# -- Loading entity handshake_cond_br_0_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_7.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_7_dataless
# -- Compiling architecture arch of handshake_buffer_7_dataless
# -- Compiling entity handshake_buffer_7
# -- Compiling architecture arch of handshake_buffer_7
# -- Loading entity handshake_buffer_7_dataless
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_6.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_6_dataless
# -- Compiling architecture arch of handshake_buffer_6_dataless
# -- Compiling entity handshake_buffer_6
# -- Compiling architecture arch of handshake_buffer_6
# -- Loading entity handshake_buffer_6_dataless
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_3_inner
# -- Compiling architecture arch of handshake_buffer_3_inner
# -- Compiling entity handshake_buffer_3
# -- Compiling architecture arch of handshake_buffer_3
# -- Loading entity handshake_buffer_3_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_constant_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_1
# -- Compiling architecture arch of handshake_extsi_1
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_addi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_addi_0_join_and_n
# -- Compiling architecture arch of handshake_addi_0_join_and_n
# -- Compiling entity handshake_addi_0_join
# -- Compiling architecture arch of handshake_addi_0_join
# -- Loading entity handshake_addi_0_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_addi_0
# -- Compiling architecture arch of handshake_addi_0
# -- Loading entity handshake_addi_0_join
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_0_tehb
# -- Compiling architecture arch of handshake_mux_0_tehb
# -- Loading package MATH_REAL
# -- Compiling entity handshake_mux_0
# -- Compiling architecture arch of handshake_mux_0
# -- Loading entity handshake_mux_0_tehb
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_0
# -- Compiling architecture arch of handshake_extsi_0
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_0
# -- Compiling architecture arch of handshake_buffer_0
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cond_br_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cond_br_1_inner_join_and_n
# -- Compiling architecture arch of handshake_cond_br_1_inner_join_and_n
# -- Compiling entity handshake_cond_br_1_inner_join
# -- Compiling architecture arch of handshake_cond_br_1_inner_join
# -- Loading entity handshake_cond_br_1_inner_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cond_br_1_inner
# -- Compiling architecture arch of handshake_cond_br_1_inner
# -- Loading entity handshake_cond_br_1_inner_join
# -- Compiling entity handshake_cond_br_1
# -- Compiling architecture arch of handshake_cond_br_1
# -- Loading entity handshake_cond_br_1_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_cond_br_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_cond_br_2_join_and_n
# -- Compiling architecture arch of handshake_cond_br_2_join_and_n
# -- Compiling entity handshake_cond_br_2_join
# -- Compiling architecture arch of handshake_cond_br_2_join
# -- Loading entity handshake_cond_br_2_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cond_br_2
# -- Compiling architecture arch of handshake_cond_br_2
# -- Loading entity handshake_cond_br_2_join
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_trunci_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_trunci_1
# -- Compiling architecture arch of handshake_trunci_1
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_1_dataless
# -- Compiling architecture arch of handshake_buffer_1_dataless
# -- Compiling entity handshake_buffer_1
# -- Compiling architecture arch of handshake_buffer_1
# -- Loading entity handshake_buffer_1_dataless
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_2
# -- Compiling architecture arch of handshake_buffer_2
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_constant_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_muli_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_muli_0_join_and_n
# -- Compiling architecture arch of handshake_muli_0_join_and_n
# -- Compiling entity handshake_muli_0_join
# -- Compiling architecture arch of handshake_muli_0_join
# -- Loading entity handshake_muli_0_join_and_n
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_muli_0_mul_4_stage
# -- Compiling architecture behav of handshake_muli_0_mul_4_stage
# -- Compiling entity handshake_muli_0_buff
# -- Compiling architecture arch of handshake_muli_0_buff
# -- Compiling entity handshake_muli_0_oehb_inner
# -- Compiling architecture arch of handshake_muli_0_oehb_inner
# -- Compiling entity handshake_muli_0_oehb
# -- Compiling architecture arch of handshake_muli_0_oehb
# -- Loading entity handshake_muli_0_oehb_inner
# -- Compiling entity handshake_muli_0
# -- Compiling architecture arch of handshake_muli_0
# -- Loading entity handshake_muli_0_join
# -- Loading entity handshake_muli_0_mul_4_stage
# -- Loading entity handshake_muli_0_buff
# -- Loading entity handshake_muli_0_oehb
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_control_merge_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_control_merge_0_merge
# -- Compiling architecture arch of handshake_control_merge_0_merge
# -- Compiling entity handshake_control_merge_0_tehb_dataless
# -- Compiling architecture arch of handshake_control_merge_0_tehb_dataless
# -- Compiling entity handshake_control_merge_0_tehb
# -- Compiling architecture arch of handshake_control_merge_0_tehb
# -- Loading entity handshake_control_merge_0_tehb_dataless
# -- Compiling entity handshake_control_merge_0_fork_or_n
# -- Compiling architecture arch of handshake_control_merge_0_fork_or_n
# -- Compiling entity handshake_control_merge_0_fork_regblock
# -- Compiling architecture arch of handshake_control_merge_0_fork_regblock
# -- Compiling entity handshake_control_merge_0_fork
# -- Compiling architecture arch of handshake_control_merge_0_fork
# -- Loading entity handshake_control_merge_0_fork_or_n
# -- Loading entity handshake_control_merge_0_fork_regblock
# -- Compiling entity handshake_control_merge_0
# -- Compiling architecture arch of handshake_control_merge_0
# -- Loading entity handshake_control_merge_0_merge
# -- Loading entity handshake_control_merge_0_tehb
# -- Loading entity handshake_control_merge_0_fork
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_buffer_4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_buffer_4_dataless
# -- Compiling architecture arch of handshake_buffer_4_dataless
# -- Compiling entity handshake_buffer_4
# -- Compiling architecture arch of handshake_buffer_4
# -- Loading entity handshake_buffer_4_dataless
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_sink_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_sink_2
# -- Compiling architecture arch of handshake_sink_2
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg_wrapper
# -- Compiling architecture behavioral of bicg_wrapper
# -- Loading entity mem_to_bram_32_5
# -- Loading entity bicg
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_3
# -- Compiling architecture arch of handshake_extsi_3
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_extsi_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_extsi_2
# -- Compiling architecture arch of handshake_extsi_2
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/tb_join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_sink_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_sink_1
# -- Compiling architecture arch of handshake_sink_1
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_constant_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_0_or_n
# -- Compiling architecture arch of handshake_fork_0_or_n
# -- Compiling entity handshake_fork_0_regblock
# -- Compiling architecture arch of handshake_fork_0_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_0
# -- Compiling architecture arch of handshake_fork_0
# -- Loading entity handshake_fork_0_or_n
# -- Loading entity handshake_fork_0_regblock
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_1_inner_or_n
# -- Compiling architecture arch of handshake_fork_1_inner_or_n
# -- Compiling entity handshake_fork_1_inner_regblock
# -- Compiling architecture arch of handshake_fork_1_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_1_inner
# -- Compiling architecture arch of handshake_fork_1_inner
# -- Loading entity handshake_fork_1_inner_or_n
# -- Loading entity handshake_fork_1_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_1
# -- Compiling architecture arch of handshake_fork_1
# -- Loading entity handshake_fork_1_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_6.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_6_inner_or_n
# -- Compiling architecture arch of handshake_fork_6_inner_or_n
# -- Compiling entity handshake_fork_6_inner_regblock
# -- Compiling architecture arch of handshake_fork_6_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_6_inner
# -- Compiling architecture arch of handshake_fork_6_inner
# -- Loading entity handshake_fork_6_inner_or_n
# -- Loading entity handshake_fork_6_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_6
# -- Compiling architecture arch of handshake_fork_6
# -- Loading entity handshake_fork_6_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mem_controller_0_control
# -- Compiling architecture arch of handshake_mem_controller_0_control
# -- Compiling entity handshake_mem_controller_0_write_arbiter_priority
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_priority
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mem_controller_0.vhd(87): (vcom-1246) Range 1 to 0 is null.
# -- Loading package types
# -- Compiling entity handshake_mem_controller_0_write_arbiter_addressing
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_addressing
# -- Compiling entity handshake_mem_controller_0_write_arbiter_addressReady
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_addressReady
# -- Compiling entity handshake_mem_controller_0_write_arbiter_data
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter_data
# -- Compiling entity handshake_mem_controller_0_write_arbiter
# -- Compiling architecture arch of handshake_mem_controller_0_write_arbiter
# -- Loading entity handshake_mem_controller_0_write_arbiter_priority
# -- Loading entity handshake_mem_controller_0_write_arbiter_addressing
# -- Loading entity handshake_mem_controller_0_write_arbiter_addressReady
# -- Loading entity handshake_mem_controller_0_write_arbiter_data
# -- Compiling entity handshake_mem_controller_0
# -- Compiling architecture arch of handshake_mem_controller_0
# -- Loading entity handshake_mem_controller_0_write_arbiter
# -- Loading entity handshake_mem_controller_0_control
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_3_inner_or_n
# -- Compiling architecture arch of handshake_fork_3_inner_or_n
# -- Compiling entity handshake_fork_3_inner_regblock
# -- Compiling architecture arch of handshake_fork_3_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_3_inner
# -- Compiling architecture arch of handshake_fork_3_inner
# -- Loading entity handshake_fork_3_inner_or_n
# -- Loading entity handshake_fork_3_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_3
# -- Compiling architecture arch of handshake_fork_3
# -- Loading entity handshake_fork_3_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_8_inner_or_n
# -- Compiling architecture arch of handshake_fork_8_inner_or_n
# -- Compiling entity handshake_fork_8_inner_regblock
# -- Compiling architecture arch of handshake_fork_8_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_8_inner
# -- Compiling architecture arch of handshake_fork_8_inner
# -- Loading entity handshake_fork_8_inner_or_n
# -- Loading entity handshake_fork_8_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_8
# -- Compiling architecture arch of handshake_fork_8
# -- Loading entity handshake_fork_8_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_2_inner_or_n
# -- Compiling architecture arch of handshake_fork_2_inner_or_n
# -- Compiling entity handshake_fork_2_inner_regblock
# -- Compiling architecture arch of handshake_fork_2_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_2_inner
# -- Compiling architecture arch of handshake_fork_2_inner
# -- Loading entity handshake_fork_2_inner_or_n
# -- Loading entity handshake_fork_2_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_2
# -- Compiling architecture arch of handshake_fork_2
# -- Loading entity handshake_fork_2_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_5.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_5_inner_or_n
# -- Compiling architecture arch of handshake_fork_5_inner_or_n
# -- Compiling entity handshake_fork_5_inner_regblock
# -- Compiling architecture arch of handshake_fork_5_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_5_inner
# -- Compiling architecture arch of handshake_fork_5_inner
# -- Loading entity handshake_fork_5_inner_or_n
# -- Loading entity handshake_fork_5_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_5
# -- Compiling architecture arch of handshake_fork_5
# -- Loading entity handshake_fork_5_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_2_tehb_dataless
# -- Compiling architecture arch of handshake_mux_2_tehb_dataless
# -- Compiling entity handshake_mux_2_tehb
# -- Compiling architecture arch of handshake_mux_2_tehb
# -- Loading entity handshake_mux_2_tehb_dataless
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity handshake_mux_2
# -- Compiling architecture arch of handshake_mux_2
# -- Loading entity handshake_mux_2_tehb
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_mux_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_mux_1_tehb_dataless
# -- Compiling architecture arch of handshake_mux_1_tehb_dataless
# -- Compiling entity handshake_mux_1_tehb
# -- Compiling architecture arch of handshake_mux_1_tehb
# -- Loading entity handshake_mux_1_tehb_dataless
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity handshake_mux_1
# -- Compiling architecture arch of handshake_mux_1
# -- Loading entity handshake_mux_1_tehb
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_fork_7.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity handshake_fork_7_inner_or_n
# -- Compiling architecture arch of handshake_fork_7_inner_or_n
# -- Compiling entity handshake_fork_7_inner_regblock
# -- Compiling architecture arch of handshake_fork_7_inner_regblock
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_fork_7_inner
# -- Compiling architecture arch of handshake_fork_7_inner
# -- Loading entity handshake_fork_7_inner_or_n
# -- Loading entity handshake_fork_7_inner_regblock
# -- Loading package types
# -- Compiling entity handshake_fork_7
# -- Compiling architecture arch of handshake_fork_7
# -- Loading entity handshake_fork_7_inner
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/handshake_merge_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity handshake_merge_0_inner
# -- Compiling architecture arch of handshake_merge_0_inner
# -- Compiling entity handshake_merge_0_tehb_dataless
# -- Compiling architecture arch of handshake_merge_0_tehb_dataless
# -- Compiling entity handshake_merge_0_tehb
# -- Compiling architecture arch of handshake_merge_0_tehb
# -- Loading entity handshake_merge_0_tehb_dataless
# -- Compiling entity handshake_merge_0
# -- Compiling architecture arch of handshake_merge_0
# -- Loading entity handshake_merge_0_inner
# -- Loading entity handshake_merge_0_tehb
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity bicg_wrapper_tb
# -- Compiling architecture behav of bicg_wrapper_tb
# ** Warning: /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(68): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity bicg_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# vcom -work work -2008 -explicit -stats=none /home/kossayba/dynamatic/tutorials/OutOfOrderTests/super-simple-nested-loop/out/sim/VHDL_SRC/bicg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity handshake_fork_0
# -- Loading entity handshake_buffer_0
# -- Loading package types
# -- Loading entity handshake_mem_controller_0
# -- Loading entity handshake_constant_0
# -- Loading entity handshake_fork_1
# -- Loading entity handshake_buffer_1
# -- Loading entity handshake_extsi_0
# -- Loading entity handshake_merge_0
# -- Loading package MATH_REAL
# -- Loading entity handshake_mux_0
# -- Loading entity handshake_buffer_2
# -- Loading entity handshake_mux_1
# -- Loading entity handshake_buffer_3
# -- Loading entity handshake_buffer_4
# -- Loading entity handshake_fork_2
# -- Loading entity handshake_extsi_1
# -- Loading entity handshake_extsi_2
# -- Loading entity handshake_trunci_0
# -- Loading entity handshake_cond_br_0
# -- Loading entity handshake_fork_3
# -- Loading entity handshake_cond_br_1
# -- Loading entity handshake_sink_0
# -- Loading entity handshake_cond_br_2
# -- Loading entity handshake_sink_1
# -- Loading entity handshake_control_merge_0
# -- Loading entity handshake_fork_4
# -- Loading entity handshake_mux_2
# -- Loading entity handshake_fork_5
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# -- Loading entity handshake_extsi_3
# -- Loading entity handshake_buffer_5
# -- Loading entity handshake_buffer_6
# -- Loading entity handshake_muli_0
# -- Loading entity handshake_addi_0
# -- Loading entity handshake_fork_6
# -- Loading entity handshake_buffer_7
# -- Loading entity handshake_trunci_1
# -- Loading entity handshake_cmpi_0
# -- Loading entity handshake_fork_7
# -- Loading entity handshake_sink_2
# -- Loading entity handshake_extsi_4
# -- Loading entity handshake_store_0
# -- Loading entity handshake_fork_8
# 52 compiles, 0 failed with no errors.
# vsim bicg_wrapper_tb 
# Start time: 14:29:26 on May 12,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.bicg_wrapper_tb(behav)
# Loading work.bicg_wrapper(behavioral)
# Loading work.mem_to_bram_32_5(arch)
# Loading work.types
# Loading ieee.math_real(body)
# Loading work.bicg(behavioral)
# Loading work.handshake_fork_0(arch)
# Loading work.handshake_fork_0_or_n(arch)
# Loading work.handshake_fork_0_regblock(arch)
# Loading work.handshake_buffer_0(arch)
# Loading work.handshake_mem_controller_0(arch)
# Loading work.handshake_mem_controller_0_write_arbiter(arch)
# Loading work.handshake_mem_controller_0_write_arbiter_priority(arch)
# Loading work.handshake_mem_controller_0_write_arbiter_addressing(arch)
# Loading work.handshake_mem_controller_0_write_arbiter_addressready(arch)
# Loading work.handshake_mem_controller_0_write_arbiter_data(arch)
# Loading work.handshake_mem_controller_0_control(arch)
# Loading work.handshake_constant_0(arch)
# Loading work.handshake_fork_1(arch)
# Loading work.handshake_fork_1_inner(arch)
# Loading work.handshake_fork_1_inner_or_n(arch)
# Loading work.handshake_fork_1_inner_regblock(arch)
# Loading work.handshake_buffer_1(arch)
# Loading work.handshake_buffer_1_dataless(arch)
# Loading work.handshake_extsi_0(arch)
# Loading work.handshake_merge_0(arch)
# Loading work.handshake_merge_0_inner(arch)
# Loading work.handshake_merge_0_tehb(arch)
# Loading work.handshake_merge_0_tehb_dataless(arch)
# Loading work.handshake_mux_0(arch)
# Loading work.handshake_mux_0_tehb(arch)
# Loading work.handshake_buffer_2(arch)
# Loading work.handshake_mux_1(arch)
# Loading work.handshake_mux_1_tehb(arch)
# Loading work.handshake_mux_1_tehb_dataless(arch)
# Loading work.handshake_buffer_3(arch)
# Loading work.handshake_buffer_3_inner(arch)
# Loading work.handshake_buffer_4(arch)
# Loading work.handshake_buffer_4_dataless(arch)
# Loading work.handshake_fork_2(arch)
# Loading work.handshake_fork_2_inner(arch)
# Loading work.handshake_fork_2_inner_or_n(arch)
# Loading work.handshake_fork_2_inner_regblock(arch)
# Loading work.handshake_extsi_1(arch)
# Loading work.handshake_extsi_2(arch)
# Loading work.handshake_trunci_0(arch)
# Loading work.handshake_cond_br_0(arch)
# Loading work.handshake_cond_br_0_inner(arch)
# Loading work.handshake_cond_br_0_inner_join(arch)
# Loading work.handshake_cond_br_0_inner_join_and_n(arch)
# Loading work.handshake_fork_3(arch)
# Loading work.handshake_fork_3_inner(arch)
# Loading work.handshake_fork_3_inner_or_n(arch)
# Loading work.handshake_fork_3_inner_regblock(arch)
# Loading work.handshake_cond_br_1(arch)
# Loading work.handshake_cond_br_1_inner(arch)
# Loading work.handshake_cond_br_1_inner_join(arch)
# Loading work.handshake_cond_br_1_inner_join_and_n(arch)
# Loading work.handshake_sink_0(arch)
# Loading work.handshake_cond_br_2(arch)
# Loading work.handshake_cond_br_2_join(arch)
# Loading work.handshake_cond_br_2_join_and_n(arch)
# Loading work.handshake_sink_1(arch)
# Loading work.handshake_control_merge_0(arch)
# Loading work.handshake_control_merge_0_merge(arch)
# Loading work.handshake_control_merge_0_tehb(arch)
# Loading work.handshake_control_merge_0_tehb_dataless(arch)
# Loading work.handshake_control_merge_0_fork(arch)
# Loading work.handshake_control_merge_0_fork_or_n(arch)
# Loading work.handshake_control_merge_0_fork_regblock(arch)
# Loading work.handshake_fork_4(arch)
# Loading work.handshake_fork_4_or_n(arch)
# Loading work.handshake_fork_4_regblock(arch)
# Loading work.handshake_mux_2(arch)
# Loading work.handshake_mux_2_tehb(arch)
# Loading work.handshake_mux_2_tehb_dataless(arch)
# Loading work.handshake_fork_5(arch)
# Loading work.handshake_fork_5_inner(arch)
# Loading work.handshake_fork_5_inner_or_n(arch)
# Loading work.handshake_fork_5_inner_regblock(arch)
# Loading work.handshake_constant_1(arch)
# Loading work.handshake_constant_2(arch)
# Loading work.handshake_extsi_3(arch)
# Loading work.handshake_buffer_5(arch)
# Loading work.handshake_buffer_5_inner(arch)
# Loading work.handshake_buffer_6(arch)
# Loading work.handshake_buffer_6_dataless(arch)
# Loading work.handshake_muli_0(arch)
# Loading work.handshake_muli_0_join(arch)
# Loading work.handshake_muli_0_join_and_n(arch)
# Loading work.handshake_muli_0_mul_4_stage(behav)
# Loading work.handshake_muli_0_buff(arch)
# Loading work.handshake_muli_0_oehb(arch)
# Loading work.handshake_muli_0_oehb_inner(arch)
# Loading work.handshake_addi_0(arch)
# Loading work.handshake_addi_0_join(arch)
# Loading work.handshake_addi_0_join_and_n(arch)
# Loading work.handshake_fork_6(arch)
# Loading work.handshake_fork_6_inner(arch)
# Loading work.handshake_fork_6_inner_or_n(arch)
# Loading work.handshake_fork_6_inner_regblock(arch)
# Loading work.handshake_buffer_7(arch)
# Loading work.handshake_buffer_7_dataless(arch)
# Loading work.handshake_trunci_1(arch)
# Loading work.handshake_cmpi_0(arch)
# Loading work.handshake_cmpi_0_join(arch)
# Loading work.handshake_cmpi_0_join_and_n(arch)
# Loading work.handshake_fork_7(arch)
# Loading work.handshake_fork_7_inner(arch)
# Loading work.handshake_fork_7_inner_or_n(arch)
# Loading work.handshake_fork_7_inner_regblock(arch)
# Loading work.handshake_sink_2(arch)
# Loading work.handshake_extsi_4(arch)
# Loading work.handshake_store_0(arch)
# Loading work.handshake_fork_8(arch)
# Loading work.handshake_fork_8_inner(arch)
# Loading work.handshake_fork_8_inner_or_n(arch)
# Loading work.handshake_fork_8_inner_regblock(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# Loading work.tb_join(arch)
# ** Warning: Design size of 24803 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux9
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 8  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 11  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 11  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 11  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 11  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/mux0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 16  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 16  Instance: /bicg_wrapper_tb/duv/bicg_wrapped/cmpi0
# End time: 14:29:26 on May 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 95
