{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639421145794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639421145794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 19:45:45 2021 " "Processing started: Mon Dec 13 19:45:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639421145794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639421145794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MoraGras_VillenaJimenez_FSD_E2E3 -c MoraGras_VillenaJimenez_FSD_E2E3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MoraGras_VillenaJimenez_FSD_E2E3 -c MoraGras_VillenaJimenez_FSD_E2E3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639421145794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639421146284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639421146284 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sem_clocks.v(58) " "Verilog HDL Module Instantiation warning at sem_clocks.v(58): ignored dangling comma in List of Port Connections" {  } { { "sem_clocks.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/sem_clocks.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1639421153270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sem_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file sem_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 sem_clocks " "Found entity 1: sem_clocks" {  } { { "sem_clocks.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/sem_clocks.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639421153270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639421153270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter_tc.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_counter_tc.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_counter_tc " "Found entity 1: binary_counter_tc" {  } { { "binary_counter_tc.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/binary_counter_tc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639421153280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639421153280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sem_compara.v 1 1 " "Found 1 design units, including 1 entities, in source file sem_compara.v" { { "Info" "ISGN_ENTITY_NAME" "1 sem_compara " "Found entity 1: sem_compara" {  } { { "sem_compara.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/sem_compara.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639421153280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639421153280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sem_compara " "Elaborating entity \"sem_compara\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639421153311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sem_clocks sem_clocks:CONTADOR " "Elaborating entity \"sem_clocks\" for hierarchy \"sem_clocks:CONTADOR\"" {  } { { "sem_compara.v" "CONTADOR" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/sem_compara.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639421153321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_tc sem_clocks:CONTADOR\|binary_counter_tc:DIVISOR " "Elaborating entity \"binary_counter_tc\" for hierarchy \"sem_clocks:CONTADOR\|binary_counter_tc:DIVISOR\"" {  } { { "sem_clocks.v" "DIVISOR" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/sem_clocks.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639421153321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 binary_counter_tc.v(30) " "Verilog HDL assignment warning at binary_counter_tc.v(30): truncated value with size 32 to match size of target (24)" {  } { { "binary_counter_tc.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/binary_counter_tc.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639421153329 "|sem_clocks|binary_counter_tc:contador_reloj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 binary_counter_tc.v(34) " "Verilog HDL assignment warning at binary_counter_tc.v(34): truncated value with size 32 to match size of target (1)" {  } { { "binary_counter_tc.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/binary_counter_tc.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639421153329 "|sem_clocks|binary_counter_tc:contador_reloj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_tc sem_clocks:CONTADOR\|binary_counter_tc:SEMAFOROS " "Elaborating entity \"binary_counter_tc\" for hierarchy \"sem_clocks:CONTADOR\|binary_counter_tc:SEMAFOROS\"" {  } { { "sem_clocks.v" "SEMAFOROS" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/sem_clocks.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639421153329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 binary_counter_tc.v(30) " "Verilog HDL assignment warning at binary_counter_tc.v(30): truncated value with size 32 to match size of target (6)" {  } { { "binary_counter_tc.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/binary_counter_tc.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639421153329 "|sem_clocks|binary_counter_tc:contador_sem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 binary_counter_tc.v(34) " "Verilog HDL assignment warning at binary_counter_tc.v(34): truncated value with size 32 to match size of target (1)" {  } { { "binary_counter_tc.v" "" { Text "C:/Users/amorgra/OneDrive - UPV/2-A/FSD/Entregables/FSD_E23/binary_counter_tc.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639421153329 "|sem_clocks|binary_counter_tc:contador_sem"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639421153602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639421153655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639421153987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639421153987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639421154019 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639421154019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639421154019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639421154019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639421154019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 19:45:54 2021 " "Processing ended: Mon Dec 13 19:45:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639421154019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639421154019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639421154019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639421154019 ""}
