/// Auto-generated register definitions for QUADSPI
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::quadspi {

// ============================================================================
// QUADSPI - QuadSPI interface
// Base Address: 0xA0001000
// ============================================================================

/// QUADSPI Register Structure
struct QUADSPI_Registers {

    /// control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// device configuration register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DCR;

    /// status register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// flag clear register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FCR;

    /// data length register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DLR;

    /// communication configuration register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR;

    /// address register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AR;

    /// ABR
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ABR;

    /// data register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR;

    /// polling status mask register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PSMKR;

    /// polling status match register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PSMAR;

    /// polling interval register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PIR;

    /// low-power timeout register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LPTR;
};

static_assert(sizeof(QUADSPI_Registers) >= 52, "QUADSPI_Registers size mismatch");

/// QUADSPI peripheral instance
inline QUADSPI_Registers* QUADSPI() {
    return reinterpret_cast<QUADSPI_Registers*>(0xA0001000);
}

}  // namespace alloy::hal::st::stm32f7::quadspi
