// Copyright 2024 EPFL
// Solderpad Hardware License, Version 2.1, see LICENSE.md for details.
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
//
// File: example_timer_sdk.c
// Author: Juan Sapriza, Francesco Poluzzi
// Date: 23/07/2024
// Description: Example application to test the Timer SDK. Will count the time to execute a few short tasks.

#include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <math.h>
#include "core_v_mini_mcu.h"
#include "timer_sdk.h"
#include "x-heep.h"
#include "soc_ctrl.h"

/* By default, printfs are activated for FPGA and disabled for simulation. */
#define PRINTF_IN_FPGA  1
#define PRINTF_IN_SIM   0

/* Error tolerances for the tests. */
#define CYCLE_TOLERANCE  2         // cycles tolerance for simple timer reads
#define INTERRUPT_TOLERANCE 80     // cycles tolerance for timer interrupt
#define TIMER_WAIT_TOLERANCE 30   // milliseconds tolerance for timer wait

#if TARGET_SIM && PRINTF_IN_SIM
        #define PRINTF(fmt, ...)    printf(fmt, ## __VA_ARGS__)
#elif PRINTF_IN_FPGA && !TARGET_SIM
    #define PRINTF(fmt, ...)    printf(fmt, ## __VA_ARGS__)
#else
    #define PRINTF(...)
#endif

void __attribute__((aligned(4), interrupt)) handler_irq_timer(void) {
    timer_arm_stop();
    timer_irq_clear();
    return;   
}

int main(){
    uint32_t i = 0;
    uint32_t timer_cycles;
    uint32_t nop_cycles[4];

    // Get current Frequency
    soc_ctrl_t soc_ctrl;
    soc_ctrl.base_addr = mmio_region_from_addr((uintptr_t)SOC_CTRL_START_ADDRESS);
    uint32_t freq_hz = soc_ctrl_get_frequency(&soc_ctrl);

    timer_cycles_init();         // Init the timer SDK for clock cycles
    timer_start();              // Start counting the time
    nop_cycles[0] = timer_stop();  // Stop counting the time
    PRINTF("0 NOPs:\t%d cc\n\r", nop_cycles[0] );
      
    timer_start();     
    asm volatile ("nop");
    nop_cycles[1] = timer_stop();  
    PRINTF("1 NOP:\t%d cc\n\r", nop_cycles[1] );
    
    timer_start();              
    asm volatile ("nop");
    asm volatile ("nop");
    nop_cycles[2] = timer_stop();  
    PRINTF("2 NOPs:\t%d cc\n\r", nop_cycles[2] );

    timer_start();              
    asm volatile ("nop");
    asm volatile ("nop");
    asm volatile ("nop");
    nop_cycles[3] = timer_stop();  
    PRINTF("3 NOPs:\t%d cc\n\r", nop_cycles[3] );

    if( abs(nop_cycles[1] - nop_cycles[0])>CYCLE_TOLERANCE || abs(nop_cycles[2] - nop_cycles[1])>CYCLE_TOLERANCE || abs(nop_cycles[3] - nop_cycles[2])>CYCLE_TOLERANCE){ 
        PRINTF("Clock count failed\n\r");
        return EXIT_FAILURE;
    } 

    enable_timer_interrupt();   // Enable the timer machine-level interrupt

    timer_cycles_init();
    timer_irq_enable();
    timer_arm_start(1000);            
    asm volatile ("wfi");       // Wait for interrupt
    timer_cycles = timer_stop();  
    if(abs(timer_cycles-1000) < INTERRUPT_TOLERANCE){ 
        PRINTF("Timer threshold interrupt working\n" );
    } else {
        PRINTF("Timer threshold interrupt failed\n\r");
        return EXIT_FAILURE;
    }
    
    timer_cycles_init();           // Init the timer SDK for microseconds
    timer_start(); 
    for(i = 0; i < 1000; i++){
        asm volatile ("nop");
    }
    timer_cycles = timer_stop();  
    PRINTF("Microseconds for 1000 NOPs:\t%d Î¼s\n\r", (uint32_t)get_time_from_cycles(timer_cycles) );

    #ifdef TARGET_IS_FPGA
        PRINTF("Wait 5 second\n\r");
        timer_wait_us(5000000);       // Wait for 5 seconds 
        timer_cycles = timer_stop();     
        PRINTF("Done\n\r");

        if(abs(timer_cycles-(5*freq_hz)) > TIMER_WAIT_TOLERANCE){ 
            PRINTF("Timer wait failed\n\r");
            return EXIT_FAILURE;
        }
    #endif
    #ifdef TARGET_SIM  // Reduced time for simulation for faster testing
        PRINTF("Wait 0.001 second\n\r");
        timer_wait_us(1000);       // Wait for 1 millisecond
        timer_cycles = timer_stop();     
        PRINTF("Done\n\r");
        if(abs(timer_cycles-(0.001*freq_hz)) > TIMER_WAIT_TOLERANCE){ 
            PRINTF("Timer wait failed\n\r");
            return EXIT_FAILURE;
        }
    #endif

    PRINTF("All tests passed\n\r");
    return EXIT_SUCCESS;
}
