# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {E:/repositories/RTL_FPGA/VHDL/shift_register/sim_shift_reg/sim_shift_reg.mdo}
# Loading project sim_shift_reg
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:07:38 on Apr 21,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VHDL/shift_register/d_ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff
# -- Compiling architecture behavior of d_ff
# End time: 22:07:38 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:07:38 on Apr 21,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VHDL/shift_register/shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shift_reg
# -- Compiling architecture behaviour of shift_reg
# End time: 22:07:38 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:07:38 on Apr 21,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VHDL/shift_register/shift_reg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shift_reg_tb
# -- Compiling architecture test of shift_reg_tb
# End time: 22:07:38 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u shift_reg_tb 
# Start time: 22:07:38 on Apr 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_reg_tb(test)#1
# Loading work.shift_reg(behaviour)#1
# Loading work.d_ff(behavior)#1
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: End of simulation
#    Time: 140 ns  Iteration: 0  Process: /shift_reg_tb/stim_proc File: E:/repositories/RTL_FPGA/VHDL/shift_register/shift_reg_tb.vhd
# Break in Process stim_proc at E:/repositories/RTL_FPGA/VHDL/shift_register/shift_reg_tb.vhd line 100
# Causality operation skipped due to absence of debug database file
# End time: 23:42:16 on Apr 21,2025, Elapsed time: 1:34:38
# Errors: 1, Warnings: 7
