--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VGA.twx VGA.ncd -o VGA.twr VGA.pcf -ucf nexys3.ucf

Design file:              VGA.ncd
Physical constraint file: VGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.016ns.
--------------------------------------------------------------------------------

Paths for end point counter1_5 (SLICE_X17Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_1 (FF)
  Destination:          counter1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_1 to counter1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BQ      Tcko                  0.391   counter1<5>
                                                       counter1_1
    SLICE_X16Y30.B1      net (fanout=4)        0.631   counter1<1>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.446   counter1<5>
                                                       counter1_5
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (1.042ns logic, 0.939ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_5 (FF)
  Destination:          counter1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_5 to counter1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   counter1<5>
                                                       counter1_5
    SLICE_X16Y30.B5      net (fanout=2)        0.580   counter1<5>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.446   counter1<5>
                                                       counter1_5
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (1.042ns logic, 0.888ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_3 (FF)
  Destination:          counter1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_3 to counter1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CMUX    Tshcko                0.461   counter1<5>
                                                       counter1_3
    SLICE_X16Y30.B2      net (fanout=3)        0.466   counter1<3>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.446   counter1<5>
                                                       counter1_5
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (1.112ns logic, 0.774ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point counter1_4 (SLICE_X17Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_1 (FF)
  Destination:          counter1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_1 to counter1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BQ      Tcko                  0.391   counter1<5>
                                                       counter1_1
    SLICE_X16Y30.B1      net (fanout=4)        0.631   counter1<1>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.422   counter1<5>
                                                       counter1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.018ns logic, 0.939ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_5 (FF)
  Destination:          counter1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_5 to counter1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   counter1<5>
                                                       counter1_5
    SLICE_X16Y30.B5      net (fanout=2)        0.580   counter1<5>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.422   counter1<5>
                                                       counter1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.018ns logic, 0.888ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_3 (FF)
  Destination:          counter1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_3 to counter1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CMUX    Tshcko                0.461   counter1<5>
                                                       counter1_3
    SLICE_X16Y30.B2      net (fanout=3)        0.466   counter1<3>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.422   counter1<5>
                                                       counter1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (1.088ns logic, 0.774ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point counter1_1 (SLICE_X17Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_1 (FF)
  Destination:          counter1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_1 to counter1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BQ      Tcko                  0.391   counter1<5>
                                                       counter1_1
    SLICE_X16Y30.B1      net (fanout=4)        0.631   counter1<1>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.402   counter1<5>
                                                       counter1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.998ns logic, 0.939ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_5 (FF)
  Destination:          counter1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_5 to counter1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   counter1<5>
                                                       counter1_5
    SLICE_X16Y30.B5      net (fanout=2)        0.580   counter1<5>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.402   counter1<5>
                                                       counter1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.998ns logic, 0.888ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1_3 (FF)
  Destination:          counter1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1_3 to counter1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CMUX    Tshcko                0.461   counter1<5>
                                                       counter1_3
    SLICE_X16Y30.B2      net (fanout=3)        0.466   counter1<3>
    SLICE_X16Y30.B       Tilo                  0.205   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.308   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tsrck                 0.402   counter1<5>
                                                       counter1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (1.068ns logic, 0.774ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter1_2 (SLICE_X17Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_0 (FF)
  Destination:          counter1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_0 to counter1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AQ      Tcko                  0.198   counter1<5>
                                                       counter1_0
    SLICE_X16Y30.B6      net (fanout=5)        0.041   counter1<0>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.139   counter1<5>
                                                       counter1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.201ns logic, 0.204ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_4 (FF)
  Destination:          counter1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_4 to counter1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.198   counter1<5>
                                                       counter1_4
    SLICE_X16Y30.B4      net (fanout=3)        0.132   counter1<4>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.139   counter1<5>
                                                       counter1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.201ns logic, 0.295ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_2 (FF)
  Destination:          counter1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_2 to counter1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BMUX    Tshcko                0.244   counter1<5>
                                                       counter1_2
    SLICE_X16Y30.B3      net (fanout=4)        0.173   counter1<2>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.139   counter1<5>
                                                       counter1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.247ns logic, 0.336ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point counter1_3 (SLICE_X17Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_0 (FF)
  Destination:          counter1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_0 to counter1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AQ      Tcko                  0.198   counter1<5>
                                                       counter1_0
    SLICE_X16Y30.B6      net (fanout=5)        0.041   counter1<0>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.132   counter1<5>
                                                       counter1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.208ns logic, 0.204ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_4 (FF)
  Destination:          counter1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_4 to counter1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.198   counter1<5>
                                                       counter1_4
    SLICE_X16Y30.B4      net (fanout=3)        0.132   counter1<4>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.132   counter1<5>
                                                       counter1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.208ns logic, 0.295ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_2 (FF)
  Destination:          counter1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_2 to counter1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BMUX    Tshcko                0.244   counter1<5>
                                                       counter1_2
    SLICE_X16Y30.B3      net (fanout=4)        0.173   counter1<2>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.132   counter1<5>
                                                       counter1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.254ns logic, 0.336ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point counter1_0 (SLICE_X17Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_0 (FF)
  Destination:          counter1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_0 to counter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AQ      Tcko                  0.198   counter1<5>
                                                       counter1_0
    SLICE_X16Y30.B6      net (fanout=5)        0.041   counter1<0>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.131   counter1<5>
                                                       counter1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.209ns logic, 0.204ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_4 (FF)
  Destination:          counter1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_4 to counter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.198   counter1<5>
                                                       counter1_4
    SLICE_X16Y30.B4      net (fanout=3)        0.132   counter1<4>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.131   counter1<5>
                                                       counter1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.209ns logic, 0.295ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter1_2 (FF)
  Destination:          counter1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter1_2 to counter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BMUX    Tshcko                0.244   counter1<5>
                                                       counter1_2
    SLICE_X16Y30.B3      net (fanout=4)        0.173   counter1<2>
    SLICE_X16Y30.B       Tilo                  0.142   clk25
                                                       GND_1_o_GND_1_o_equal_2_o<5>1
    SLICE_X17Y30.SR      net (fanout=2)        0.163   GND_1_o_GND_1_o_equal_2_o
    SLICE_X17Y30.CLK     Tcksr       (-Th)     0.131   counter1<5>
                                                       counter1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.255ns logic, 0.336ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk25/CLK
  Logical resource: clk25/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: counter1<5>/CLK
  Logical resource: counter1_0/CK
  Location pin: SLICE_X17Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.016|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 64 paths, 0 nets, and 27 connections

Design statistics:
   Minimum period:   2.016ns{1}   (Maximum frequency: 496.032MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 01 10:36:12 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



