

================================================================
== Vitis HLS Report for 'conv_kernel'
================================================================
* Date:           Thu Mar 13 13:04:00 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      257|   208193|  2.570 us|  2.082 ms|  257|  208193|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                                                |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94  |conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4  |        2|     3251|  20.000 ns|  32.510 us|    1|  3137|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      256|   208192|  4 ~ 3253|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [merged_conv_top.cpp:25]   --->   Operation 4 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%stride_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stride" [merged_conv_top.cpp:25]   --->   Operation 5 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outTileW_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outTileW" [merged_conv_top.cpp:25]   --->   Operation 6 'read' 'outTileW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outTileH_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outTileH" [merged_conv_top.cpp:25]   --->   Operation 7 'read' 'outTileH_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %outTileH_read" [merged_conv_top.cpp:25]   --->   Operation 8 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i32 %outTileW_read" [merged_conv_top.cpp:25]   --->   Operation 9 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.42ns)   --->   "%mul_ln25 = mul i64 %zext_ln25, i64 %zext_ln25_1" [merged_conv_top.cpp:25]   --->   Operation 10 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i64.i6, i64 %mul_ln25, i6 0" [merged_conv_top.cpp:25]   --->   Operation 11 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 0, i7 %ic" [merged_conv_top.cpp:25]   --->   Operation 12 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_2" [merged_conv_top.cpp:25]   --->   Operation 13 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ic_1 = load i7 %ic" [merged_conv_top.cpp:25]   --->   Operation 14 'load' 'ic_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.77ns)   --->   "%icmp_ln25 = icmp_eq  i7 %ic_1, i7 64" [merged_conv_top.cpp:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln25 = add i7 %ic_1, i7 1" [merged_conv_top.cpp:25]   --->   Operation 16 'add' 'add_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_26_2.split, void %for.end58" [merged_conv_top.cpp:25]   --->   Operation 17 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %ic_1" [merged_conv_top.cpp:25]   --->   Operation 18 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln25, i3 0" [merged_conv_top.cpp:34]   --->   Operation 19 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln25 = call void @conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4, i32 %outTileW_read, i70 %tmp_s, i64 %mul_ln25, i6 %trunc_ln25, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %stride_read, i9 %tmp_35, i32 %outData, i32 %inData_0_0, i32 %inData_0_1, i32 %inData_0_2, i32 %inData_1_0, i32 %inData_1_1, i32 %inData_1_2, i32 %inData_2_0, i32 %inData_2_1, i32 %inData_2_2" [merged_conv_top.cpp:25]   --->   Operation 20 'call' 'call_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 %add_ln25, i7 %ic" [merged_conv_top.cpp:25]   --->   Operation 21 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [merged_conv_top.cpp:42]   --->   Operation 22 'ret' 'ret_ln42' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [merged_conv_top.cpp:25]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [merged_conv_top.cpp:25]   --->   Operation 24 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln25 = call void @conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4, i32 %outTileW_read, i70 %tmp_s, i64 %mul_ln25, i6 %trunc_ln25, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %stride_read, i9 %tmp_35, i32 %outData, i32 %inData_0_0, i32 %inData_0_1, i32 %inData_0_2, i32 %inData_1_0, i32 %inData_1_1, i32 %inData_1_2, i32 %inData_2_0, i32 %inData_2_1, i32 %inData_2_2" [merged_conv_top.cpp:25]   --->   Operation 25 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_2" [merged_conv_top.cpp:25]   --->   Operation 26 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inData_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ outTileH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outTileW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ic                     (alloca           ) [ 0111]
stride_read            (read             ) [ 0011]
outTileW_read          (read             ) [ 0011]
outTileH_read          (read             ) [ 0000]
zext_ln25              (zext             ) [ 0000]
zext_ln25_1            (zext             ) [ 0000]
mul_ln25               (mul              ) [ 0011]
tmp_s                  (bitconcatenate   ) [ 0011]
store_ln25             (store            ) [ 0000]
br_ln25                (br               ) [ 0000]
ic_1                   (load             ) [ 0000]
icmp_ln25              (icmp             ) [ 0011]
add_ln25               (add              ) [ 0000]
br_ln25                (br               ) [ 0000]
trunc_ln25             (trunc            ) [ 0001]
tmp_35                 (bitconcatenate   ) [ 0001]
store_ln25             (store            ) [ 0000]
ret_ln42               (ret              ) [ 0000]
speclooptripcount_ln25 (speclooptripcount) [ 0000]
specloopname_ln25      (specloopname     ) [ 0000]
call_ln25              (call             ) [ 0000]
br_ln25                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inData_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inData_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inData_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inData_1_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inData_2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inData_2_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inData_2_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_0_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_0_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_1_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outData">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outTileH">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTileH"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outTileW">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTileW"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="stride">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i70.i64.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="ic_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="stride_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="outTileW_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outTileW_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="outTileH_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outTileH_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="70" slack="1"/>
<pin id="98" dir="0" index="3" bw="64" slack="1"/>
<pin id="99" dir="0" index="4" bw="6" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="32" slack="0"/>
<pin id="102" dir="0" index="7" bw="32" slack="0"/>
<pin id="103" dir="0" index="8" bw="32" slack="0"/>
<pin id="104" dir="0" index="9" bw="32" slack="0"/>
<pin id="105" dir="0" index="10" bw="32" slack="0"/>
<pin id="106" dir="0" index="11" bw="32" slack="0"/>
<pin id="107" dir="0" index="12" bw="32" slack="0"/>
<pin id="108" dir="0" index="13" bw="32" slack="0"/>
<pin id="109" dir="0" index="14" bw="32" slack="1"/>
<pin id="110" dir="0" index="15" bw="9" slack="0"/>
<pin id="111" dir="0" index="16" bw="32" slack="0"/>
<pin id="112" dir="0" index="17" bw="32" slack="0"/>
<pin id="113" dir="0" index="18" bw="32" slack="0"/>
<pin id="114" dir="0" index="19" bw="32" slack="0"/>
<pin id="115" dir="0" index="20" bw="32" slack="0"/>
<pin id="116" dir="0" index="21" bw="32" slack="0"/>
<pin id="117" dir="0" index="22" bw="32" slack="0"/>
<pin id="118" dir="0" index="23" bw="32" slack="0"/>
<pin id="119" dir="0" index="24" bw="32" slack="0"/>
<pin id="120" dir="0" index="25" bw="32" slack="0"/>
<pin id="121" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln25_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln25_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln25_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="70" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln25_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="ic_1_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln25_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln25_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln25_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_35_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln25_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="1"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="ic_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="210" class="1005" name="stride_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stride_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="outTileW_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outTileW_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="mul_ln25_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_s_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="70" slack="1"/>
<pin id="227" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln25_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_35_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="1"/>
<pin id="240" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="122"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="94" pin=10"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="94" pin=11"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="94" pin=12"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="94" pin=13"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="94" pin=16"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="94" pin=17"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="94" pin=18"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="94" pin=19"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="94" pin=20"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="94" pin=21"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="94" pin=22"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="94" pin=23"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="94" pin=24"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="94" pin=25"/></net>

<net id="149"><net_src comp="88" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="82" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="142" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="169" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="184" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="189" pin="3"/><net_sink comp="94" pin=15"/></net>

<net id="202"><net_src comp="178" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="72" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="213"><net_src comp="76" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="94" pin=14"/></net>

<net id="218"><net_src comp="82" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="223"><net_src comp="142" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="228"><net_src comp="156" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="236"><net_src comp="184" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="241"><net_src comp="189" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="94" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outData | {2 3 }
 - Input state : 
	Port: conv_kernel : inData_0_0 | {2 3 }
	Port: conv_kernel : inData_0_1 | {2 3 }
	Port: conv_kernel : inData_0_2 | {2 3 }
	Port: conv_kernel : inData_1_0 | {2 3 }
	Port: conv_kernel : inData_1_1 | {2 3 }
	Port: conv_kernel : inData_1_2 | {2 3 }
	Port: conv_kernel : inData_2_0 | {2 3 }
	Port: conv_kernel : inData_2_1 | {2 3 }
	Port: conv_kernel : inData_2_2 | {2 3 }
	Port: conv_kernel : weight_0_0 | {2 3 }
	Port: conv_kernel : weight_0_1 | {2 3 }
	Port: conv_kernel : weight_0_2 | {2 3 }
	Port: conv_kernel : weight_1_0 | {2 3 }
	Port: conv_kernel : weight_1_1 | {2 3 }
	Port: conv_kernel : weight_1_2 | {2 3 }
	Port: conv_kernel : weight_2_0 | {2 3 }
	Port: conv_kernel : weight_2_1 | {2 3 }
	Port: conv_kernel : weight_2_2 | {2 3 }
	Port: conv_kernel : outData | {2 3 }
	Port: conv_kernel : outTileH | {1 }
	Port: conv_kernel : outTileW | {1 }
	Port: conv_kernel : stride | {1 }
  - Chain level:
	State 1
		mul_ln25 : 1
		tmp_s : 2
		store_ln25 : 1
	State 2
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		trunc_ln25 : 1
		tmp_35 : 2
		call_ln25 : 3
		store_ln25 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94 |   143   |  11.766 |  23669  |  19032  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                 mul_ln25_fu_142                                |    4    |    0    |    0    |    20   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln25_fu_172                                |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 add_ln25_fu_178                                |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             stride_read_read_fu_76                             |    0    |    0    |    0    |    0    |
|   read   |                            outTileW_read_read_fu_82                            |    0    |    0    |    0    |    0    |
|          |                            outTileH_read_read_fu_88                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                zext_ln25_fu_146                                |    0    |    0    |    0    |    0    |
|          |                               zext_ln25_1_fu_151                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                  tmp_s_fu_156                                  |    0    |    0    |    0    |    0    |
|          |                                  tmp_35_fu_189                                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                trunc_ln25_fu_184                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |   147   |  11.766 |  23669  |  19080  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      ic_reg_203     |    7   |
|   mul_ln25_reg_220  |   64   |
|outTileW_read_reg_215|   32   |
| stride_read_reg_210 |   32   |
|    tmp_35_reg_238   |    9   |
|    tmp_s_reg_225    |   70   |
|  trunc_ln25_reg_233 |    6   |
+---------------------+--------+
|        Total        |   220  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                      Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94 |  p4  |   2  |   6  |   12   ||    0    ||    9    |
| grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94 |  p15 |   2  |   9  |   18   ||    0    ||    9    |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                      Total                                     |      |      |      |   30   ||  0.854  ||    0    ||    18   |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   147  |   11   |  23669 |  19080 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   147  |   12   |  23889 |  19098 |
+-----------+--------+--------+--------+--------+
