{
    "id": "1583399563",
    "title": "Hardware/Software Partitioning in Verilog",
    "venue": "international conference on formal engineering methods",
    "year": 2002,
    "authors": [
        {
            "name": "Shengchao Qin",
            "id": "2142556870",
            "org": "Peking University"
        },
        {
            "name": "Jifeng He",
            "id": "2303603470",
            "org": "United Nations University"
        },
        {
            "name": "Zongyan Qiu",
            "id": "2159934035",
            "org": "Peking University"
        },
        {
            "name": "Naixiao Zhang",
            "id": "2161715805",
            "org": "Peking University"
        }
    ],
    "fields_of_study": [
        "Syntax",
        "Specification language",
        "Computer hardware",
        "Verilog",
        "Theoretical computer science",
        "Semulation",
        "Knowledge base",
        "Software",
        "Computer science",
        "Correctness",
        "Program Design Language"
    ],
    "references": [
        "19445744",
        "1489579792",
        "1545032493",
        "1964110193",
        "2074348939",
        "2107517480",
        "2124523220",
        "2154982982",
        "2166775836",
        "2570991051"
    ]
}