library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;


entity display is
    Port ( reset_n : in STD_LOGIC;
           clk_display : in STD_LOGIC;
           p_actual : in STD_LOGIC_VECTOR (2 downto 0);
           led : out STD_LOGIC_VECTOR (6 downto 0));
end display;

