<h1 align="center">Hi ğŸ‘‹, I'm Morla Manju Bhargavi</h1>
<h3 align="center">B.Tech Graduate | Embedded Systems Enthusiast | Full Stack Developer</h3>

<p align="center">
  <img src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" width="300" alt="Coding gif"/>
</p>

---

### ğŸŒŸ About Me

- ğŸ“ B.Tech Graduate (ECE, 2025) from Sree Vidyanikethan Engineering College â€“ CGPA: 9.2  
- ğŸ‘©â€ğŸ’» Passionate about **Web Development**, **Embedded Systems**, and **Digital Logic Design**
- ğŸ§  Strong hands-on in **Python**, **Django**, **HTML/CSS/JS**, and **Verilog**
- ğŸ› ï¸ Experienced with building dashboards, task-based apps, and memory logic systems
- ğŸ“ Based in India | Open to relocation
- ğŸŒ± Continuous learner with a project-based approach to growing in tech

---

### ğŸ’¼ Technical Skills

| Category          | Technologies |
|------------------|--------------|
| **Languages**     | Python, C, Verilog |
| **Web Technologies** | Django, HTML, CSS, Bootstrap, JavaScript |
| **Database**      | SQL  |
| **Tools/Platforms** | Git, VS Code, Tinkercad, Xilinx |
| **Soft Skills**   | Problem Solving, Teamwork, Adaptability, Communication |

---

### ğŸš€ Projects I've Built

| Project | Description |
|--------|-------------|
| ğŸ”‹ [Smart Energy Meter Dashboard](https://github.com/manju33333/energy-dashboard) | Simulates energy usage with login system & real-time graphs (Django + Chart.js) |
| âœ… [Task Manager Web App](https://github.com/manju33333/task-manager) | CRUD app to track tasks with Bootstrap UI and Django backend |
| ğŸŒ [Responsive Portfolio Website](https://github.com/manju33333/portfolio) | Personal portfolio site with animations, contact form, and mobile responsiveness |
| ğŸ“ [Quiz Application](https://github.com/manju33333/quiz-app) | Online quiz system with timer, score, and Django templates |
| ğŸ§  [32x8 RAM Design](https://github.com/manju33333/32x8-RAM) | Designed and simulated a memory block using Verilog |
| ğŸ’¡ [FSM Design](https://github.com/manju33333/FSM-Design) | Built sequence detectors using state transitions in Verilog |
| ğŸ”— [Digital Logic Circuits](https://github.com/manju33333/Digital-Logic-Verilog) | Implemented gates, adders, multiplexers in modular Verilog |

---

### ğŸ“œ Certifications

- Python Full Stack â€“ Think Champ Pvt. Ltd.  
- VLSI System on Chip Design â€“ Maven Silicon  
- Full Stack Web Development â€“ Udemy  
- SQL Bootcamp â€“ Letâ€™s Upgrade  
- Nanoelectronics Workshop â€“ Nanoacademic Technologies  
- VLSI Masterclass â€“ Pantech e-Learning  

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://streak-stats.demolab.com?user=manju33333&theme=dark" alt="GitHub Streak"/>
  <img src="https://github-readme-stats.vercel.app/api?username=manju33333&show_icons=true&theme=tokyonight" alt="Stats"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=manju33333&layout=compact&theme=radical" alt="Languages"/>
</p>

---

### ğŸ“« Contact Me

- ğŸ“§ Email: **pandujyo5@gmail.com**
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/manju-bhargavi-morla-64b309293/)
- ğŸŒ Portfolio: *Coming Soon...*
- ğŸ—£ Languages: **English** (Fluent), **Telugu** (Native), **Hindi** (Conversational)

---

> _â€œGreat things come from consistency and courage. I'm here to build, learn, and grow.â€_ ğŸ’ª

