<stg><name>test_Pipeline_ARRAY_WRITE</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:1 %zext_ln15_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:2 %zext_ln126_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln126

]]></Node>
<StgValue><ssdm name="zext_ln126_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:3 %zext_ln125_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:4 %zext_ln124_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:5 %zext_ln123_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:6 %zext_ln122_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:7 %out1_w_9_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %out1_w_9

]]></Node>
<StgValue><ssdm name="out1_w_9_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:8 %zext_ln120_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:9 %zext_ln119_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:10 %zext_ln118_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:11 %zext_ln117_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:12 %zext_ln116_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:13 %zext_ln115_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:14 %zext_ln114_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:15 %out1_w_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %out1_w_1

]]></Node>
<StgValue><ssdm name="out1_w_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:16 %zext_ln112_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:17 %sext_ln130_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln130

]]></Node>
<StgValue><ssdm name="sext_ln130_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:18 %zext_ln15_cast = zext i28 %zext_ln15_read

]]></Node>
<StgValue><ssdm name="zext_ln15_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:19 %zext_ln126_cast = zext i28 %zext_ln126_read

]]></Node>
<StgValue><ssdm name="zext_ln126_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:20 %zext_ln125_cast = zext i28 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:21 %zext_ln124_cast = zext i28 %zext_ln124_read

]]></Node>
<StgValue><ssdm name="zext_ln124_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:22 %zext_ln123_cast = zext i28 %zext_ln123_read

]]></Node>
<StgValue><ssdm name="zext_ln123_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:23 %zext_ln122_cast = zext i28 %zext_ln122_read

]]></Node>
<StgValue><ssdm name="zext_ln122_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:24 %zext_ln120_cast = zext i28 %zext_ln120_read

]]></Node>
<StgValue><ssdm name="zext_ln120_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:25 %zext_ln119_cast = zext i28 %zext_ln119_read

]]></Node>
<StgValue><ssdm name="zext_ln119_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:26 %zext_ln118_cast = zext i28 %zext_ln118_read

]]></Node>
<StgValue><ssdm name="zext_ln118_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:27 %zext_ln117_cast = zext i28 %zext_ln117_read

]]></Node>
<StgValue><ssdm name="zext_ln117_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:28 %zext_ln116_cast = zext i28 %zext_ln116_read

]]></Node>
<StgValue><ssdm name="zext_ln116_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:29 %zext_ln115_cast = zext i28 %zext_ln115_read

]]></Node>
<StgValue><ssdm name="zext_ln115_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:30 %zext_ln114_cast = zext i28 %zext_ln114_read

]]></Node>
<StgValue><ssdm name="zext_ln114_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="29" op_0_bw="28">
<![CDATA[
newFuncRoot:31 %zext_ln112_cast = zext i28 %zext_ln112_read

]]></Node>
<StgValue><ssdm name="zext_ln112_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:32 %sext_ln130_cast = sext i62 %sext_ln130_read

]]></Node>
<StgValue><ssdm name="sext_ln130_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 16, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35 %br_ln0 = br void %for.inc3461

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc3461:0 %i_2 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc3461:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc3461:2 %mem_addr = getelementptr i32 %mem, i64 %sext_ln130_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc3461:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc3461:4 %icmp_ln130 = icmp_eq  i5 %i_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc3461:5 %add_ln130 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc3461:6 %br_ln130 = br i1 %icmp_ln130, void %for.inc3461.split, void %for.end3463.exitStub

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="5">
<![CDATA[
for.inc3461.split:2 %trunc_ln130 = trunc i5 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="29" op_1_bw="29" op_2_bw="29" op_3_bw="29" op_4_bw="29" op_5_bw="29" op_6_bw="29" op_7_bw="29" op_8_bw="29" op_9_bw="29" op_10_bw="29" op_11_bw="29" op_12_bw="29" op_13_bw="29" op_14_bw="29" op_15_bw="29" op_16_bw="29" op_17_bw="4">
<![CDATA[
for.inc3461.split:3 %tmp_s = mux i29 @_ssdm_op_Mux.ap_auto.16i29.i4, i29 %zext_ln112_cast, i29 %out1_w_1_read, i29 %zext_ln114_cast, i29 %zext_ln115_cast, i29 %zext_ln116_cast, i29 %zext_ln117_cast, i29 %zext_ln118_cast, i29 %zext_ln119_cast, i29 %zext_ln120_cast, i29 %out1_w_9_read, i29 %zext_ln122_cast, i29 %zext_ln123_cast, i29 %zext_ln124_cast, i29 %zext_ln125_cast, i29 %zext_ln126_cast, i29 %zext_ln15_cast, i4 %trunc_ln130

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc3461.split:6 %store_ln130 = store i5 %add_ln130, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
for.end3463.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc3461.split:0 %speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln130"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc3461.split:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="29">
<![CDATA[
for.inc3461.split:4 %zext_ln132 = zext i29 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc3461.split:5 %write_ln132 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %zext_ln132, i4 15

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
for.inc3461.split:7 %br_ln130 = br void %for.inc3461

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
