Analysis & Synthesis report for AProp_top
Tue Apr 15 07:55:52 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated
 16. Source assignments for ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated
 17. Source assignments for HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated
 18. Parameter Settings for User Entity Instance: pll_altera:pll0|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst
 21. Parameter Settings for User Entity Instance: ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 22. Parameter Settings for User Entity Instance: ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: ACog:cog1|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst
 24. Parameter Settings for User Entity Instance: ACog:cog1|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 25. Parameter Settings for User Entity Instance: HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "HUB:hub|enc8to1:enc_free_cog"
 28. Port Connectivity Checks: "HUB:hub"
 29. Port Connectivity Checks: "ACog:cog1"
 30. Port Connectivity Checks: "ACog:cog0|acog_alu:alu"
 31. Port Connectivity Checks: "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem"
 32. Port Connectivity Checks: "ACog:cog0|acog_mem:acog_mem"
 33. Port Connectivity Checks: "ACog:cog0"
 34. Port Connectivity Checks: "debug:debuguint"
 35. Port Connectivity Checks: "pll_altera:pll0"
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Tue Apr 15 07:55:51 2014           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; AProp_top                                       ;
; Top-level Entity Name               ; AProp                                           ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 739                                             ;
; Total pins                          ; 69                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 1,064,960                                       ;
; Total DSP Blocks                    ; 1                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23I7        ;                    ;
; Top-level entity name                                                           ; AProp              ; AProp_top          ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+--------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library    ;
+--------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+------------+
; ../01_Verilog/hub.v                              ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/hub.v                                      ;            ;
; ../01_Verilog/cnt.v                              ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/cnt.v                                      ;            ;
; ../01_Verilog/aprop.v                            ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/aprop.v                                    ;            ;
; ../01_Verilog/acog_wback.v                       ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog_wback.v                               ;            ;
; ../01_Verilog/acog_seq.v                         ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog_seq.v                                 ;            ;
; ../01_Verilog/acog_mem.v                         ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog_mem.v                                 ;            ;
; ../01_Verilog/acog_if.v                          ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog_if.v                                  ;            ;
; ../01_Verilog/acog_id.v                          ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog_id.v                                  ;            ;
; ../01_Verilog/acog_defs.v                        ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog_defs.v                                ;            ;
; ../01_Verilog/acog_alu.v                         ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog_alu.v                                 ;            ;
; ../01_Verilog/acog.v                             ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/01_Verilog/acog.v                                     ;            ;
; cog_mem_altera.v                                 ; yes             ; User Wizard-Generated File             ; D:/tmp/ACog/AProp/02_Altera/cog_mem_altera.v                            ;            ;
; pll_altera.v                                     ; yes             ; User Wizard-Generated File             ; D:/tmp/ACog/AProp/02_Altera/pll_altera.v                                ; pll_altera ;
; pll_altera/pll_altera_0002.v                     ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/AProp/02_Altera/pll_altera/pll_altera_0002.v                ; pll_altera ;
; hub_mem_altera.v                                 ; yes             ; User Wizard-Generated File             ; D:/tmp/ACog/AProp/02_Altera/hub_mem_altera.v                            ;            ;
; acog_muls.v                                      ; yes             ; User Wizard-Generated File             ; D:/tmp/ACog/AProp/02_Altera/acog_muls.v                                 ; acog_muls  ;
; altera_pll.v                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_pll.v          ;            ;
; altsyncram.tdf                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;            ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;            ;
; lpm_mux.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;            ;
; lpm_decode.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;            ;
; aglobal130.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;            ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;            ;
; altrom.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;            ;
; altram.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;            ;
; altdpram.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;            ;
; db/altsyncram_art2.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/tmp/ACog/AProp/02_Altera/db/altsyncram_art2.tdf                      ;            ;
; /tmp/acog/aprop/01_verilog/mem_cog_testport2.mif ; yes             ; Auto-Found Memory Initialization File  ; /tmp/acog/aprop/01_verilog/mem_cog_testport2.mif                        ;            ;
; altera_mult_add.tdf                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf   ;            ;
; db/altera_mult_add_ec68.v                        ; yes             ; Auto-Generated Megafunction            ; D:/tmp/ACog/AProp/02_Altera/db/altera_mult_add_ec68.v                   ;            ;
; altera_mult_add_rtl.v                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v ;            ;
; db/altsyncram_p433.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/tmp/ACog/AProp/02_Altera/db/altsyncram_p433.tdf                      ;            ;
; /tmp/acog/aprop/01_verilog/hub_mem_porttest.mif  ; yes             ; Auto-Found Memory Initialization File  ; /tmp/acog/aprop/01_verilog/hub_mem_porttest.mif                         ;            ;
; db/decode_8la.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/tmp/ACog/AProp/02_Altera/db/decode_8la.tdf                           ;            ;
; db/decode_11a.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/tmp/ACog/AProp/02_Altera/db/decode_11a.tdf                           ;            ;
; db/mux_5hb.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/tmp/ACog/AProp/02_Altera/db/mux_5hb.tdf                              ;            ;
+--------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 1504         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 2061         ;
;     -- 7 input functions                    ; 86           ;
;     -- 6 input functions                    ; 739          ;
;     -- 5 input functions                    ; 297          ;
;     -- 4 input functions                    ; 260          ;
;     -- <=3 input functions                  ; 679          ;
;                                             ;              ;
; Dedicated logic registers                   ; 739          ;
;                                             ;              ;
; I/O pins                                    ; 69           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 1064960      ;
; Total DSP Blocks                            ; 1            ;
; Maximum fan-out node                        ; internal_clk ;
; Maximum fan-out                             ; 761          ;
; Total fan-out                               ; 15161        ;
; Average fan-out                             ; 4.79         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                               ; Library Name ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |AProp                                                                               ; 2061 (23)         ; 739 (15)     ; 1064960           ; 1          ; 69   ; 0            ; |AProp                                                                                                                                                                                                                                                                                                            ; work         ;
;    |ACog:cog0|                                                                       ; 1826 (0)          ; 528 (91)     ; 16384             ; 1          ; 0    ; 0            ; |AProp|ACog:cog0                                                                                                                                                                                                                                                                                                  ; work         ;
;       |acog_alu:alu|                                                                 ; 1376 (607)        ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu                                                                                                                                                                                                                                                                                     ; work         ;
;          |acog_addsub:addsub|                                                        ; 300 (300)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub                                                                                                                                                                                                                                                                  ; work         ;
;          |acog_cmpsx:cmpsx|                                                          ; 69 (69)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_cmpsx:cmpsx                                                                                                                                                                                                                                                                    ; work         ;
;          |acog_logic:alogic|                                                         ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_logic:alogic                                                                                                                                                                                                                                                                   ; work         ;
;          |acog_muls:muls|                                                            ; 6 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls                                                                                                                                                                                                                                                                      ; acog_muls    ;
;             |altera_mult_add:acog_muls_inst|                                         ; 6 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst                                                                                                                                                                                                                                       ; work         ;
;                |altera_mult_add_ec68:auto_generated|                                 ; 6 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated                                                                                                                                                                                                   ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                         ; 6 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                          ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                   ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                                              ; work         ;
;                         |ama_register_with_ext_function:data_register_block_0|       ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0                                                         ; work         ;
;                            |ama_dynamic_signed_function:data_signed_extension_block| ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                                              ; work         ;
;                         |ama_register_with_ext_function:data_register_block_0|       ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_0                                                         ; work         ;
;                            |ama_dynamic_signed_function:data_signed_extension_block| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block ; work         ;
;                      |ama_multiplier_function:multiplier_block|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                 ; work         ;
;          |acog_sum:sumxx|                                                            ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_sum:sumxx                                                                                                                                                                                                                                                                      ; work         ;
;          |barrel_rcl:rcl|                                                            ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_rcl:rcl                                                                                                                                                                                                                                                                      ; work         ;
;          |barrel_rcr:rcr|                                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_rcr:rcr                                                                                                                                                                                                                                                                      ; work         ;
;          |barrel_ror:ror|                                                            ; 180 (180)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_ror:ror                                                                                                                                                                                                                                                                      ; work         ;
;          |barrel_shl:shl|                                                            ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_shl:shl                                                                                                                                                                                                                                                                      ; work         ;
;          |barrel_shr:shr|                                                            ; 64 (64)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_shr:shr                                                                                                                                                                                                                                                                      ; work         ;
;       |acog_id:idecode|                                                              ; 20 (20)           ; 47 (47)      ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_id:idecode                                                                                                                                                                                                                                                                                  ; work         ;
;       |acog_mem:acog_mem|                                                            ; 366 (366)         ; 375 (375)    ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem                                                                                                                                                                                                                                                                                ; work         ;
;          |cog_mem_altera:cog_mem|                                                    ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                                        ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_art2:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated                                                                                                                                                                                          ; work         ;
;       |acog_seq:seq|                                                                 ; 33 (33)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_seq:seq                                                                                                                                                                                                                                                                                     ; work         ;
;       |acog_wback:wback|                                                             ; 31 (31)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_wback:wback                                                                                                                                                                                                                                                                                 ; work         ;
;    |GblCounter:gblcnt|                                                               ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |AProp|GblCounter:gblcnt                                                                                                                                                                                                                                                                                          ; work         ;
;    |HUB:hub|                                                                         ; 130 (98)          ; 41 (39)      ; 1048576           ; 0          ; 0    ; 0            ; |AProp|HUB:hub                                                                                                                                                                                                                                                                                                    ; work         ;
;       |hub_mem_altera:mem|                                                           ; 32 (0)            ; 2 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |AProp|HUB:hub|hub_mem_altera:mem                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                           ; 32 (0)            ; 2 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |AProp|HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_p433:auto_generated|                                         ; 32 (0)            ; 2 (2)        ; 1048576           ; 0          ; 0    ; 0            ; |AProp|HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |decode_11a:rden_decode_a|                                            ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|decode_11a:rden_decode_a                                                                                                                                                                                         ; work         ;
;                |decode_8la:decode2|                                                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|decode_8la:decode2                                                                                                                                                                                               ; work         ;
;                |mux_5hb:mux4|                                                        ; 24 (24)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|mux_5hb:mux4                                                                                                                                                                                                     ; work         ;
;    |debug:debuguint|                                                                 ; 50 (36)           ; 123 (112)    ; 0                 ; 0          ; 0    ; 0            ; |AProp|debug:debuguint                                                                                                                                                                                                                                                                                            ; work         ;
;       |uart_tx:tx|                                                                   ; 14 (14)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |AProp|debug:debuguint|uart_tx:tx                                                                                                                                                                                                                                                                                 ; work         ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+
; Name                                                                                                                         ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                 ;
+------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+
; ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; ../01_Verilog/mem_cog_testport2.mif ;
; HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|ALTSYNCRAM                         ; M10K block ; True Dual Port ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; ../01_Verilog/hub_mem_porttest.mif  ;
+------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                               ;
+--------------------+-------------+---------------------+-------------------+
; Statistic          ; Number Used ; Available per Block ; Maximum Available ;
+--------------------+-------------+---------------------+-------------------+
; Independent 18x18  ; 1           ; 2.00                ; --                ;
; DSP Block          ; 1           ; --                  ; --                ;
; DSP 18-bit Element ; 1           ; 2.00                ; --                ;
; Signed Multiplier  ; 1           ; --                  ; --                ;
+--------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                          ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+
; Altera ; RAM: 2-PORT     ; 13.0    ; N/A          ; N/A          ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem ; D:/tmp/ACog/AProp/02_Altera/cog_mem_altera.v             ;
; Altera ; altera_mult_add ; 13.0sp1 ; N/A          ; N/A          ; |AProp|ACog:cog0|acog_alu:alu|acog_muls:muls              ; D:/tmp/ACog/AProp/02_Altera/acog_muls.v                  ;
; Altera ; RAM: 2-PORT     ; 13.0    ; N/A          ; N/A          ; |AProp|ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem ; D:/tmp/ACog/AProp/02_Altera/cog_mem_altera.v             ;
; Altera ; altera_mult_add ; 13.0sp1 ; N/A          ; N/A          ; |AProp|ACog:cog1|acog_alu:alu|acog_muls:muls              ; D:/tmp/ACog/AProp/02_Altera/acog_muls.v                  ;
; Altera ; RAM: 2-PORT     ; 13.0    ; N/A          ; N/A          ; |AProp|HUB:hub|hub_mem_altera:mem                         ; D:/tmp/ACog/AProp/02_Altera/hub_mem_altera.v             ;
; Altera ; altera_pll      ; 13.0sp1 ; N/A          ; N/A          ; |AProp|pll_altera:pll0                                    ; D:/tmp/ACog/AProp/02_Altera/pll_altera.v                 ;
; Altera ; altera_pll      ; 13.0    ; N/A          ; N/A          ; |AProp|pll_altera:pll0|pll_altera_0002:pll_altera_inst    ; D:/tmp/ACog/AProp/02_Altera/pll_altera/pll_altera_0002.v ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Register name                                                                                                ; Reason for Removal                                  ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|address_reg_b[0,1] ; Stuck at GND due to stuck port data_in              ;
; ACog:cog1|acog_mem:acog_mem|PAR[4..12,18..31]                                                                ; Stuck at GND due to stuck port data_in              ;
; ACog:cog0|debug_data_o[89..91,94,95]                                                                         ; Stuck at GND due to stuck port data_in              ;
; ACog:cog0|acog_mem:acog_mem|PAR[4..12,18..31]                                                                ; Stuck at GND due to stuck port data_in              ;
; HUB:hub|active_cogs[1]                                                                                       ; Stuck at GND due to stuck port data_in              ;
; ACog:cog1|acog_mem:acog_mem|d_data_is_one_o                                                                  ; Lost fanout                                         ;
; ACog:cog1|acog_mem:acog_mem|d_data_is_zero_o                                                                 ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|opcode_o[22]                                                                       ; Lost fanout                                         ;
; ACog:cog1|acog_wback:wback|flag_c                                                                            ; Stuck at GND due to stuck port data_in              ;
; ACog:cog1|acog_wback:wback|pc[0,1,3]                                                                         ; Stuck at GND due to stuck port data_in              ;
; ACog:cog1|acog_seq:seq|state[0,1]                                                                            ; Stuck at GND due to stuck port data_in              ;
; ACog:cog1|acog_mem:acog_mem|load_from_mem                                                                    ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|latched_dest_addr[0..8]                                                          ; Lost fanout                                         ;
; ACog:cog1|acog_mem:acog_mem|run_mode                                                                         ; Stuck at GND due to stuck port data_in              ;
; ACog:cog1|acog_wback:wback|flag_z                                                                            ; Stuck at GND due to stuck port data_in              ;
; ACog:cog1|acog_id:idecode|opcode_o[0..8]                                                                     ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_id:idecode|execute_o                                                                          ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_id:idecode|opcode_o[11..17,26..31]                                                            ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_id:idecode|hub_op_o[3,4]                                                                      ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_seq:seq|data_to_hub_rdy                                                                       ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_seq:seq|read_rdy                                                                              ; Stuck at GND due to stuck port clock_enable         ;
; HUB:hub|hub_ack_cog[1]                                                                                       ; Lost fanout                                         ;
; ACog:cog1|acog_mem:acog_mem|d_data_o[0..10]                                                                  ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|latched_i                                                                        ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|latched_source_addr[0..8]                                                        ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|INA[0..31]                                                                       ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|INB[2..31]                                                                       ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|INB[0,1]                                                                         ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|opcode_o[9,10]                                                                     ; Lost fanout                                         ;
; ACog:cog1|acog_mem:acog_mem|d_data_o[11..31]                                                                 ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|d_rshift_o[0..31]                                                                ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|d_lshift_o[0..31]                                                                ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|s_data_o[0..31]                                                                  ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[0..31]                                                              ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|DIRA[0..31]                                                                      ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|DIRB[0..31]                                                                      ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|OUTA[0..31]                                                                      ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_mem:acog_mem|OUTB[0..22]                                                                      ; Stuck at GND due to stuck port clock_enable         ;
; HUB:hub|hub_mem_data_1_o[22]                                                                                 ; Lost fanout                                         ;
; ACog:cog1|acog_mem:acog_mem|OUTB[23..31]                                                                     ; Stuck at GND due to stuck port clock_enable         ;
; ACog:cog1|acog_id:idecode|hub_tfr_sz_o[0,1]                                                                  ; Stuck at GND due to stuck port clock_enable         ;
; HUB:hub|hub_mem_data_1_o[8..21,23..31]                                                                       ; Stuck at GND due to stuck port data_in              ;
; HUB:hub|hub_mem_data_1_o[0..7]                                                                               ; Lost fanout                                         ;
; ACog:cog1|acog_wback:wback|pc[2,4..8]                                                                        ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|save_d_from_hub_o                                                                  ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|save_z_o                                                                           ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|save_c_o                                                                           ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|save_pc_from_pc_plus_1_o                                                           ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|save_pc_from_s_o                                                                   ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|save_d_from_pc_plus_1_o                                                            ; Lost fanout                                         ;
; ACog:cog1|acog_id:idecode|save_d_from_alu_o                                                                  ; Lost fanout                                         ;
; ACog:cog1|acog_mem:acog_mem|PAR[13..17]                                                                      ; Lost fanout                                         ;
; ACog:cog0|acog_mem:acog_mem|PAR[17]                                                                          ; Merged with ACog:cog0|acog_mem:acog_mem|PAR[16]     ;
; ACog:cog0|acog_mem:acog_mem|PAR[16]                                                                          ; Merged with ACog:cog0|acog_mem:acog_mem|PAR[15]     ;
; ACog:cog0|acog_mem:acog_mem|PAR[15]                                                                          ; Merged with ACog:cog0|acog_mem:acog_mem|PAR[14]     ;
; ACog:cog0|acog_mem:acog_mem|PAR[14]                                                                          ; Merged with ACog:cog0|acog_mem:acog_mem|PAR[13]     ;
; debug:debuguint|uart_data[7]                                                                                 ; Stuck at GND due to stuck port data_in              ;
; debug:debuguint|uart_tx:tx|data[7]                                                                           ; Stuck at GND due to stuck port data_in              ;
; ACog:cog0|acog_mem:acog_mem|s_data_neg_o[0]                                                                  ; Merged with ACog:cog0|acog_mem:acog_mem|s_data_o[0] ;
; Total Number of Removed Registers = 526                                                                      ;                                                     ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; HUB:hub|active_cogs[1]                                                                                     ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|d_data_is_one_o,                                        ;
;                                                                                                            ; due to stuck port data_in ; ACog:cog1|acog_mem:acog_mem|d_data_is_zero_o, ACog:cog1|acog_wback:wback|flag_c,    ;
;                                                                                                            ;                           ; ACog:cog1|acog_wback:wback|pc[0], ACog:cog1|acog_wback:wback|pc[1],                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_wback:wback|pc[3], ACog:cog1|acog_seq:seq|state[0],                  ;
;                                                                                                            ;                           ; ACog:cog1|acog_seq:seq|state[1], ACog:cog1|acog_mem:acog_mem|load_from_mem,         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_dest_addr[8],                                   ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|run_mode, ACog:cog1|acog_wback:wback|flag_z,            ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[8], ACog:cog1|acog_id:idecode|opcode_o[7],       ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[6], ACog:cog1|acog_id:idecode|opcode_o[5],       ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[4], ACog:cog1|acog_id:idecode|opcode_o[3],       ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[2], ACog:cog1|acog_id:idecode|opcode_o[1],       ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[0], ACog:cog1|acog_id:idecode|execute_o,         ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[11], ACog:cog1|acog_id:idecode|opcode_o[12],     ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[13], ACog:cog1|acog_id:idecode|opcode_o[14],     ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[15], ACog:cog1|acog_id:idecode|opcode_o[16],     ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[17], ACog:cog1|acog_id:idecode|opcode_o[26],     ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[27], ACog:cog1|acog_id:idecode|opcode_o[28],     ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[29], ACog:cog1|acog_id:idecode|opcode_o[30],     ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[31], ACog:cog1|acog_id:idecode|hub_op_o[3],      ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|hub_op_o[4], ACog:cog1|acog_seq:seq|data_to_hub_rdy,      ;
;                                                                                                            ;                           ; ACog:cog1|acog_seq:seq|read_rdy, HUB:hub|hub_ack_cog[1],                            ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[10], ACog:cog1|acog_mem:acog_mem|d_data_o[9],  ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[8], ACog:cog1|acog_mem:acog_mem|d_data_o[7],   ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[6], ACog:cog1|acog_mem:acog_mem|d_data_o[5],   ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[4], ACog:cog1|acog_mem:acog_mem|d_data_o[3],   ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[2], ACog:cog1|acog_mem:acog_mem|d_data_o[1],   ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[0], ACog:cog1|acog_mem:acog_mem|latched_i,     ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[8],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[7],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[6],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[5],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[4],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[3],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[2],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[1],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_source_addr[0],                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[31], ACog:cog1|acog_mem:acog_mem|INA[30],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[29], ACog:cog1|acog_mem:acog_mem|INA[28],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[27], ACog:cog1|acog_mem:acog_mem|INA[26],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[25], ACog:cog1|acog_mem:acog_mem|INA[24],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[23], ACog:cog1|acog_mem:acog_mem|INA[22],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[21], ACog:cog1|acog_mem:acog_mem|INA[20],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[19], ACog:cog1|acog_mem:acog_mem|INA[18],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[17], ACog:cog1|acog_mem:acog_mem|INA[16],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[15], ACog:cog1|acog_mem:acog_mem|INA[14],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[13], ACog:cog1|acog_mem:acog_mem|INA[12],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[11], ACog:cog1|acog_mem:acog_mem|INA[10],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[9], ACog:cog1|acog_mem:acog_mem|INA[8],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[7], ACog:cog1|acog_mem:acog_mem|INA[6],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[5], ACog:cog1|acog_mem:acog_mem|INA[4],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[3], ACog:cog1|acog_mem:acog_mem|INA[2],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INA[1], ACog:cog1|acog_mem:acog_mem|INA[0],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[31], ACog:cog1|acog_mem:acog_mem|INB[30],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[29], ACog:cog1|acog_mem:acog_mem|INB[28],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[27], ACog:cog1|acog_mem:acog_mem|INB[26],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[25], ACog:cog1|acog_mem:acog_mem|INB[24],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[23], ACog:cog1|acog_mem:acog_mem|INB[22],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[21], ACog:cog1|acog_mem:acog_mem|INB[20],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[19], ACog:cog1|acog_mem:acog_mem|INB[18],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[17], ACog:cog1|acog_mem:acog_mem|INB[16],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[15], ACog:cog1|acog_mem:acog_mem|INB[14],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[13], ACog:cog1|acog_mem:acog_mem|INB[12],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[11], ACog:cog1|acog_mem:acog_mem|INB[10],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[9], ACog:cog1|acog_mem:acog_mem|INB[8],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[7], ACog:cog1|acog_mem:acog_mem|INB[6],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[5], ACog:cog1|acog_mem:acog_mem|INB[4],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|INB[3], ACog:cog1|acog_mem:acog_mem|INB[2],             ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|opcode_o[10], ACog:cog1|acog_id:idecode|opcode_o[9],      ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[11], ACog:cog1|acog_mem:acog_mem|d_data_o[12], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[13], ACog:cog1|acog_mem:acog_mem|d_data_o[14], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[15], ACog:cog1|acog_mem:acog_mem|d_data_o[16], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[17], ACog:cog1|acog_mem:acog_mem|d_data_o[18], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[19], ACog:cog1|acog_mem:acog_mem|d_data_o[20], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[21], ACog:cog1|acog_mem:acog_mem|d_data_o[22], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[23], ACog:cog1|acog_mem:acog_mem|d_data_o[24], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[25], ACog:cog1|acog_mem:acog_mem|d_data_o[26], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[27], ACog:cog1|acog_mem:acog_mem|d_data_o[28], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[29], ACog:cog1|acog_mem:acog_mem|d_data_o[30], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_data_o[31], ACog:cog1|acog_mem:acog_mem|s_data_o[14], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[15], ACog:cog1|acog_mem:acog_mem|s_data_o[16], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[17], ACog:cog1|acog_mem:acog_mem|s_data_o[18], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[19], ACog:cog1|acog_mem:acog_mem|s_data_o[20], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[21], ACog:cog1|acog_mem:acog_mem|s_data_o[22], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[23], ACog:cog1|acog_mem:acog_mem|s_data_o[24], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[25], ACog:cog1|acog_mem:acog_mem|s_data_o[26], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[27], ACog:cog1|acog_mem:acog_mem|s_data_o[28], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[29], ACog:cog1|acog_mem:acog_mem|s_data_o[30], ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[31],                                           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[0],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[1],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[2],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[3],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[4],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[5],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[6],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[7],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[8],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[9],                                        ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[10],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[11],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[12],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[13],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[14],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[15],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[16],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[17],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[18],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[19],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[20],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[21],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[22],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[23],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[24],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[25],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[26],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[27], ACog:cog1|acog_mem:acog_mem|DIRA[0],  ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[1], ACog:cog1|acog_mem:acog_mem|DIRA[2],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[3], ACog:cog1|acog_mem:acog_mem|DIRA[4],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[5], ACog:cog1|acog_mem:acog_mem|DIRA[6],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[7], ACog:cog1|acog_mem:acog_mem|DIRA[8],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[9], ACog:cog1|acog_mem:acog_mem|DIRA[10],          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[11], ACog:cog1|acog_mem:acog_mem|DIRA[12],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[13], ACog:cog1|acog_mem:acog_mem|DIRA[14],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[15], ACog:cog1|acog_mem:acog_mem|DIRA[16],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[17], ACog:cog1|acog_mem:acog_mem|DIRA[18],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[19], ACog:cog1|acog_mem:acog_mem|DIRA[20],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[21], ACog:cog1|acog_mem:acog_mem|DIRA[22],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[23], ACog:cog1|acog_mem:acog_mem|DIRA[24],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[25], ACog:cog1|acog_mem:acog_mem|DIRA[26],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[27], ACog:cog1|acog_mem:acog_mem|DIRA[28],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[29], ACog:cog1|acog_mem:acog_mem|DIRA[30],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRA[31], ACog:cog1|acog_mem:acog_mem|DIRB[0],          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[1], ACog:cog1|acog_mem:acog_mem|DIRB[2],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[3], ACog:cog1|acog_mem:acog_mem|DIRB[4],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[5], ACog:cog1|acog_mem:acog_mem|DIRB[6],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[7], ACog:cog1|acog_mem:acog_mem|DIRB[8],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[9], ACog:cog1|acog_mem:acog_mem|DIRB[10],          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[11], ACog:cog1|acog_mem:acog_mem|DIRB[12],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[13], ACog:cog1|acog_mem:acog_mem|DIRB[14],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[15], ACog:cog1|acog_mem:acog_mem|DIRB[16],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[17], ACog:cog1|acog_mem:acog_mem|DIRB[18],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[19], ACog:cog1|acog_mem:acog_mem|DIRB[20],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[21], ACog:cog1|acog_mem:acog_mem|DIRB[22],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[23], ACog:cog1|acog_mem:acog_mem|DIRB[24],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[25], ACog:cog1|acog_mem:acog_mem|DIRB[26],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[27], ACog:cog1|acog_mem:acog_mem|DIRB[28],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[29], ACog:cog1|acog_mem:acog_mem|DIRB[30],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|DIRB[31], ACog:cog1|acog_mem:acog_mem|OUTA[0],          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[1], ACog:cog1|acog_mem:acog_mem|OUTA[2],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[3], ACog:cog1|acog_mem:acog_mem|OUTA[4],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[5], ACog:cog1|acog_mem:acog_mem|OUTA[6],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[7], ACog:cog1|acog_mem:acog_mem|OUTA[8],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[9], ACog:cog1|acog_mem:acog_mem|OUTA[10],          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[11], ACog:cog1|acog_mem:acog_mem|OUTA[12],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[13], ACog:cog1|acog_mem:acog_mem|OUTA[14],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[15], ACog:cog1|acog_mem:acog_mem|OUTA[16],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[17], ACog:cog1|acog_mem:acog_mem|OUTA[18],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[19], ACog:cog1|acog_mem:acog_mem|OUTA[20],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[21], ACog:cog1|acog_mem:acog_mem|OUTA[22],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[23], ACog:cog1|acog_mem:acog_mem|OUTA[24],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[25], ACog:cog1|acog_mem:acog_mem|OUTA[26],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[27], ACog:cog1|acog_mem:acog_mem|OUTA[28],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[29], ACog:cog1|acog_mem:acog_mem|OUTA[30],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTA[31], ACog:cog1|acog_mem:acog_mem|OUTB[0],          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[1], ACog:cog1|acog_mem:acog_mem|OUTB[2],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[3], ACog:cog1|acog_mem:acog_mem|OUTB[4],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[5], ACog:cog1|acog_mem:acog_mem|OUTB[6],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[7], ACog:cog1|acog_mem:acog_mem|OUTB[8],           ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[9], ACog:cog1|acog_mem:acog_mem|OUTB[10],          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[11], ACog:cog1|acog_mem:acog_mem|OUTB[12],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[13], ACog:cog1|acog_mem:acog_mem|OUTB[14],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[15], ACog:cog1|acog_mem:acog_mem|OUTB[16],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[17], ACog:cog1|acog_mem:acog_mem|OUTB[18],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[19], ACog:cog1|acog_mem:acog_mem|OUTB[20],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[21], ACog:cog1|acog_mem:acog_mem|OUTB[22],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[23], ACog:cog1|acog_mem:acog_mem|OUTB[24],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[25], ACog:cog1|acog_mem:acog_mem|OUTB[26],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[27], ACog:cog1|acog_mem:acog_mem|OUTB[28],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[29], ACog:cog1|acog_mem:acog_mem|OUTB[30],         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|OUTB[31], ACog:cog1|acog_id:idecode|hub_tfr_sz_o[0],    ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|hub_tfr_sz_o[1], HUB:hub|hub_mem_data_1_o[31],            ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[30], HUB:hub|hub_mem_data_1_o[29],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[28], HUB:hub|hub_mem_data_1_o[27],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[26], HUB:hub|hub_mem_data_1_o[25],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[24], HUB:hub|hub_mem_data_1_o[23],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[21], HUB:hub|hub_mem_data_1_o[20],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[19], HUB:hub|hub_mem_data_1_o[18],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[16], HUB:hub|hub_mem_data_1_o[9],                          ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[8], ACog:cog1|acog_wback:wback|pc[2],                      ;
;                                                                                                            ;                           ; ACog:cog1|acog_wback:wback|pc[4], ACog:cog1|acog_wback:wback|pc[6],                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_wback:wback|pc[7], ACog:cog1|acog_wback:wback|pc[8],                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|save_d_from_hub_o, ACog:cog1|acog_id:idecode|save_z_o,    ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|save_c_o,                                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|save_pc_from_pc_plus_1_o,                                 ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|save_pc_from_s_o,                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|save_d_from_pc_plus_1_o,                                  ;
;                                                                                                            ;                           ; ACog:cog1|acog_id:idecode|save_d_from_alu_o, ACog:cog1|acog_mem:acog_mem|PAR[16],   ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|PAR[17]                                                 ;
; ACog:cog1|acog_mem:acog_mem|PAR[18]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|INB[0], ACog:cog1|acog_mem:acog_mem|d_rshift_o[0],      ;
;                                                                                                            ; due to stuck port data_in ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[1],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[2],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[3],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[4],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[5],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[6],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[7],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[8],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[9],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[10],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[11],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[12],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[13],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[14],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[15],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[16],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[17],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[18],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[19],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[20],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[21],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[22],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[23],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[24],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[25],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[26],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[27],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[28],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[29],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[30],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_rshift_o[31],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[0],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[1],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[2],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[3],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[4],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[5],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[6],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[7],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[8],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[9],                                          ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[10],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[11],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[12],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[13],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[14],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[15],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[16],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[17],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[18],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[19],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[20],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[21],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[22],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[23],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[24],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[25],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[26],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[27],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[28],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[29],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[30],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|d_lshift_o[31],                                         ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_o[0], ACog:cog1|acog_wback:wback|pc[5]           ;
; HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|address_reg_b[1] ; Stuck at GND              ; HUB:hub|hub_mem_data_1_o[17], HUB:hub|hub_mem_data_1_o[15],                         ;
;                                                                                                            ; due to stuck port data_in ; HUB:hub|hub_mem_data_1_o[14], HUB:hub|hub_mem_data_1_o[13],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[12], HUB:hub|hub_mem_data_1_o[11],                         ;
;                                                                                                            ;                           ; HUB:hub|hub_mem_data_1_o[10]                                                        ;
; ACog:cog1|acog_mem:acog_mem|PAR[4]                                                                         ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[2],                                            ;
;                                                                                                            ; due to stuck port data_in ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[28],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[29],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[30],                                       ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|s_data_neg_o[31]                                        ;
; ACog:cog1|acog_mem:acog_mem|PAR[19]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|INB[1], ACog:cog1|acog_mem:acog_mem|s_data_o[1]         ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[29]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[11], ACog:cog1|acog_mem:acog_mem|PAR[13]       ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[30]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[12], ACog:cog1|acog_mem:acog_mem|PAR[14]       ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[31]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[13], ACog:cog1|acog_mem:acog_mem|PAR[15]       ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_id:idecode|opcode_o[22]                                                                     ; Lost Fanouts              ; ACog:cog1|acog_mem:acog_mem|latched_dest_addr[7],                                   ;
;                                                                                                            ;                           ; ACog:cog1|acog_mem:acog_mem|latched_dest_addr[6]                                    ;
; ACog:cog1|acog_mem:acog_mem|PAR[5]                                                                         ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[3]                                             ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[6]                                                                         ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[4]                                             ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[7]                                                                         ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[5]                                             ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[8]                                                                         ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[6]                                             ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[9]                                                                         ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[7]                                             ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[10]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[8]                                             ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[11]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[9]                                             ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; ACog:cog1|acog_mem:acog_mem|PAR[12]                                                                        ; Stuck at GND              ; ACog:cog1|acog_mem:acog_mem|s_data_o[10]                                            ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; debug:debuguint|uart_data[7]                                                                               ; Stuck at GND              ; debug:debuguint|uart_tx:tx|data[7]                                                  ;
;                                                                                                            ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 739   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 153   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 564   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AProp|ACog:cog0|acog_mem:acog_mem|d_lshift_o[1]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AProp|ACog:cog0|acog_mem:acog_mem|d_rshift_o[0]                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |AProp|debug:debuguint|uart_tx:tx|data[1]                                                                                           ;
; 17:1               ; 3 bits    ; 33 LEs        ; 12 LEs               ; 21 LEs                 ; Yes        ; |AProp|debug:debuguint|uart_tx:tx|state[1]                                                                                          ;
; 64:1               ; 3 bits    ; 126 LEs       ; 6 LEs                ; 120 LEs                ; Yes        ; |AProp|ACog:cog0|acog_id:idecode|hub_op_o[0]                                                                                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |AProp|debug:debuguint|uart_data[0]                                                                                                 ;
; 20:1               ; 16 bits   ; 208 LEs       ; 0 LEs                ; 208 LEs                ; Yes        ; |AProp|HUB:hub|hub_mem_data_0_o[27]                                                                                                 ;
; 20:1               ; 8 bits    ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |AProp|HUB:hub|hub_mem_data_0_o[9]                                                                                                  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |AProp|debug:debuguint|data[95]                                                                                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |AProp|debug:debuguint|data[1]                                                                                                      ;
; 9:1                ; 87 bits   ; 522 LEs       ; 0 LEs                ; 522 LEs                ; Yes        ; |AProp|debug:debuguint|data[64]                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |AProp|debug:debuguint|uart_data[5]                                                                                                 ;
; 23:1               ; 5 bits    ; 75 LEs        ; 25 LEs               ; 50 LEs                 ; Yes        ; |AProp|HUB:hub|hub_mem_data_0_o[4]                                                                                                  ;
; 23:1               ; 3 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |AProp|HUB:hub|hub_mem_data_0_o[2]                                                                                                  ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |AProp|ACog:cog0|acog_wback:wback|pc[3]                                                                                             ;
; 12:1               ; 6 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |AProp|ACog:cog0|acog_wback:wback|pc[4]                                                                                             ;
; 77:1               ; 2 bits    ; 102 LEs       ; 26 LEs               ; 76 LEs                 ; Yes        ; |AProp|ACog:cog0|acog_seq:seq|state[0]                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|barrel_shr:shr|Mux6                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|barrel_shr:shr|Mux17                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|barrel_shr:shr|Mux22                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |AProp|HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|mux_5hb:mux4|l2_w12_n0_mux_dataout ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|barrel_shr:shr|Mux23                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|barrel_shr:shr|Mux26                                                                                  ;
; 8:1                ; 31 bits   ; 155 LEs       ; 155 LEs              ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|acog_logic:alogic|Mux5                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AProp|HUB:hub|hub_writeen_left[2]                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AProp|HUB:hub|hub_data_left_in[22]                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |AProp|HUB:hub|hub_data_left_in[15]                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |AProp|HUB:hub|hub_data_left_in[30]                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AProp|HUB:hub|hub_data_left_in[4]                                                                                                  ;
; 65:1               ; 31 bits   ; 1333 LEs      ; 124 LEs              ; 1209 LEs               ; No         ; |AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub|Selector26                                                                         ;
; 513:1              ; 32 bits   ; 10944 LEs     ; 96 LEs               ; 10848 LEs              ; No         ; |AProp|ACog:cog0|acog_mem:acog_mem|d_mux[0]                                                                                         ;
; 520:1              ; 9 bits    ; 3114 LEs      ; 54 LEs               ; 3060 LEs               ; No         ; |AProp|ACog:cog0|acog_mem:acog_mem|s_mux[8]                                                                                         ;
; 520:1              ; 18 bits   ; 6228 LEs      ; 108 LEs              ; 6120 LEs               ; No         ; |AProp|ACog:cog0|acog_mem:acog_mem|s_mux[24]                                                                                        ;
; 268:1              ; 5 bits    ; 890 LEs       ; 30 LEs               ; 860 LEs                ; No         ; |AProp|ACog:cog0|acog_mem:acog_mem|s_mux[12]                                                                                        ;
; 84:1               ; 2 bits    ; 112 LEs       ; 34 LEs               ; 78 LEs                 ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux12                                                                                                 ;
; 85:1               ; 3 bits    ; 168 LEs       ; 54 LEs               ; 114 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux9                                                                                                  ;
; 69:1               ; 4 bits    ; 184 LEs       ; 68 LEs               ; 116 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux26                                                                                                 ;
; 69:1               ; 3 bits    ; 138 LEs       ; 54 LEs               ; 84 LEs                 ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux17                                                                                                 ;
; 69:1               ; 3 bits    ; 138 LEs       ; 51 LEs               ; 87 LEs                 ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux30                                                                                                 ;
; 70:1               ; 3 bits    ; 138 LEs       ; 54 LEs               ; 84 LEs                 ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux22                                                                                                 ;
; 71:1               ; 4 bits    ; 188 LEs       ; 76 LEs               ; 112 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux7                                                                                                  ;
; 71:1               ; 3 bits    ; 141 LEs       ; 57 LEs               ; 84 LEs                 ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux3                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_altera:pll0|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------+------------------------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                                             ;
+--------------------------------------+------------+------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz   ; String                                                           ;
; fractional_vco_multiplier            ; false      ; String                                                           ;
; pll_type                             ; General    ; String                                                           ;
; pll_subtype                          ; General    ; String                                                           ;
; number_of_clocks                     ; 1          ; Signed Integer                                                   ;
; operation_mode                       ; normal     ; String                                                           ;
; deserialization_factor               ; 4          ; Signed Integer                                                   ;
; data_rate                            ; 0          ; Signed Integer                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0          ; Signed Integer                                                   ;
; output_clock_frequency0              ; 80.0 MHz   ; String                                                           ;
; phase_shift0                         ; 0 ps       ; String                                                           ;
; duty_cycle0                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency1              ; 0 MHz      ; String                                                           ;
; phase_shift1                         ; 0 ps       ; String                                                           ;
; duty_cycle1                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency2              ; 0 MHz      ; String                                                           ;
; phase_shift2                         ; 0 ps       ; String                                                           ;
; duty_cycle2                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency3              ; 0 MHz      ; String                                                           ;
; phase_shift3                         ; 0 ps       ; String                                                           ;
; duty_cycle3                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency4              ; 0 MHz      ; String                                                           ;
; phase_shift4                         ; 0 ps       ; String                                                           ;
; duty_cycle4                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency5              ; 0 MHz      ; String                                                           ;
; phase_shift5                         ; 0 ps       ; String                                                           ;
; duty_cycle5                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency6              ; 0 MHz      ; String                                                           ;
; phase_shift6                         ; 0 ps       ; String                                                           ;
; duty_cycle6                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency7              ; 0 MHz      ; String                                                           ;
; phase_shift7                         ; 0 ps       ; String                                                           ;
; duty_cycle7                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency8              ; 0 MHz      ; String                                                           ;
; phase_shift8                         ; 0 ps       ; String                                                           ;
; duty_cycle8                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency9              ; 0 MHz      ; String                                                           ;
; phase_shift9                         ; 0 ps       ; String                                                           ;
; duty_cycle9                          ; 50         ; Signed Integer                                                   ;
; output_clock_frequency10             ; 0 MHz      ; String                                                           ;
; phase_shift10                        ; 0 ps       ; String                                                           ;
; duty_cycle10                         ; 50         ; Signed Integer                                                   ;
; output_clock_frequency11             ; 0 MHz      ; String                                                           ;
; phase_shift11                        ; 0 ps       ; String                                                           ;
; duty_cycle11                         ; 50         ; Signed Integer                                                   ;
; output_clock_frequency12             ; 0 MHz      ; String                                                           ;
; phase_shift12                        ; 0 ps       ; String                                                           ;
; duty_cycle12                         ; 50         ; Signed Integer                                                   ;
; output_clock_frequency13             ; 0 MHz      ; String                                                           ;
; phase_shift13                        ; 0 ps       ; String                                                           ;
; duty_cycle13                         ; 50         ; Signed Integer                                                   ;
; output_clock_frequency14             ; 0 MHz      ; String                                                           ;
; phase_shift14                        ; 0 ps       ; String                                                           ;
; duty_cycle14                         ; 50         ; Signed Integer                                                   ;
; output_clock_frequency15             ; 0 MHz      ; String                                                           ;
; phase_shift15                        ; 0 ps       ; String                                                           ;
; duty_cycle15                         ; 50         ; Signed Integer                                                   ;
; output_clock_frequency16             ; 0 MHz      ; String                                                           ;
; phase_shift16                        ; 0 ps       ; String                                                           ;
; duty_cycle16                         ; 50         ; Signed Integer                                                   ;
; output_clock_frequency17             ; 0 MHz      ; String                                                           ;
; phase_shift17                        ; 0 ps       ; String                                                           ;
; duty_cycle17                         ; 50         ; Signed Integer                                                   ;
; m_cnt_hi_div                         ; 1          ; Signed Integer                                                   ;
; m_cnt_lo_div                         ; 1          ; Signed Integer                                                   ;
; m_cnt_bypass_en                      ; false      ; String                                                           ;
; m_cnt_odd_div_duty_en                ; false      ; String                                                           ;
; n_cnt_hi_div                         ; 1          ; Signed Integer                                                   ;
; n_cnt_lo_div                         ; 1          ; Signed Integer                                                   ;
; n_cnt_bypass_en                      ; false      ; String                                                           ;
; n_cnt_odd_div_duty_en                ; false      ; String                                                           ;
; c_cnt_hi_div0                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div0                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en0                     ; false      ; String                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en0               ; false      ; String                                                           ;
; c_cnt_prst0                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst0                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div1                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div1                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en1                     ; false      ; String                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en1               ; false      ; String                                                           ;
; c_cnt_prst1                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst1                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div2                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div2                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en2                     ; false      ; String                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en2               ; false      ; String                                                           ;
; c_cnt_prst2                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst2                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div3                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div3                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en3                     ; false      ; String                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en3               ; false      ; String                                                           ;
; c_cnt_prst3                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst3                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div4                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div4                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en4                     ; false      ; String                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en4               ; false      ; String                                                           ;
; c_cnt_prst4                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst4                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div5                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div5                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en5                     ; false      ; String                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en5               ; false      ; String                                                           ;
; c_cnt_prst5                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst5                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div6                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div6                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en6                     ; false      ; String                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en6               ; false      ; String                                                           ;
; c_cnt_prst6                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst6                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div7                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div7                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en7                     ; false      ; String                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en7               ; false      ; String                                                           ;
; c_cnt_prst7                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst7                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div8                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div8                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en8                     ; false      ; String                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en8               ; false      ; String                                                           ;
; c_cnt_prst8                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst8                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div9                        ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div9                        ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en9                     ; false      ; String                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en9               ; false      ; String                                                           ;
; c_cnt_prst9                          ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst9                   ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div10                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div10                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en10                    ; false      ; String                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en10              ; false      ; String                                                           ;
; c_cnt_prst10                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst10                  ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div11                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div11                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en11                    ; false      ; String                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en11              ; false      ; String                                                           ;
; c_cnt_prst11                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst11                  ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div12                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div12                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en12                    ; false      ; String                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en12              ; false      ; String                                                           ;
; c_cnt_prst12                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst12                  ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div13                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div13                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en13                    ; false      ; String                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en13              ; false      ; String                                                           ;
; c_cnt_prst13                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst13                  ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div14                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div14                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en14                    ; false      ; String                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en14              ; false      ; String                                                           ;
; c_cnt_prst14                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst14                  ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div15                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div15                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en15                    ; false      ; String                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en15              ; false      ; String                                                           ;
; c_cnt_prst15                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst15                  ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div16                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div16                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en16                    ; false      ; String                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en16              ; false      ; String                                                           ;
; c_cnt_prst16                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst16                  ; 0          ; Signed Integer                                                   ;
; c_cnt_hi_div17                       ; 1          ; Signed Integer                                                   ;
; c_cnt_lo_div17                       ; 1          ; Signed Integer                                                   ;
; c_cnt_bypass_en17                    ; false      ; String                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk ; String                                                           ;
; c_cnt_odd_div_duty_en17              ; false      ; String                                                           ;
; c_cnt_prst17                         ; 1          ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst17                  ; 0          ; Signed Integer                                                   ;
; pll_vco_div                          ; 1          ; Signed Integer                                                   ;
; pll_output_clk_frequency             ; 0 MHz      ; String                                                           ;
; pll_cp_current                       ; 0          ; Signed Integer                                                   ;
; pll_bwctrl                           ; 0          ; Signed Integer                                                   ;
; pll_fractional_division              ; 1          ; Signed Integer                                                   ;
; pll_fractional_cout                  ; 24         ; Signed Integer                                                   ;
; pll_dsm_out_sel                      ; 1st_order  ; String                                                           ;
; mimic_fbclk_type                     ; gclk       ; String                                                           ;
; pll_fbclk_mux_1                      ; glb        ; String                                                           ;
; pll_fbclk_mux_2                      ; fb_1       ; String                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk ; String                                                           ;
; refclk1_frequency                    ; 0 MHz      ; String                                                           ;
; pll_clkin_0_src                      ; clk_0      ; String                                                           ;
; pll_clkin_1_src                      ; clk_0      ; String                                                           ;
; pll_clk_loss_sw_en                   ; false      ; String                                                           ;
; pll_auto_clk_sw_en                   ; false      ; String                                                           ;
; pll_manu_clk_sw_en                   ; false      ; String                                                           ;
; pll_clk_sw_dly                       ; 0          ; Signed Integer                                                   ;
+--------------------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                 ;
+------------------------------------+-------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                     ; Untyped                                              ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                       ;
; WIDTHAD_A                          ; 9                                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512                                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                              ;
; WIDTH_B                            ; 32                                  ; Signed Integer                                       ;
; WIDTHAD_B                          ; 9                                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 512                                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK0                              ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                              ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                              ;
; INIT_FILE                          ; ../01_Verilog/mem_cog_testport2.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_art2                     ; Untyped                                              ;
+------------------------------------+-------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst ;
+---------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                               ;
+---------------------------------------+----------------------+----------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                            ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                            ;
; ACCUMULATOR                           ; NO                   ; Untyped                                            ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                            ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                            ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                            ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                            ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                            ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                            ;
; COEF0_0                               ; 0                    ; Signed Integer                                     ;
; COEF0_1                               ; 0                    ; Signed Integer                                     ;
; COEF0_2                               ; 0                    ; Signed Integer                                     ;
; COEF0_3                               ; 0                    ; Signed Integer                                     ;
; COEF0_4                               ; 0                    ; Signed Integer                                     ;
; COEF0_5                               ; 0                    ; Signed Integer                                     ;
; COEF0_6                               ; 0                    ; Signed Integer                                     ;
; COEF0_7                               ; 0                    ; Signed Integer                                     ;
; COEF1_0                               ; 0                    ; Signed Integer                                     ;
; COEF1_1                               ; 0                    ; Signed Integer                                     ;
; COEF1_2                               ; 0                    ; Signed Integer                                     ;
; COEF1_3                               ; 0                    ; Signed Integer                                     ;
; COEF1_4                               ; 0                    ; Signed Integer                                     ;
; COEF1_5                               ; 0                    ; Signed Integer                                     ;
; COEF1_6                               ; 0                    ; Signed Integer                                     ;
; COEF1_7                               ; 0                    ; Signed Integer                                     ;
; COEF2_0                               ; 0                    ; Signed Integer                                     ;
; COEF2_1                               ; 0                    ; Signed Integer                                     ;
; COEF2_2                               ; 0                    ; Signed Integer                                     ;
; COEF2_3                               ; 0                    ; Signed Integer                                     ;
; COEF2_4                               ; 0                    ; Signed Integer                                     ;
; COEF2_5                               ; 0                    ; Signed Integer                                     ;
; COEF2_6                               ; 0                    ; Signed Integer                                     ;
; COEF2_7                               ; 0                    ; Signed Integer                                     ;
; COEF3_0                               ; 0                    ; Signed Integer                                     ;
; COEF3_1                               ; 0                    ; Signed Integer                                     ;
; COEF3_2                               ; 0                    ; Signed Integer                                     ;
; COEF3_3                               ; 0                    ; Signed Integer                                     ;
; COEF3_4                               ; 0                    ; Signed Integer                                     ;
; COEF3_5                               ; 0                    ; Signed Integer                                     ;
; COEF3_6                               ; 0                    ; Signed Integer                                     ;
; COEF3_7                               ; 0                    ; Signed Integer                                     ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                            ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                            ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                            ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                            ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                            ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                            ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                            ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                            ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                     ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                            ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                            ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                            ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                            ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                            ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                            ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                            ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                            ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                            ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                     ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                            ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                            ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                            ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                            ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                            ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                            ;
; port_signa                            ; PORT_USED            ; Untyped                                            ;
; port_signb                            ; PORT_USED            ; Untyped                                            ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                            ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                            ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                            ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                            ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                            ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                            ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                            ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                            ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                            ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                            ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                            ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                            ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                            ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                            ;
; SHIFT_MODE                            ; NO                   ; Untyped                                            ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                            ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                            ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                            ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                            ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                            ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                            ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                            ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                            ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                            ;
; WIDTH_A                               ; 16                   ; Signed Integer                                     ;
; WIDTH_B                               ; 16                   ; Signed Integer                                     ;
; WIDTH_C                               ; 16                   ; Signed Integer                                     ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                     ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                     ;
; WIDTH_MSB                             ; 17                   ; Untyped                                            ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                            ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                            ;
; CBXI_PARAMETER                        ; altera_mult_add_ec68 ; Untyped                                            ;
+---------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                             ;
+---------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                   ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                           ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                           ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                           ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                           ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                           ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                   ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                           ;
; input_source_a0                       ; DATAA               ; String                                                                                                                           ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                           ;
; input_source_a1                       ; DATAA               ; String                                                                                                                           ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                           ;
; input_source_a2                       ; DATAA               ; String                                                                                                                           ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                           ;
; input_source_a3                       ; DATAA               ; String                                                                                                                           ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                   ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                           ;
; input_source_b0                       ; DATAB               ; String                                                                                                                           ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                           ;
; input_source_b1                       ; DATAB               ; String                                                                                                                           ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                           ;
; input_source_b2                       ; DATAB               ; String                                                                                                                           ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                           ;
; input_source_b3                       ; DATAB               ; String                                                                                                                           ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                   ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                           ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                           ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                           ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                           ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                   ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                           ;
; output_aclr                           ; NONE                ; String                                                                                                                           ;
; port_signa                            ; PORT_USED           ; String                                                                                                                           ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                           ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                           ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                           ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                           ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                           ;
; port_signb                            ; PORT_USED           ; String                                                                                                                           ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                           ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                           ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                           ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                           ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                           ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                   ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                           ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                           ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                           ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                           ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                           ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                           ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                           ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                           ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                           ;
; adder1_rounding                       ; NO                  ; String                                                                                                                           ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                           ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                           ;
; adder3_rounding                       ; NO                  ; String                                                                                                                           ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                           ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                           ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                           ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                           ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                           ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                           ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                           ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                           ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                   ;
; output_rounding                       ; NO                  ; String                                                                                                                           ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                           ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                           ;
; output_round_aclr                     ; NONE                ; String                                                                                                                           ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                           ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                           ;
; chainout_rounding                     ; NO                  ; String                                                                                                                           ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                           ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                           ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                           ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                           ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                           ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                           ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                           ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                           ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                           ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                           ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                           ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                           ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                           ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                   ;
; output_saturation                     ; NO                  ; String                                                                                                                           ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                           ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                           ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                           ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                           ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                           ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                           ;
; chainout_saturation                   ; NO                  ; String                                                                                                                           ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                           ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                           ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                           ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                           ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                           ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                   ;
; chainout_adder                        ; NO                  ; String                                                                                                                           ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_aclr                         ; NONE                ; String                                                                                                                           ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                           ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                           ;
; shift_mode                            ; NO                  ; String                                                                                                                           ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                           ;
; rotate_aclr                           ; NONE                ; String                                                                                                                           ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                           ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                           ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                           ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                           ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                           ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                           ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                           ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                           ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                           ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                           ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                           ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                           ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                           ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                           ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                           ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                           ;
; accumulator                           ; NO                  ; String                                                                                                                           ;
; accum_direction                       ; ADD                 ; String                                                                                                                           ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                   ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                           ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                           ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                           ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                           ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                           ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                           ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                           ;
; double_accum                          ; NO                  ; String                                                                                                                           ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                           ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                           ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                           ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                           ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                           ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                           ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                           ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                           ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                           ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                   ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                           ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                           ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                           ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                           ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                   ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                   ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                   ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                   ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                   ;
; width_c_total_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                   ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                   ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                   ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                   ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                   ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                   ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                   ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                   ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                   ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                   ;
; dataa_split_ext_require               ; 1                   ; Signed Integer                                                                                                                   ;
; dataa_port_sign                       ; PORT_USED           ; String                                                                                                                           ;
; width_a_ext                           ; 17                  ; Signed Integer                                                                                                                   ;
; width_a_ext_msb                       ; 16                  ; Signed Integer                                                                                                                   ;
; datab_split_ext_require               ; 1                   ; Signed Integer                                                                                                                   ;
; datab_port_sign                       ; PORT_USED           ; String                                                                                                                           ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                                                   ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                                                   ;
; coef_ext_require                      ; 1                   ; Signed Integer                                                                                                                   ;
; coef_port_sign                        ; PORT_USED           ; String                                                                                                                           ;
; width_coef_ext                        ; 19                  ; Signed Integer                                                                                                                   ;
; width_coef_ext_msb                    ; 18                  ; Signed Integer                                                                                                                   ;
; datac_split_ext_require               ; 1                   ; Signed Integer                                                                                                                   ;
; datac_port_sign                       ; PORT_USED           ; String                                                                                                                           ;
; width_c_ext                           ; 17                  ; Signed Integer                                                                                                                   ;
; width_c_ext_msb                       ; 16                  ; Signed Integer                                                                                                                   ;
; width_scanchain                       ; 17                  ; Signed Integer                                                                                                                   ;
; width_scanchain_msb                   ; 16                  ; Signed Integer                                                                                                                   ;
; scanchain_port_sign                   ; PORT_USED           ; String                                                                                                                           ;
; preadder_representation               ; SIGNED              ; String                                                                                                                           ;
; width_preadder_input_a                ; 17                  ; Signed Integer                                                                                                                   ;
; width_preadder_input_a_msb            ; 16                  ; Signed Integer                                                                                                                   ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_a               ; 17                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_a_msb           ; 16                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                                                   ;
; multiplier_input_representation_a     ; SIGNED              ; String                                                                                                                           ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                                           ;
; width_mult_source_a                   ; 17                  ; Signed Integer                                                                                                                   ;
; width_mult_source_a_msb               ; 16                  ; Signed Integer                                                                                                                   ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                                                   ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                                                   ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                   ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                   ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                   ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                   ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                   ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                   ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                   ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                   ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                   ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                   ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                   ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                   ;
; width_chainout_adder_output           ; 1                   ; Signed Integer                                                                                                                   ;
+---------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                 ;
+------------------------------------+-------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                     ; Untyped                                              ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                       ;
; WIDTHAD_A                          ; 9                                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512                                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                              ;
; WIDTH_B                            ; 32                                  ; Signed Integer                                       ;
; WIDTHAD_B                          ; 9                                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 512                                 ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK0                              ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                              ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                              ;
; INIT_FILE                          ; ../01_Verilog/mem_cog_testport2.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                              ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_art2                     ; Untyped                                              ;
+------------------------------------+-------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACog:cog1|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst ;
+---------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                               ;
+---------------------------------------+----------------------+----------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                            ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                            ;
; ACCUMULATOR                           ; NO                   ; Untyped                                            ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                            ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                            ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                            ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                            ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                            ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                            ;
; COEF0_0                               ; 0                    ; Signed Integer                                     ;
; COEF0_1                               ; 0                    ; Signed Integer                                     ;
; COEF0_2                               ; 0                    ; Signed Integer                                     ;
; COEF0_3                               ; 0                    ; Signed Integer                                     ;
; COEF0_4                               ; 0                    ; Signed Integer                                     ;
; COEF0_5                               ; 0                    ; Signed Integer                                     ;
; COEF0_6                               ; 0                    ; Signed Integer                                     ;
; COEF0_7                               ; 0                    ; Signed Integer                                     ;
; COEF1_0                               ; 0                    ; Signed Integer                                     ;
; COEF1_1                               ; 0                    ; Signed Integer                                     ;
; COEF1_2                               ; 0                    ; Signed Integer                                     ;
; COEF1_3                               ; 0                    ; Signed Integer                                     ;
; COEF1_4                               ; 0                    ; Signed Integer                                     ;
; COEF1_5                               ; 0                    ; Signed Integer                                     ;
; COEF1_6                               ; 0                    ; Signed Integer                                     ;
; COEF1_7                               ; 0                    ; Signed Integer                                     ;
; COEF2_0                               ; 0                    ; Signed Integer                                     ;
; COEF2_1                               ; 0                    ; Signed Integer                                     ;
; COEF2_2                               ; 0                    ; Signed Integer                                     ;
; COEF2_3                               ; 0                    ; Signed Integer                                     ;
; COEF2_4                               ; 0                    ; Signed Integer                                     ;
; COEF2_5                               ; 0                    ; Signed Integer                                     ;
; COEF2_6                               ; 0                    ; Signed Integer                                     ;
; COEF2_7                               ; 0                    ; Signed Integer                                     ;
; COEF3_0                               ; 0                    ; Signed Integer                                     ;
; COEF3_1                               ; 0                    ; Signed Integer                                     ;
; COEF3_2                               ; 0                    ; Signed Integer                                     ;
; COEF3_3                               ; 0                    ; Signed Integer                                     ;
; COEF3_4                               ; 0                    ; Signed Integer                                     ;
; COEF3_5                               ; 0                    ; Signed Integer                                     ;
; COEF3_6                               ; 0                    ; Signed Integer                                     ;
; COEF3_7                               ; 0                    ; Signed Integer                                     ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                            ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                            ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                            ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                            ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                            ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                            ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                            ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                            ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                            ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                            ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                            ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                            ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                     ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                            ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                            ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                            ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                            ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                            ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                            ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                            ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                            ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                            ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                            ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                            ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                     ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                            ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                            ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                            ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                            ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                            ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                            ;
; port_signa                            ; PORT_USED            ; Untyped                                            ;
; port_signb                            ; PORT_USED            ; Untyped                                            ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                            ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                            ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                            ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                            ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                            ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                            ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                            ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                            ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                            ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                            ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                            ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                            ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                            ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                            ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                            ;
; SHIFT_MODE                            ; NO                   ; Untyped                                            ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                            ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                            ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                            ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                            ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                            ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                            ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                            ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                            ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                            ;
; WIDTH_A                               ; 16                   ; Signed Integer                                     ;
; WIDTH_B                               ; 16                   ; Signed Integer                                     ;
; WIDTH_C                               ; 16                   ; Signed Integer                                     ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                     ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                     ;
; WIDTH_MSB                             ; 17                   ; Untyped                                            ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                            ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                            ;
; CBXI_PARAMETER                        ; altera_mult_add_ec68 ; Untyped                                            ;
+---------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACog:cog1|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                             ;
+---------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                   ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                           ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                           ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                           ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                           ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                           ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                   ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                           ;
; input_source_a0                       ; DATAA               ; String                                                                                                                           ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                           ;
; input_source_a1                       ; DATAA               ; String                                                                                                                           ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                           ;
; input_source_a2                       ; DATAA               ; String                                                                                                                           ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                           ;
; input_source_a3                       ; DATAA               ; String                                                                                                                           ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                   ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                           ;
; input_source_b0                       ; DATAB               ; String                                                                                                                           ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                           ;
; input_source_b1                       ; DATAB               ; String                                                                                                                           ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                           ;
; input_source_b2                       ; DATAB               ; String                                                                                                                           ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                           ;
; input_source_b3                       ; DATAB               ; String                                                                                                                           ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                   ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                           ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                           ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                           ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                           ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                           ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                   ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                           ;
; output_aclr                           ; NONE                ; String                                                                                                                           ;
; port_signa                            ; PORT_USED           ; String                                                                                                                           ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                           ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                           ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                           ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                           ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                           ;
; port_signb                            ; PORT_USED           ; String                                                                                                                           ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                           ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                           ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                           ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                           ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                           ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                   ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                           ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                           ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                           ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                           ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                           ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                           ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                           ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                           ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                           ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                           ;
; adder1_rounding                       ; NO                  ; String                                                                                                                           ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                           ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                           ;
; adder3_rounding                       ; NO                  ; String                                                                                                                           ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                           ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                           ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                           ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                           ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                           ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                           ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                           ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                           ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                           ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                   ;
; output_rounding                       ; NO                  ; String                                                                                                                           ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                           ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                           ;
; output_round_aclr                     ; NONE                ; String                                                                                                                           ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                           ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                           ;
; chainout_rounding                     ; NO                  ; String                                                                                                                           ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                           ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                           ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                           ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                           ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                           ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                           ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                           ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                           ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                           ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                           ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                           ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                           ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                           ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                   ;
; output_saturation                     ; NO                  ; String                                                                                                                           ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                           ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                           ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                           ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                           ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                           ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                           ;
; chainout_saturation                   ; NO                  ; String                                                                                                                           ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                           ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                           ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                           ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                           ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                           ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                   ;
; chainout_adder                        ; NO                  ; String                                                                                                                           ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; chainout_aclr                         ; NONE                ; String                                                                                                                           ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                           ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                           ;
; shift_mode                            ; NO                  ; String                                                                                                                           ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                           ;
; rotate_aclr                           ; NONE                ; String                                                                                                                           ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                           ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                           ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                           ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                           ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                           ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                           ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                           ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                           ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                           ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                           ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                           ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                           ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                           ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                           ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                           ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                           ;
; accumulator                           ; NO                  ; String                                                                                                                           ;
; accum_direction                       ; ADD                 ; String                                                                                                                           ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                   ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                           ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                           ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                           ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                           ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                           ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                           ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                           ;
; double_accum                          ; NO                  ; String                                                                                                                           ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                           ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                           ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                           ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                           ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                           ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                           ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                           ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                           ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                           ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                   ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                           ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                           ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                           ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                           ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                           ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                   ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                   ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                   ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                   ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                   ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                   ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                   ;
; width_c_total_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                   ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                   ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                   ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                   ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                   ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                   ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                   ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                   ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                   ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                   ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                   ;
; dataa_split_ext_require               ; 1                   ; Signed Integer                                                                                                                   ;
; dataa_port_sign                       ; PORT_USED           ; String                                                                                                                           ;
; width_a_ext                           ; 17                  ; Signed Integer                                                                                                                   ;
; width_a_ext_msb                       ; 16                  ; Signed Integer                                                                                                                   ;
; datab_split_ext_require               ; 1                   ; Signed Integer                                                                                                                   ;
; datab_port_sign                       ; PORT_USED           ; String                                                                                                                           ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                                                   ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                                                   ;
; coef_ext_require                      ; 1                   ; Signed Integer                                                                                                                   ;
; coef_port_sign                        ; PORT_USED           ; String                                                                                                                           ;
; width_coef_ext                        ; 19                  ; Signed Integer                                                                                                                   ;
; width_coef_ext_msb                    ; 18                  ; Signed Integer                                                                                                                   ;
; datac_split_ext_require               ; 1                   ; Signed Integer                                                                                                                   ;
; datac_port_sign                       ; PORT_USED           ; String                                                                                                                           ;
; width_c_ext                           ; 17                  ; Signed Integer                                                                                                                   ;
; width_c_ext_msb                       ; 16                  ; Signed Integer                                                                                                                   ;
; width_scanchain                       ; 17                  ; Signed Integer                                                                                                                   ;
; width_scanchain_msb                   ; 16                  ; Signed Integer                                                                                                                   ;
; scanchain_port_sign                   ; PORT_USED           ; String                                                                                                                           ;
; preadder_representation               ; SIGNED              ; String                                                                                                                           ;
; width_preadder_input_a                ; 17                  ; Signed Integer                                                                                                                   ;
; width_preadder_input_a_msb            ; 16                  ; Signed Integer                                                                                                                   ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_a               ; 17                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_a_msb           ; 16                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                                                   ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                                                   ;
; multiplier_input_representation_a     ; SIGNED              ; String                                                                                                                           ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                                           ;
; width_mult_source_a                   ; 17                  ; Signed Integer                                                                                                                   ;
; width_mult_source_a_msb               ; 16                  ; Signed Integer                                                                                                                   ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                                                   ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                                                   ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                   ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                   ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                   ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                   ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                   ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                   ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                   ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                   ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                   ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                   ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                   ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                   ;
; width_chainout_adder_output           ; 1                   ; Signed Integer                                                                                                                   ;
+---------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-------------------------------+
; Parameter Name                     ; Value                              ; Type                          ;
+------------------------------------+------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                    ; Untyped                       ;
; WIDTH_A                            ; 32                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 15                                 ; Signed Integer                ;
; NUMWORDS_A                         ; 32768                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WIDTH_B                            ; 32                                 ; Signed Integer                ;
; WIDTHAD_B                          ; 15                                 ; Signed Integer                ;
; NUMWORDS_B                         ; 32768                              ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK0                             ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                             ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK0                             ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 4                                  ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 4                                  ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; M10K                               ; Untyped                       ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; INIT_FILE                          ; ../01_Verilog/hub_mem_porttest.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                             ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_p433                    ; Untyped                       ;
+------------------------------------+------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                  ;
; Entity Instance                           ; ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HUB:hub|enc8to1:enc_free_cog"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; in[7..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enc      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "HUB:hub"                            ;
+-------------------+--------+----------+------------------------+
; Port              ; Type   ; Severity ; Details                ;
+-------------------+--------+----------+------------------------+
; hub_op_2_in       ; Input  ; Info     ; Stuck at GND           ;
; hub_mem_addr_2_in ; Input  ; Info     ; Explicitly unconnected ;
; hub_mem_data_2_in ; Input  ; Info     ; Explicitly unconnected ;
; hub_mem_size_2_in ; Input  ; Info     ; Stuck at GND           ;
; hub_data_rdy_2_in ; Input  ; Info     ; Stuck at GND           ;
; hub_mem_ack_2_o   ; Output ; Info     ; Explicitly unconnected ;
; hub_mem_data_2_o  ; Output ; Info     ; Explicitly unconnected ;
; hub_cog_reset_2_o ; Output ; Info     ; Explicitly unconnected ;
; hub_op_3_in       ; Input  ; Info     ; Stuck at GND           ;
; hub_mem_addr_3_in ; Input  ; Info     ; Explicitly unconnected ;
; hub_mem_data_3_in ; Input  ; Info     ; Explicitly unconnected ;
; hub_mem_size_3_in ; Input  ; Info     ; Stuck at GND           ;
; hub_data_rdy_3_in ; Input  ; Info     ; Stuck at GND           ;
; hub_mem_ack_3_o   ; Output ; Info     ; Explicitly unconnected ;
; hub_mem_data_3_o  ; Output ; Info     ; Explicitly unconnected ;
; hub_cog_reset_3_o ; Output ; Info     ; Explicitly unconnected ;
+-------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog1"                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug_data_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug_data_valid_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog0|acog_alu:alu"                                                                                                                             ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d_is_zero_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                       ;
; wren_a ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog0|acog_mem:acog_mem"                                                                                                                     ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; cod_id_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog0"                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_data_valid_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "debug:debuguint"              ;
+--------------+-------+----------+------------------------+
; Port         ; Type  ; Severity ; Details                ;
+--------------+-------+----------+------------------------+
; clk_in       ; Input ; Info     ; Explicitly unconnected ;
; new_cycle_in ; Input ; Info     ; Explicitly unconnected ;
+--------------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_altera:pll0"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 15 07:55:23 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AProp -c AProp_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file /tmp/acog/aprop/01_verilog/hub.v
    Info (12023): Found entity 1: HUB
    Info (12023): Found entity 2: enc8to1
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/aprop/01_verilog/cnt.v
    Info (12023): Found entity 1: GblCounter
Info (12021): Found 3 design units, including 3 entities, in source file /tmp/acog/aprop/01_verilog/aprop.v
    Info (12023): Found entity 1: AProp
    Info (12023): Found entity 2: debug
    Info (12023): Found entity 3: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/aprop/01_verilog/acog_wback.v
    Info (12023): Found entity 1: acog_wback
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/aprop/01_verilog/acog_seq.v
    Info (12023): Found entity 1: acog_seq
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/aprop/01_verilog/acog_mem.v
    Info (12023): Found entity 1: acog_mem
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/aprop/01_verilog/acog_if.v
    Info (12023): Found entity 1: acog_if
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/aprop/01_verilog/acog_id.v
    Info (12023): Found entity 1: acog_id
Info (12021): Found 0 design units, including 0 entities, in source file /tmp/acog/aprop/01_verilog/acog_defs.v
Info (12021): Found 13 design units, including 13 entities, in source file /tmp/acog/aprop/01_verilog/acog_alu.v
    Info (12023): Found entity 1: acog_alu
    Info (12023): Found entity 2: acog_sum
    Info (12023): Found entity 3: acog_logic
    Info (12023): Found entity 4: acog_addsub
    Info (12023): Found entity 5: acog_cmpsx
    Info (12023): Found entity 6: acog_parity
    Info (12023): Found entity 7: barrel_rev
    Info (12023): Found entity 8: barrel_rcl
    Info (12023): Found entity 9: barrel_rcr
    Info (12023): Found entity 10: barrel_rol
    Info (12023): Found entity 11: barrel_ror
    Info (12023): Found entity 12: barrel_shl
    Info (12023): Found entity 13: barrel_shr
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/aprop/01_verilog/acog.v
    Info (12023): Found entity 1: ACog
Info (12021): Found 1 design units, including 1 entities, in source file cog_mem_altera.v
    Info (12023): Found entity 1: cog_mem_altera
Info (12021): Found 1 design units, including 1 entities, in source file pll_altera.v
    Info (12023): Found entity 1: pll_altera
Info (12021): Found 1 design units, including 1 entities, in source file pll_altera/pll_altera_0002.v
    Info (12023): Found entity 1: pll_altera_0002
Info (12021): Found 1 design units, including 1 entities, in source file hub_mem_altera.v
    Info (12023): Found entity 1: hub_mem_altera
Info (12021): Found 1 design units, including 1 entities, in source file acog_muls.v
    Info (12023): Found entity 1: acog_muls
Info (12127): Elaborating entity "AProp" for the top level hierarchy
Info (10648): Verilog HDL Display System Task info at aprop.v(368): Compiled with debug support
Info (10648): Verilog HDL Display System Task info at aprop.v(373): Compiled for Altera Cyclone V
Warning (10034): Output port "debug_clk_o" at aprop.v(43) has no driver
Warning (10034): Output port "debug_cs_o" at aprop.v(46) has no driver
Info (12128): Elaborating entity "pll_altera" for hierarchy "pll_altera:pll0"
Info (12128): Elaborating entity "pll_altera_0002" for hierarchy "pll_altera:pll0|pll_altera_0002:pll_altera_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_altera:pll0|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(395): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(397): object "gnd" assigned a value but never read
Info (12130): Elaborated megafunction instantiation "pll_altera:pll0|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll_altera:pll0|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "80.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "debug" for hierarchy "debug:debuguint"
Info (12128): Elaborating entity "uart_tx" for hierarchy "debug:debuguint|uart_tx:tx"
Info (12128): Elaborating entity "ACog" for hierarchy "ACog:cog0"
Info (10648): Verilog HDL Display System Task info at acog.v(217): PC. .OPCODE. : ...D.... ...S.... CZ = ...Q.... CZ
Info (12128): Elaborating entity "acog_mem" for hierarchy "ACog:cog0|acog_mem:acog_mem"
Info (12128): Elaborating entity "cog_mem_altera" for hierarchy "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../01_Verilog/mem_cog_testport2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_art2.tdf
    Info (12023): Found entity 1: altsyncram_art2
Info (12128): Elaborating entity "altsyncram_art2" for hierarchy "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated"
Info (12128): Elaborating entity "acog_seq" for hierarchy "ACog:cog0|acog_seq:seq"
Info (12128): Elaborating entity "acog_if" for hierarchy "ACog:cog0|acog_if:ifetch"
Info (12128): Elaborating entity "acog_id" for hierarchy "ACog:cog0|acog_id:idecode"
Info (12128): Elaborating entity "acog_wback" for hierarchy "ACog:cog0|acog_wback:wback"
Info (12128): Elaborating entity "acog_alu" for hierarchy "ACog:cog0|acog_alu:alu"
Info (12128): Elaborating entity "acog_addsub" for hierarchy "ACog:cog0|acog_alu:alu|acog_addsub:addsub"
Info (12128): Elaborating entity "acog_cmpsx" for hierarchy "ACog:cog0|acog_alu:alu|acog_cmpsx:cmpsx"
Info (12128): Elaborating entity "acog_logic" for hierarchy "ACog:cog0|acog_alu:alu|acog_logic:alogic"
Info (12128): Elaborating entity "barrel_rcl" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rcl:rcl"
Info (12128): Elaborating entity "barrel_rcr" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rcr:rcr"
Info (12128): Elaborating entity "barrel_rol" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rol:rol"
Info (12128): Elaborating entity "barrel_ror" for hierarchy "ACog:cog0|acog_alu:alu|barrel_ror:ror"
Info (12128): Elaborating entity "barrel_shl" for hierarchy "ACog:cog0|acog_alu:alu|barrel_shl:shl"
Info (12128): Elaborating entity "barrel_shr" for hierarchy "ACog:cog0|acog_alu:alu|barrel_shr:shr"
Info (12128): Elaborating entity "barrel_rev" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rev:rev"
Info (12128): Elaborating entity "acog_sum" for hierarchy "ACog:cog0|acog_alu:alu|acog_sum:sumxx"
Info (12128): Elaborating entity "acog_muls" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst"
Info (12130): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst"
Info (12133): Instantiated megafunction "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst" with the following parameter:
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ec68.v
    Info (12023): Found entity 1: altera_mult_add_ec68
Info (12128): Elaborating entity "altera_mult_add_ec68" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_function:scanchain_register_block_1"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_function:scanchain_register_block_1", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "ACog:cog0|acog_alu:alu|acog_muls:muls|altera_mult_add:acog_muls_inst|altera_mult_add_ec68:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "HUB" for hierarchy "HUB:hub"
Warning (10858): Verilog HDL warning at hub.v(59): object started_cog_0 used but never assigned
Warning (10858): Verilog HDL warning at hub.v(59): object started_cog_2 used but never assigned
Warning (10030): Net "started_cog_0" at hub.v(59) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "started_cog_2" at hub.v(59) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "enc8to1" for hierarchy "HUB:hub|enc8to1:enc_free_cog"
Info (12128): Elaborating entity "hub_mem_altera" for hierarchy "HUB:hub|hub_mem_altera:mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../01_Verilog/hub_mem_porttest.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p433.tdf
    Info (12023): Found entity 1: altsyncram_p433
Info (12128): Elaborating entity "altsyncram_p433" for hierarchy "HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la
Info (12128): Elaborating entity "decode_8la" for hierarchy "HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|decode_8la:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a
Info (12128): Elaborating entity "decode_11a" for hierarchy "HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|decode_11a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb
Info (12128): Elaborating entity "mux_5hb" for hierarchy "HUB:hub|hub_mem_altera:mem|altsyncram:altsyncram_component|altsyncram_p433:auto_generated|mux_5hb:mux4"
Info (12128): Elaborating entity "GblCounter" for hierarchy "GblCounter:gblcnt"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_altera:pll0|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i|outclk_wire[0]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[31]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ACog:cog1|acog_mem:acog_mem|cog_mem_altera:cog_mem|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|q_a[22]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ACog:cog0|acog_alu:alu|barrel_shr:shr|Ram0" is uninferred due to inappropriate RAM size
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_clk_o" is stuck at GND
    Warning (13410): Pin "debug_cs_o" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2861 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 64 bidirectional pins
    Info (21061): Implemented 2631 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 566 megabytes
    Info: Processing ended: Tue Apr 15 07:55:52 2014
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:28


