design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
controller.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/5df3/src/controller.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_controller_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_controller_0_0/sim/design_1_controller_0_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
DCT.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/DCT.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
RAM.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/RAM.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
delay.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/delay.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
full_adder.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/full_adder.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
full_subtractor.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/full_subtractor.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
mux_2i.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/mux_2i.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
mux_3i.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/mux_3i.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
reg.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/reg.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
reg_mult.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/reg_mult.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
DCT_2D.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e598/src/DCT_2D.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_DCT_2D_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DCT_2D_0_0/sim/design_1_DCT_2D_0_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
div_gen_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_quant_0_0/src/div_gen_0/sim/div_gen_0.vhd,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
chrominance_quant.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_quant_0_0/src/chrominance_quant/sim/chrominance_quant.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
luminance_quant.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_quant_0_0/src/luminance_quant/sim/luminance_quant.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
quant.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3d36/src/quant.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_quant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_quant_0_0/sim/design_1_quant_0_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zig_zag_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
zig_zag.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9a93/src/zig_zag.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_zig_zag_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zig_zag_0_0/sim/design_1_zig_zag_0_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
RLE.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a86f/src/RLE.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_RLE_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_RLE_0_0/sim/design_1_RLE_0_0.v,incdir="$ref_dir/../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../raw2jpeg.srcs/sources_1/bd/design_1/ipshared/9c7f"
glbl.v,Verilog,xil_defaultlib,glbl.v
