-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_helm_compute_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    S0_buf4_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    S0_buf4_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    S0_buf4_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    S0_buf4_empty_n : IN STD_LOGIC;
    S0_buf4_read : OUT STD_LOGIC;
    D0_buf5_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    D0_buf5_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    D0_buf5_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    D0_buf5_empty_n : IN STD_LOGIC;
    D0_buf5_read : OUT STD_LOGIC;
    u0_buf6_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    u0_buf6_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    u0_buf6_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    u0_buf6_empty_n : IN STD_LOGIC;
    u0_buf6_read : OUT STD_LOGIC;
    v0_buf7_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    v0_buf7_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    v0_buf7_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    v0_buf7_full_n : IN STD_LOGIC;
    v0_buf7_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of krnl_helm_compute_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal S_buf_ce0 : STD_LOGIC;
    signal S_buf_we0 : STD_LOGIC;
    signal S_buf_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce1 : STD_LOGIC;
    signal S_buf_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce2 : STD_LOGIC;
    signal S_buf_q2 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce3 : STD_LOGIC;
    signal S_buf_q3 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce4 : STD_LOGIC;
    signal S_buf_q4 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce5 : STD_LOGIC;
    signal S_buf_q5 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce6 : STD_LOGIC;
    signal S_buf_q6 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce7 : STD_LOGIC;
    signal S_buf_q7 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce8 : STD_LOGIC;
    signal S_buf_q8 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce9 : STD_LOGIC;
    signal S_buf_q9 : STD_LOGIC_VECTOR (63 downto 0);
    signal S_buf_ce10 : STD_LOGIC;
    signal S_buf_q10 : STD_LOGIC_VECTOR (63 downto 0);
    signal D_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal D_buf_ce0 : STD_LOGIC;
    signal D_buf_we0 : STD_LOGIC;
    signal D_buf_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal u_buf_ce0 : STD_LOGIC;
    signal u_buf_we0 : STD_LOGIC;
    signal u_buf_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce1 : STD_LOGIC;
    signal u_buf_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce2 : STD_LOGIC;
    signal u_buf_q2 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce3 : STD_LOGIC;
    signal u_buf_q3 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce4 : STD_LOGIC;
    signal u_buf_q4 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce5 : STD_LOGIC;
    signal u_buf_q5 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce6 : STD_LOGIC;
    signal u_buf_q6 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce7 : STD_LOGIC;
    signal u_buf_q7 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce8 : STD_LOGIC;
    signal u_buf_q8 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce9 : STD_LOGIC;
    signal u_buf_q9 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_buf_ce10 : STD_LOGIC;
    signal u_buf_q10 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal v_buf_ce0 : STD_LOGIC;
    signal v_buf_we0 : STD_LOGIC;
    signal v_buf_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal t_ce0 : STD_LOGIC;
    signal t_we0 : STD_LOGIC;
    signal t_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_ce0 : STD_LOGIC;
    signal r_we0 : STD_LOGIC;
    signal r_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal t1_ce0 : STD_LOGIC;
    signal t1_we0 : STD_LOGIC;
    signal t1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal t3_ce0 : STD_LOGIC;
    signal t3_we0 : STD_LOGIC;
    signal t3_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal t0_ce0 : STD_LOGIC;
    signal t0_we0 : STD_LOGIC;
    signal t0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal t2_ce0 : STD_LOGIC;
    signal t2_we0 : STD_LOGIC;
    signal t2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S0_buf4_read : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D0_buf5_read : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u0_buf6_read : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce1 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce2 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce3 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce4 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce5 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce6 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce7 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce8 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce9 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce10 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce1 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce2 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce3 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce4 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce5 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce6 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce7 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce8 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce9 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce10 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_we0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_idle : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ready : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_write : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_ce0 : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ext_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_str_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_int_blocking_n : STD_LOGIC;
    signal grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call21 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_170_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_170_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_170_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_170_ce : STD_LOGIC;
    signal grp_fu_174_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_174_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_174_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_174_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_wait_0 : STD_LOGIC;
    signal ap_sub_ext_blocking_0 : STD_LOGIC;
    signal ap_wait_1 : STD_LOGIC;
    signal ap_sub_ext_blocking_1 : STD_LOGIC;
    signal ap_wait_2 : STD_LOGIC;
    signal ap_sub_ext_blocking_2 : STD_LOGIC;
    signal ap_wait_3 : STD_LOGIC;
    signal ap_sub_ext_blocking_3 : STD_LOGIC;
    signal ap_wait_4 : STD_LOGIC;
    signal ap_sub_ext_blocking_4 : STD_LOGIC;
    signal ap_wait_5 : STD_LOGIC;
    signal ap_sub_ext_blocking_5 : STD_LOGIC;
    signal ap_wait_6 : STD_LOGIC;
    signal ap_sub_ext_blocking_6 : STD_LOGIC;
    signal ap_wait_7 : STD_LOGIC;
    signal ap_sub_ext_blocking_7 : STD_LOGIC;
    signal ap_wait_8 : STD_LOGIC;
    signal ap_sub_ext_blocking_8 : STD_LOGIC;
    signal ap_wait_9 : STD_LOGIC;
    signal ap_sub_ext_blocking_9 : STD_LOGIC;
    signal ap_wait_10 : STD_LOGIC;
    signal ap_sub_ext_blocking_10 : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_sub_str_blocking_0 : STD_LOGIC;
    signal ap_sub_str_blocking_1 : STD_LOGIC;
    signal ap_sub_str_blocking_2 : STD_LOGIC;
    signal ap_sub_str_blocking_3 : STD_LOGIC;
    signal ap_sub_str_blocking_4 : STD_LOGIC;
    signal ap_sub_str_blocking_5 : STD_LOGIC;
    signal ap_sub_str_blocking_6 : STD_LOGIC;
    signal ap_sub_str_blocking_7 : STD_LOGIC;
    signal ap_sub_str_blocking_8 : STD_LOGIC;
    signal ap_sub_str_blocking_9 : STD_LOGIC;
    signal ap_sub_str_blocking_10 : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_sub_int_blocking_0 : STD_LOGIC;
    signal ap_sub_int_blocking_1 : STD_LOGIC;
    signal ap_sub_int_blocking_2 : STD_LOGIC;
    signal ap_sub_int_blocking_3 : STD_LOGIC;
    signal ap_sub_int_blocking_4 : STD_LOGIC;
    signal ap_sub_int_blocking_5 : STD_LOGIC;
    signal ap_sub_int_blocking_6 : STD_LOGIC;
    signal ap_sub_int_blocking_7 : STD_LOGIC;
    signal ap_sub_int_blocking_8 : STD_LOGIC;
    signal ap_sub_int_blocking_9 : STD_LOGIC;
    signal ap_sub_int_blocking_10 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_74_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S0_buf4_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        S0_buf4_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        S0_buf4_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        S0_buf4_empty_n : IN STD_LOGIC;
        S0_buf4_read : OUT STD_LOGIC;
        S_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce0 : OUT STD_LOGIC;
        S_buf_we0 : OUT STD_LOGIC;
        S_buf_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_79_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        D0_buf5_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        D0_buf5_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        D0_buf5_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        D0_buf5_empty_n : IN STD_LOGIC;
        D0_buf5_read : OUT STD_LOGIC;
        D_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        D_buf_ce0 : OUT STD_LOGIC;
        D_buf_we0 : OUT STD_LOGIC;
        D_buf_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_84_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u0_buf6_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        u0_buf6_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        u0_buf6_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        u0_buf6_empty_n : IN STD_LOGIC;
        u0_buf6_read : OUT STD_LOGIC;
        u_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce0 : OUT STD_LOGIC;
        u_buf_we0 : OUT STD_LOGIC;
        u_buf_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce0 : OUT STD_LOGIC;
        S_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce1 : OUT STD_LOGIC;
        S_buf_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce2 : OUT STD_LOGIC;
        S_buf_q2 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce3 : OUT STD_LOGIC;
        S_buf_q3 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce4 : OUT STD_LOGIC;
        S_buf_q4 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce5 : OUT STD_LOGIC;
        S_buf_q5 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce6 : OUT STD_LOGIC;
        S_buf_q6 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce7 : OUT STD_LOGIC;
        S_buf_q7 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce8 : OUT STD_LOGIC;
        S_buf_q8 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce9 : OUT STD_LOGIC;
        S_buf_q9 : IN STD_LOGIC_VECTOR (63 downto 0);
        S_buf_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce10 : OUT STD_LOGIC;
        S_buf_q10 : IN STD_LOGIC_VECTOR (63 downto 0);
        t1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t1_ce0 : OUT STD_LOGIC;
        t1_we0 : OUT STD_LOGIC;
        t1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce0 : OUT STD_LOGIC;
        u_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce1 : OUT STD_LOGIC;
        u_buf_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce2 : OUT STD_LOGIC;
        u_buf_q2 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce3 : OUT STD_LOGIC;
        u_buf_q3 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce4 : OUT STD_LOGIC;
        u_buf_q4 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce5 : OUT STD_LOGIC;
        u_buf_q5 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce6 : OUT STD_LOGIC;
        u_buf_q6 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce7 : OUT STD_LOGIC;
        u_buf_q7 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce8 : OUT STD_LOGIC;
        u_buf_q8 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce9 : OUT STD_LOGIC;
        u_buf_q9 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_buf_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        u_buf_ce10 : OUT STD_LOGIC;
        u_buf_q10 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce0 : OUT STD_LOGIC;
        S_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t0_ce0 : OUT STD_LOGIC;
        t0_we0 : OUT STD_LOGIC;
        t0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t1_ce0 : OUT STD_LOGIC;
        t1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce0 : OUT STD_LOGIC;
        S_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t0_ce0 : OUT STD_LOGIC;
        t0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        D_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        D_buf_ce0 : OUT STD_LOGIC;
        D_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        r_ce0 : OUT STD_LOGIC;
        r_we0 : OUT STD_LOGIC;
        r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce0 : OUT STD_LOGIC;
        S_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t3_ce0 : OUT STD_LOGIC;
        t3_we0 : OUT STD_LOGIC;
        t3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        r_ce0 : OUT STD_LOGIC;
        r_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce0 : OUT STD_LOGIC;
        S_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t2_ce0 : OUT STD_LOGIC;
        t2_we0 : OUT STD_LOGIC;
        t2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t3_ce0 : OUT STD_LOGIC;
        t3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        S_buf_ce0 : OUT STD_LOGIC;
        S_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        v_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        v_buf_ce0 : OUT STD_LOGIC;
        v_buf_we0 : OUT STD_LOGIC;
        v_buf_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        t2_ce0 : OUT STD_LOGIC;
        t2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component krnl_helm_compute_1_Pipeline_VITIS_LOOP_90_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v0_buf7_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        v0_buf7_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        v0_buf7_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        v0_buf7_full_n : IN STD_LOGIC;
        v0_buf7_write : OUT STD_LOGIC;
        v_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        v_buf_ce0 : OUT STD_LOGIC;
        v_buf_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component krnl_helm_compute_1_S_buf_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address2 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address3 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address4 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address5 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address6 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address7 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address8 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address9 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address10 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component krnl_helm_compute_1_D_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component krnl_helm_compute_1_u_buf_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address8 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address9 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address10 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    S_buf_U : component krnl_helm_compute_1_S_buf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => S_buf_address0,
        ce0 => S_buf_ce0,
        we0 => S_buf_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_d0,
        q0 => S_buf_q0,
        address1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address1,
        ce1 => S_buf_ce1,
        q1 => S_buf_q1,
        address2 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address2,
        ce2 => S_buf_ce2,
        q2 => S_buf_q2,
        address3 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address3,
        ce3 => S_buf_ce3,
        q3 => S_buf_q3,
        address4 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address4,
        ce4 => S_buf_ce4,
        q4 => S_buf_q4,
        address5 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address5,
        ce5 => S_buf_ce5,
        q5 => S_buf_q5,
        address6 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address6,
        ce6 => S_buf_ce6,
        q6 => S_buf_q6,
        address7 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address7,
        ce7 => S_buf_ce7,
        q7 => S_buf_q7,
        address8 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address8,
        ce8 => S_buf_ce8,
        q8 => S_buf_q8,
        address9 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address9,
        ce9 => S_buf_ce9,
        q9 => S_buf_q9,
        address10 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address10,
        ce10 => S_buf_ce10,
        q10 => S_buf_q10);

    D_buf_U : component krnl_helm_compute_1_D_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => D_buf_address0,
        ce0 => D_buf_ce0,
        we0 => D_buf_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_d0,
        q0 => D_buf_q0);

    u_buf_U : component krnl_helm_compute_1_u_buf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => u_buf_address0,
        ce0 => u_buf_ce0,
        we0 => u_buf_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_d0,
        q0 => u_buf_q0,
        address1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address1,
        ce1 => u_buf_ce1,
        q1 => u_buf_q1,
        address2 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address2,
        ce2 => u_buf_ce2,
        q2 => u_buf_q2,
        address3 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address3,
        ce3 => u_buf_ce3,
        q3 => u_buf_q3,
        address4 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address4,
        ce4 => u_buf_ce4,
        q4 => u_buf_q4,
        address5 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address5,
        ce5 => u_buf_ce5,
        q5 => u_buf_q5,
        address6 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address6,
        ce6 => u_buf_ce6,
        q6 => u_buf_q6,
        address7 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address7,
        ce7 => u_buf_ce7,
        q7 => u_buf_q7,
        address8 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address8,
        ce8 => u_buf_ce8,
        q8 => u_buf_q8,
        address9 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address9,
        ce9 => u_buf_ce9,
        q9 => u_buf_q9,
        address10 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address10,
        ce10 => u_buf_ce10,
        q10 => u_buf_q10);

    v_buf_U : component krnl_helm_compute_1_D_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_buf_address0,
        ce0 => v_buf_ce0,
        we0 => v_buf_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_d0,
        q0 => v_buf_q0);

    t_U : component krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_address0,
        ce0 => t_ce0,
        we0 => t_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_d0,
        q0 => t_q0);

    r_U : component krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => r_address0,
        ce0 => r_ce0,
        we0 => r_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_d0,
        q0 => r_q0);

    t1_U : component krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t1_address0,
        ce0 => t1_ce0,
        we0 => t1_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_d0,
        q0 => t1_q0);

    t3_U : component krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t3_address0,
        ce0 => t3_ce0,
        we0 => t3_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_d0,
        q0 => t3_q0);

    t0_U : component krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t0_address0,
        ce0 => t0_ce0,
        we0 => t0_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_d0,
        q0 => t0_q0);

    t2_U : component krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1331,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t2_address0,
        ce0 => t2_ce0,
        we0 => t2_we0,
        d0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_d0,
        q0 => t2_q0);

    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_74_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ready,
        S0_buf4_dout => S0_buf4_dout,
        S0_buf4_num_data_valid => ap_const_lv8_0,
        S0_buf4_fifo_cap => ap_const_lv8_0,
        S0_buf4_empty_n => S0_buf4_empty_n,
        S0_buf4_read => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S0_buf4_read,
        S_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_address0,
        S_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_ce0,
        S_buf_we0 => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_we0,
        S_buf_d0 => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_d0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_int_blocking_n);

    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_79_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ready,
        D0_buf5_dout => D0_buf5_dout,
        D0_buf5_num_data_valid => ap_const_lv12_0,
        D0_buf5_fifo_cap => ap_const_lv12_0,
        D0_buf5_empty_n => D0_buf5_empty_n,
        D0_buf5_read => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D0_buf5_read,
        D_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_address0,
        D_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_ce0,
        D_buf_we0 => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_we0,
        D_buf_d0 => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_d0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_int_blocking_n);

    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_84_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ready,
        u0_buf6_dout => u0_buf6_dout,
        u0_buf6_num_data_valid => ap_const_lv12_0,
        u0_buf6_fifo_cap => ap_const_lv12_0,
        u0_buf6_empty_n => u0_buf6_empty_n,
        u0_buf6_read => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u0_buf6_read,
        u_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_address0,
        u_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_ce0,
        u_buf_we0 => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_we0,
        u_buf_d0 => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_d0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_int_blocking_n);

    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ready,
        S_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address0,
        S_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce0,
        S_buf_q0 => S_buf_q0,
        S_buf_address1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address1,
        S_buf_ce1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce1,
        S_buf_q1 => S_buf_q1,
        S_buf_address2 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address2,
        S_buf_ce2 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce2,
        S_buf_q2 => S_buf_q2,
        S_buf_address3 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address3,
        S_buf_ce3 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce3,
        S_buf_q3 => S_buf_q3,
        S_buf_address4 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address4,
        S_buf_ce4 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce4,
        S_buf_q4 => S_buf_q4,
        S_buf_address5 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address5,
        S_buf_ce5 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce5,
        S_buf_q5 => S_buf_q5,
        S_buf_address6 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address6,
        S_buf_ce6 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce6,
        S_buf_q6 => S_buf_q6,
        S_buf_address7 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address7,
        S_buf_ce7 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce7,
        S_buf_q7 => S_buf_q7,
        S_buf_address8 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address8,
        S_buf_ce8 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce8,
        S_buf_q8 => S_buf_q8,
        S_buf_address9 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address9,
        S_buf_ce9 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce9,
        S_buf_q9 => S_buf_q9,
        S_buf_address10 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address10,
        S_buf_ce10 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce10,
        S_buf_q10 => S_buf_q10,
        t1_address0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_address0,
        t1_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_ce0,
        t1_we0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_we0,
        t1_d0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_d0,
        u_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address0,
        u_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce0,
        u_buf_q0 => u_buf_q0,
        u_buf_address1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address1,
        u_buf_ce1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce1,
        u_buf_q1 => u_buf_q1,
        u_buf_address2 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address2,
        u_buf_ce2 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce2,
        u_buf_q2 => u_buf_q2,
        u_buf_address3 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address3,
        u_buf_ce3 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce3,
        u_buf_q3 => u_buf_q3,
        u_buf_address4 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address4,
        u_buf_ce4 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce4,
        u_buf_q4 => u_buf_q4,
        u_buf_address5 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address5,
        u_buf_ce5 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce5,
        u_buf_q5 => u_buf_q5,
        u_buf_address6 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address6,
        u_buf_ce6 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce6,
        u_buf_q6 => u_buf_q6,
        u_buf_address7 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address7,
        u_buf_ce7 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce7,
        u_buf_q7 => u_buf_q7,
        u_buf_address8 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address8,
        u_buf_ce8 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce8,
        u_buf_q8 => u_buf_q8,
        u_buf_address9 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address9,
        u_buf_ce9 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce9,
        u_buf_q9 => u_buf_q9,
        u_buf_address10 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address10,
        u_buf_ce10 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce10,
        u_buf_q10 => u_buf_q10,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_int_blocking_n,
        grp_fu_170_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_ce);

    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ready,
        S_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_address0,
        S_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_ce0,
        S_buf_q0 => S_buf_q0,
        t0_address0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_address0,
        t0_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_ce0,
        t0_we0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_we0,
        t0_d0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_d0,
        t1_address0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_address0,
        t1_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_ce0,
        t1_q0 => t1_q0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_int_blocking_n,
        grp_fu_170_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_ce);

    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ready,
        S_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_address0,
        S_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_ce0,
        S_buf_q0 => S_buf_q0,
        t_address0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_address0,
        t_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_ce0,
        t_we0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_we0,
        t_d0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_d0,
        t0_address0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_address0,
        t0_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_ce0,
        t0_q0 => t0_q0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_int_blocking_n,
        grp_fu_170_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_ce);

    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ready,
        D_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_address0,
        D_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_ce0,
        D_buf_q0 => D_buf_q0,
        t_address0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_address0,
        t_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_ce0,
        t_q0 => t_q0,
        r_address0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_address0,
        r_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_ce0,
        r_we0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_we0,
        r_d0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_d0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_int_blocking_n,
        grp_fu_174_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_ce);

    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ready,
        S_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_address0,
        S_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_ce0,
        S_buf_q0 => S_buf_q0,
        t3_address0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_address0,
        t3_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_ce0,
        t3_we0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_we0,
        t3_d0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_d0,
        r_address0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_address0,
        r_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_ce0,
        r_q0 => r_q0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_int_blocking_n,
        grp_fu_170_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_ce);

    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ready,
        S_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_address0,
        S_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_ce0,
        S_buf_q0 => S_buf_q0,
        t2_address0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_address0,
        t2_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_ce0,
        t2_we0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_we0,
        t2_d0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_d0,
        t3_address0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_address0,
        t3_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_ce0,
        t3_q0 => t3_q0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_int_blocking_n,
        grp_fu_170_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_ce);

    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ready,
        S_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_address0,
        S_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_ce0,
        S_buf_q0 => S_buf_q0,
        v_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_address0,
        v_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_ce0,
        v_buf_we0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_we0,
        v_buf_d0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_d0,
        t2_address0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_address0,
        t2_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_ce0,
        t2_q0 => t2_q0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_int_blocking_n,
        grp_fu_170_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_ce);

    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163 : component krnl_helm_compute_1_Pipeline_VITIS_LOOP_90_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start,
        ap_done => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done,
        ap_idle => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_idle,
        ap_ready => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ready,
        v0_buf7_din => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_din,
        v0_buf7_num_data_valid => ap_const_lv12_0,
        v0_buf7_fifo_cap => ap_const_lv12_0,
        v0_buf7_full_n => v0_buf7_full_n,
        v0_buf7_write => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_write,
        v_buf_address0 => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_address0,
        v_buf_ce0 => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_ce0,
        v_buf_q0 => v_buf_q0,
        ap_ext_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ext_blocking_n,
        ap_str_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_str_blocking_n,
        ap_int_blocking_n => grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_int_blocking_n);

    dadd_64ns_64ns_64_5_full_dsp_1_U131 : component krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_170_p0,
        din1 => grp_fu_170_p1,
        ce => grp_fu_170_ce,
        dout => grp_fu_170_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U132 : component krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_174_p0,
        din1 => grp_fu_174_p1,
        ce => grp_fu_174_ce,
        dout => grp_fu_174_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ready = ap_const_logic_1)) then 
                    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done, grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    D0_buf5_read_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D0_buf5_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            D0_buf5_read <= grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D0_buf5_read;
        else 
            D0_buf5_read <= ap_const_logic_0;
        end if; 
    end process;


    D_buf_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_address0, ap_CS_fsm_state5, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            D_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            D_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_address0;
        else 
            D_buf_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    D_buf_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_ce0, ap_CS_fsm_state5, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            D_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            D_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_ce0;
        else 
            D_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    D_buf_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            D_buf_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_we0;
        else 
            D_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    S0_buf4_read_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S0_buf4_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            S0_buf4_read <= grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S0_buf4_read;
        else 
            S0_buf4_read <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            S_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            S_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            S_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            S_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            S_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            S_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_address0;
        else 
            S_buf_address0 <= "XXXXXXX";
        end if; 
    end process;


    S_buf_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            S_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            S_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            S_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            S_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            S_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            S_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_ce0;
        else 
            S_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce1_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce1 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce1;
        else 
            S_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce10_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce10, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce10 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce10;
        else 
            S_buf_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce2_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce2 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce2;
        else 
            S_buf_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce3_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce3, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce3 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce3;
        else 
            S_buf_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce4_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce4 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce4;
        else 
            S_buf_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce5_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce5 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce5;
        else 
            S_buf_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce6_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce6 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce6;
        else 
            S_buf_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce7_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce7, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce7 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce7;
        else 
            S_buf_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce8_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce8 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce8;
        else 
            S_buf_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_ce9_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            S_buf_ce9 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce9;
        else 
            S_buf_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    S_buf_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            S_buf_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_we0;
        else 
            S_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call21_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call21 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done, ap_CS_fsm_state24)
    begin
        if (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_const_logic_1);

    ap_ext_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_ext_blocking_0, ap_wait_1, ap_sub_ext_blocking_1, ap_wait_2, ap_sub_ext_blocking_2, ap_wait_3, ap_sub_ext_blocking_3, ap_wait_4, ap_sub_ext_blocking_4, ap_wait_5, ap_sub_ext_blocking_5, ap_wait_6, ap_sub_ext_blocking_6, ap_wait_7, ap_sub_ext_blocking_7, ap_wait_8, ap_sub_ext_blocking_8, ap_wait_9, ap_sub_ext_blocking_9, ap_wait_10, ap_sub_ext_blocking_10)
    begin
        if ((((ap_wait_10 and ap_sub_ext_blocking_10) = ap_const_logic_1) and ((ap_wait_9 and ap_sub_ext_blocking_9) = ap_const_logic_1) and ((ap_wait_8 and ap_sub_ext_blocking_8) = ap_const_logic_1) and ((ap_wait_7 and ap_sub_ext_blocking_7) = ap_const_logic_1) and ((ap_wait_6 and ap_sub_ext_blocking_6) = ap_const_logic_1) and ((ap_wait_5 and ap_sub_ext_blocking_5) = ap_const_logic_1) and ((ap_wait_4 and ap_sub_ext_blocking_4) = ap_const_logic_1) and ((ap_wait_3 and ap_sub_ext_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_ext_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_ext_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_ext_blocking_0) = ap_const_logic_1))) then 
            ap_ext_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_ext_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_const_logic_1);

    ap_int_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_wait_2, ap_wait_3, ap_wait_4, ap_wait_5, ap_wait_6, ap_wait_7, ap_wait_8, ap_wait_9, ap_wait_10, ap_sub_int_blocking_0, ap_sub_int_blocking_1, ap_sub_int_blocking_2, ap_sub_int_blocking_3, ap_sub_int_blocking_4, ap_sub_int_blocking_5, ap_sub_int_blocking_6, ap_sub_int_blocking_7, ap_sub_int_blocking_8, ap_sub_int_blocking_9, ap_sub_int_blocking_10)
    begin
        if ((((ap_wait_10 and ap_sub_int_blocking_10) = ap_const_logic_1) and ((ap_wait_9 and ap_sub_int_blocking_9) = ap_const_logic_1) and ((ap_wait_8 and ap_sub_int_blocking_8) = ap_const_logic_1) and ((ap_wait_7 and ap_sub_int_blocking_7) = ap_const_logic_1) and ((ap_wait_6 and ap_sub_int_blocking_6) = ap_const_logic_1) and ((ap_wait_5 and ap_sub_int_blocking_5) = ap_const_logic_1) and ((ap_wait_4 and ap_sub_int_blocking_4) = ap_const_logic_1) and ((ap_wait_3 and ap_sub_int_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_int_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_int_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_int_blocking_0) = ap_const_logic_1))) then 
            ap_int_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_int_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done, ap_CS_fsm_state24)
    begin
        if (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_const_logic_1);

    ap_str_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_wait_2, ap_wait_3, ap_wait_4, ap_wait_5, ap_wait_6, ap_wait_7, ap_wait_8, ap_wait_9, ap_wait_10, ap_sub_str_blocking_0, ap_sub_str_blocking_1, ap_sub_str_blocking_2, ap_sub_str_blocking_3, ap_sub_str_blocking_4, ap_sub_str_blocking_5, ap_sub_str_blocking_6, ap_sub_str_blocking_7, ap_sub_str_blocking_8, ap_sub_str_blocking_9, ap_sub_str_blocking_10)
    begin
        if ((((ap_wait_10 and ap_sub_str_blocking_10) = ap_const_logic_1) and ((ap_wait_9 and ap_sub_str_blocking_9) = ap_const_logic_1) and ((ap_wait_8 and ap_sub_str_blocking_8) = ap_const_logic_1) and ((ap_wait_7 and ap_sub_str_blocking_7) = ap_const_logic_1) and ((ap_wait_6 and ap_sub_str_blocking_6) = ap_const_logic_1) and ((ap_wait_5 and ap_sub_str_blocking_5) = ap_const_logic_1) and ((ap_wait_4 and ap_sub_str_blocking_4) = ap_const_logic_1) and ((ap_wait_3 and ap_sub_str_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_str_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_str_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_str_blocking_0) = ap_const_logic_1))) then 
            ap_str_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_str_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_sub_ext_blocking_0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_1_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_10_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_10 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_2_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_3_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_4_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_4 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_5_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_5 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_6_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_6 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_7_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_7 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_8_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_8 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_9_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ext_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_9 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_1_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_10_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_10 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_2_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_3_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_4_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_4 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_5_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_5 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_6_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_6 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_7_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_7 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_8_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_8 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_9_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_int_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_9 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_1_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_10_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_10 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_2_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_3_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_4_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_4 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_5_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_5 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_6_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_6 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_7_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_7 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_8_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_8 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_9_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_str_blocking_n)
    begin
        if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_9 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_0_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state2 = ap_CS_fsm)) then 
            ap_wait_0 <= ap_const_logic_1;
        else 
            ap_wait_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_1_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state5 = ap_CS_fsm)) then 
            ap_wait_1 <= ap_const_logic_1;
        else 
            ap_wait_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_10_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state24 = ap_CS_fsm)) then 
            ap_wait_10 <= ap_const_logic_1;
        else 
            ap_wait_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_2_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state8 = ap_CS_fsm)) then 
            ap_wait_2 <= ap_const_logic_1;
        else 
            ap_wait_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_3_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state10 = ap_CS_fsm)) then 
            ap_wait_3 <= ap_const_logic_1;
        else 
            ap_wait_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_4_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state12 = ap_CS_fsm)) then 
            ap_wait_4 <= ap_const_logic_1;
        else 
            ap_wait_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_5_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state14 = ap_CS_fsm)) then 
            ap_wait_5 <= ap_const_logic_1;
        else 
            ap_wait_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_6_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state16 = ap_CS_fsm)) then 
            ap_wait_6 <= ap_const_logic_1;
        else 
            ap_wait_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_7_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state18 = ap_CS_fsm)) then 
            ap_wait_7 <= ap_const_logic_1;
        else 
            ap_wait_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_8_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state20 = ap_CS_fsm)) then 
            ap_wait_8 <= ap_const_logic_1;
        else 
            ap_wait_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_9_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state22 = ap_CS_fsm)) then 
            ap_wait_9 <= ap_const_logic_1;
        else 
            ap_wait_9 <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg;
    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start <= grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg;

    grp_fu_170_ce_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_170_ce <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_170_ce <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_170_ce <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_170_ce <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_ce <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_170_ce <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_ce;
        else 
            grp_fu_170_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_170_p0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_170_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_170_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_170_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_170_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_170_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din0;
        else 
            grp_fu_170_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_170_p1_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_170_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_170_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_170_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_170_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_170_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din1;
        else 
            grp_fu_170_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_174_ce_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_ce, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_174_ce <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_174_ce <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_174_ce <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_174_ce <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_174_ce <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_174_ce <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_174_ce <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_ce;
        else 
            grp_fu_174_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_174_p0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din0, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_174_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_174_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_174_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_174_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_174_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_174_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_174_p0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din0;
        else 
            grp_fu_174_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_174_p1_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din1, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_174_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_174_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_174_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_174_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_174_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_174_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_174_p1 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din1;
        else 
            grp_fu_174_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    r_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_address0, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            r_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            r_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_address0;
        else 
            r_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    r_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_ce0, grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            r_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            r_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_ce0;
        else 
            r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    r_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            r_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_we0;
        else 
            r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_address0, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t0_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t0_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_address0;
        else 
            t0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    t0_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_ce0, grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t0_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t0_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_ce0;
        else 
            t0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t0_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_we0;
        else 
            t0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_address0, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t1_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_address0;
        else 
            t1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    t1_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_ce0, grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t1_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_ce0;
        else 
            t1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_we0;
        else 
            t1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t2_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_address0, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            t2_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t2_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_address0;
        else 
            t2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    t2_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_ce0, grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            t2_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t2_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_ce0;
        else 
            t2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t2_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t2_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_we0;
        else 
            t2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t3_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_address0, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t3_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            t3_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_address0;
        else 
            t3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    t3_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_ce0, grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t3_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            t3_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_ce0;
        else 
            t3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t3_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            t3_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_we0;
        else 
            t3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_address0, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            t_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_address0;
        else 
            t_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    t_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_ce0, grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            t_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_ce0;
        else 
            t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_we0;
        else 
            t_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u0_buf6_read_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u0_buf6_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            u0_buf6_read <= grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u0_buf6_read;
        else 
            u0_buf6_read <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            u_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_address0;
        else 
            u_buf_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    u_buf_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            u_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_ce0;
        else 
            u_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce1_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce1 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce1;
        else 
            u_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce10_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce10, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce10 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce10;
        else 
            u_buf_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce2_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce2 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce2;
        else 
            u_buf_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce3_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce3, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce3 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce3;
        else 
            u_buf_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce4_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce4 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce4;
        else 
            u_buf_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce5_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce5 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce5;
        else 
            u_buf_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce6_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce6 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce6;
        else 
            u_buf_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce7_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce7, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce7 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce7;
        else 
            u_buf_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce8_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce8 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce8;
        else 
            u_buf_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_ce9_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            u_buf_ce9 <= grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce9;
        else 
            u_buf_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    u_buf_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            u_buf_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_we0;
        else 
            u_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v0_buf7_din <= grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_din;

    v0_buf7_write_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_write, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v0_buf7_write <= grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_write;
        else 
            v0_buf7_write <= ap_const_logic_0;
        end if; 
    end process;


    v_buf_address0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_address0, grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v_buf_address0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_address0;
        else 
            v_buf_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    v_buf_ce0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_ce0, grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v_buf_ce0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_ce0;
        else 
            v_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_buf_we0_assign_proc : process(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v_buf_we0 <= grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_we0;
        else 
            v_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
