*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/IITBBS0125_10396/Digital/RISCV_final
INFO: Auto-config - VLOG: /home/IITBBS0125_10396/Digital/RISCV_final
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/IITBBS0125_10396/Digital/RISCV_final/.dvt/default.build
    -f /home/IITBBS0125_10396/Digital/RISCV_final/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/IITBBS0125_10396/Digital/RISCV_final/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [62 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/IITBBS0125_10396/Digital/RISCV_final/ALU32.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/ALU32.v [27 ms, 52 lines, Verilog_2001] ...
Loading (2) /home/IITBBS0125_10396/Digital/RISCV_final/ALUDecoder.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/ALUDecoder.v [6 ms, 42 lines, Verilog_2001] ...
Loading (3) /home/IITBBS0125_10396/Digital/RISCV_final/ALU_Mux.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/ALU_Mux.v [2 ms, 11 lines, Verilog_2001] ...
Loading (4) /home/IITBBS0125_10396/Digital/RISCV_final/Data_Memory.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/Data_Memory.v [3 ms, 22 lines, Verilog_2001] ...
Loading (5) /home/IITBBS0125_10396/Digital/RISCV_final/Dff.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/Dff.v [2 ms, 13 lines, Verilog_2001] ...
Loading (6) /home/IITBBS0125_10396/Digital/RISCV_final/Extend.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/Extend.v [3 ms, 17 lines, Verilog_2001] ...
Loading (7) /home/IITBBS0125_10396/Digital/RISCV_final/Instruction_Memory.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/Instruction_Memory.v [2 ms, 22 lines, Verilog_2001] ...
Loading (8) /home/IITBBS0125_10396/Digital/RISCV_final/LCDSEVEN.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/LCDSEVEN.v [12 ms, 115 lines, Verilog_2001] ...
Loading (9) /home/IITBBS0125_10396/Digital/RISCV_final/Main_Decoder.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/Main_Decoder.v [4 ms, 121 lines, Verilog_2001] ...
Loading (10) /home/IITBBS0125_10396/Digital/RISCV_final/PC_Mux.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/PC_Mux.v [1 ms, 11 lines, Verilog_2001] ...
Loading (11) /home/IITBBS0125_10396/Digital/RISCV_final/PC_Plus_4.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/PC_Plus_4.v [0 ms, 9 lines, Verilog_2001] ...
Loading (12) /home/IITBBS0125_10396/Digital/RISCV_final/PC_Target.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/PC_Target.v [0 ms, 8 lines, Verilog_2001] ...
Loading (13) /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule.v [3 ms, 27 lines, Verilog_2001] ...
Loading (14) /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule_tb.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule_tb.v [2 ms, 28 lines, Verilog_2001] ...
Loading (15) /home/IITBBS0125_10396/Digital/RISCV_final/ResgisterFile.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/ResgisterFile.v [2 ms, 28 lines, Verilog_2001] ...
Loading (16) /home/IITBBS0125_10396/Digital/RISCV_final/Result_Mux.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/Result_Mux.v [0 ms, 10 lines, Verilog_2001] ...
Loading (17) /home/IITBBS0125_10396/Digital/RISCV_final/controlpath.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/controlpath.v [2 ms, 32 lines, Verilog_2001] ...
Loading (18) /home/IITBBS0125_10396/Digital/RISCV_final/datapath.v ...
Done /home/IITBBS0125_10396/Digital/RISCV_final/datapath.v [4 ms, 42 lines, Verilog_2001] ...
*** Done invocation #1 [80 ms] ***
*** Done parsing [LT 29 ms, PT 80 ms] ***
*** Total number of lines [610] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [18 total, 18 unique, 0 optimized] ***
*** Done SystemVerilog build [192 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.seven_seg, work.RISCV_TopModule_tb
Performing mixed post full build step (MIXED - ELAB) [184 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_RISCV_TopModule' of module 'RISCV_TopModule' is missing port connection to output 'display_data'
    at line 4 in /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule_tb.v:4 [compile index 14]
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'one_second_counter' is never used
    at line 8 in /home/IITBBS0125_10396/Digital/RISCV_final/LCDSEVEN.v:8 [compile index 8]
*** Warning: SIGNAL_NEVER_USED: Signal 'one_second_enable' is never used
    at line 9 in /home/IITBBS0125_10396/Digital/RISCV_final/LCDSEVEN.v:9 [compile index 8]
*** Warning: SIGNAL_NEVER_USED: Signal 'MemWrite' is never used
    at line 15 in /home/IITBBS0125_10396/Digital/RISCV_final/LCDSEVEN.v:15 [compile index 8]
*** Warning: SIGNAL_NEVER_READ: Signal 'Overflow' is never read (connected to sub-instance output port)
    at line 12 in /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule.v:12 [compile index 13]
*** Warning: SIGNAL_NEVER_READ: Signal 'Carry' is never read (connected to sub-instance output port)
    at line 12 in /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule.v:12 [compile index 13]
*** Warning: SIGNAL_NEVER_READ: Signal 'Negative' is never read (connected to sub-instance output port)
    at line 12 in /home/IITBBS0125_10396/Digital/RISCV_final/RISCV_TopModule.v:12 [compile index 13]
*** Warning: SIGNAL_NEVER_USED: Signal 'RegSrc' is never used
    at line 4 in /home/IITBBS0125_10396/Digital/RISCV_final/controlpath.v:4 [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'Jump' is never read (connected to sub-instance output port)
    at line 15 in /home/IITBBS0125_10396/Digital/RISCV_final/controlpath.v:15 [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'WE' is never read
    at line 16 in /home/IITBBS0125_10396/Digital/RISCV_final/controlpath.v:16 [compile index 17]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'MemWrite' is not recommended
    at line 23 in /home/IITBBS0125_10396/Digital/RISCV_final/controlpath.v:23 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'RegSrc' is never used
    at line 3 in /home/IITBBS0125_10396/Digital/RISCV_final/datapath.v:3 [compile index 18]
*** Done mixed mode extension build [297 ms] ***
*** Total build time [593 ms] ***
