Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 12:38:13 2023
| Host         : LAPTOP-BA9EVQUE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fft_timing_summary_routed.rpt -pb fft_timing_summary_routed.pb -rpx fft_timing_summary_routed.rpx -warn_on_violation
| Design       : fft
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (75)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (75)
-------------------------------
 There are 75 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yi_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.056ns  (logic 6.104ns (30.437%)  route 13.952ns (69.563%))
  Logic Levels:           18  (CARRY4=7 IBUF=1 LUT3=3 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.599    10.183    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.328    10.511 r  s14/p3_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.511    s32/p3__53_carry_3[1]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.061 r  s32/p3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.061    s32/p3_carry__0_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.395 r  s32/p3_carry__1/O[1]
                         net (fo=4, routed)           1.252    12.648    s14/p3__53_carry__0_i_5_0[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.303    12.951 r  s14/p3__53_carry__0_i_12/O
                         net (fo=1, routed)           0.811    13.762    s14/p3__53_carry__0_i_12_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  s14/p3__53_carry__0_i_6/O
                         net (fo=1, routed)           0.000    13.886    s32/x1i__0_carry_i_3_1[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.266 r  s32/p3__53_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.266    s32/p3__53_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.589 f  s32/p3__53_carry__1/O[1]
                         net (fo=4, routed)           1.001    15.590    s32/p3__53_carry__2_i_3[2]
    SLICE_X33Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.896 r  s32/x1i__0_carry__0_i_3/O
                         net (fo=2, routed)           0.758    16.654    s32/x1i__0_carry__0_i_3_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.778 r  s32/x1i__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.778    s32/x1i__0_carry__0_i_7_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.311 r  s32/x1i__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    s32/x1i__0_carry__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.530 r  s32/x1i__0_carry__1/O[0]
                         net (fo=1, routed)           1.239    18.769    s32/x1i__0_carry__1_n_7
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.295    19.064 r  s32/yi[8]_i_2/O
                         net (fo=1, routed)           0.868    19.932    s32/yi[8]_i_2_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    20.056 r  s32/yi[8]_i_1/O
                         net (fo=1, routed)           0.000    20.056    s32_n_105
    SLICE_X41Y54         FDRE                                         r  yi_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yi_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.670ns  (logic 5.623ns (28.589%)  route 14.047ns (71.411%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.599    10.183    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.328    10.511 r  s14/p3_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.511    s32/p3__53_carry_3[1]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.061 r  s32/p3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.061    s32/p3_carry__0_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.395 r  s32/p3_carry__1/O[1]
                         net (fo=4, routed)           1.252    12.648    s14/p3__53_carry__0_i_5_0[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.303    12.951 r  s14/p3__53_carry__0_i_12/O
                         net (fo=1, routed)           0.811    13.762    s14/p3__53_carry__0_i_12_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  s14/p3__53_carry__0_i_6/O
                         net (fo=1, routed)           0.000    13.886    s32/x1i__0_carry_i_3_1[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.238 f  s32/p3__53_carry__0/O[3]
                         net (fo=4, routed)           1.122    15.360    s12/p_0_in3_in[0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.307    15.667 r  s12/x1i__0_carry_i_1/O
                         net (fo=2, routed)           0.960    16.627    s12/x2[0]_0[0]
    SLICE_X34Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.751 r  s12/x1i__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.751    s32/yi[0]_i_3_0[0]
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.127 r  s32/x1i__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.127    s32/x1i__0_carry_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.366 r  s32/x1i__0_carry__0/O[2]
                         net (fo=1, routed)           1.055    18.421    s34/yi_reg[7]_2[2]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.301    18.722 r  s34/yi[6]_i_2/O
                         net (fo=1, routed)           0.825    19.546    s34/yi[6]_i_2_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.670 r  s34/yi[6]_i_1/O
                         net (fo=1, routed)           0.000    19.670    s34_n_50
    SLICE_X40Y52         FDRE                                         r  yi_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yi_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.394ns  (logic 6.107ns (31.492%)  route 13.286ns (68.508%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT3=3 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.599    10.183    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.328    10.511 r  s14/p3_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.511    s32/p3__53_carry_3[1]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.061 r  s32/p3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.061    s32/p3_carry__0_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.395 r  s32/p3_carry__1/O[1]
                         net (fo=4, routed)           1.252    12.648    s14/p3__53_carry__0_i_5_0[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.303    12.951 r  s14/p3__53_carry__0_i_12/O
                         net (fo=1, routed)           0.811    13.762    s14/p3__53_carry__0_i_12_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  s14/p3__53_carry__0_i_6/O
                         net (fo=1, routed)           0.000    13.886    s32/x1i__0_carry_i_3_1[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.266 r  s32/p3__53_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.266    s32/p3__53_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.589 r  s32/p3__53_carry__1/O[1]
                         net (fo=4, routed)           1.170    15.759    s32/p3__53_carry__2_i_3[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.332    16.091 r  s32/x0i__0_carry__0_i_3/O
                         net (fo=2, routed)           0.859    16.950    s32/x0i__0_carry__0_i_3_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.326    17.276 r  s32/x0i__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.276    s32/x0i__0_carry__0_i_7_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.916 r  s32/x0i__0_carry__0/O[3]
                         net (fo=1, routed)           1.172    19.088    s34/yi_reg[7][1]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.306    19.394 r  s34/yi[7]_i_1/O
                         net (fo=1, routed)           0.000    19.394    s34_n_49
    SLICE_X40Y53         FDRE                                         r  yi_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yi_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.196ns  (logic 5.903ns (30.753%)  route 13.293ns (69.247%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT3=3 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.599    10.183    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.328    10.511 r  s14/p3_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.511    s32/p3__53_carry_3[1]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.061 r  s32/p3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.061    s32/p3_carry__0_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.395 r  s32/p3_carry__1/O[1]
                         net (fo=4, routed)           1.252    12.648    s14/p3__53_carry__0_i_5_0[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.303    12.951 r  s14/p3__53_carry__0_i_12/O
                         net (fo=1, routed)           0.811    13.762    s14/p3__53_carry__0_i_12_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  s14/p3__53_carry__0_i_6/O
                         net (fo=1, routed)           0.000    13.886    s32/x1i__0_carry_i_3_1[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.266 r  s32/p3__53_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.266    s32/p3__53_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.589 r  s32/p3__53_carry__1/O[1]
                         net (fo=4, routed)           1.170    15.759    s32/p3__53_carry__2_i_3[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.332    16.091 r  s32/x0i__0_carry__0_i_3/O
                         net (fo=2, routed)           0.859    16.950    s32/x0i__0_carry__0_i_3_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.326    17.276 r  s32/x0i__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.276    s32/x0i__0_carry__0_i_7_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.503 r  s32/x0i__0_carry__0/O[1]
                         net (fo=1, routed)           1.178    18.681    s23/yi_reg[5][1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.303    18.984 r  s23/yi[5]_i_2/O
                         net (fo=1, routed)           0.000    18.984    s23/yi[5]_i_2_n_0
    SLICE_X41Y54         MUXF7 (Prop_muxf7_I0_O)      0.212    19.196 r  s23/yi_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.196    s23_n_16
    SLICE_X41Y54         FDRE                                         r  yi_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yi_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.834ns  (logic 5.715ns (30.346%)  route 13.119ns (69.654%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.599    10.183    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.328    10.511 r  s14/p3_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.511    s32/p3__53_carry_3[1]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.061 r  s32/p3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.061    s32/p3_carry__0_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.395 r  s32/p3_carry__1/O[1]
                         net (fo=4, routed)           1.252    12.648    s14/p3__53_carry__0_i_5_0[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.303    12.951 r  s14/p3__53_carry__0_i_12/O
                         net (fo=1, routed)           0.811    13.762    s14/p3__53_carry__0_i_12_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  s14/p3__53_carry__0_i_6/O
                         net (fo=1, routed)           0.000    13.886    s32/x1i__0_carry_i_3_1[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.238 r  s32/p3__53_carry__0/O[3]
                         net (fo=4, routed)           1.199    15.437    s32/p3__53_carry__2_i_3[0]
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.307    15.744 r  s32/x0i__0_carry_i_1/O
                         net (fo=2, routed)           0.869    16.614    s32/x0i__0_carry_i_1_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.738 r  s32/x0i__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.738    s32/x0i__0_carry_i_4_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.139 r  s32/x0i__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.139    s32/x0i__0_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.362 r  s32/x0i__0_carry__0/O[0]
                         net (fo=1, routed)           0.964    18.326    s23/yi_reg[5][0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.299    18.625 r  s23/yi[4]_i_2/O
                         net (fo=1, routed)           0.000    18.625    s23/yi[4]_i_2_n_0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    18.834 r  s23/yi_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.834    s23_n_17
    SLICE_X42Y53         FDRE                                         r  yi_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.529ns  (logic 6.131ns (33.091%)  route 12.397ns (66.909%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.260     9.844    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.328    10.172 r  s14/p2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.172    s32/p2__49_carry_i_3_0[2]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.524 r  s32/p2_carry__0/O[3]
                         net (fo=2, routed)           0.579    11.103    s32/p2_carry__0_n_4
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.333    11.436 r  s32/p2__49_carry__0_i_3/O
                         net (fo=2, routed)           0.469    11.905    s32/p2__49_carry__0_i_3_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.326    12.231 r  s32/p2__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.231    s32/p2__49_carry__0_i_7_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.811 f  s32/p2__49_carry__0/O[2]
                         net (fo=5, routed)           1.290    14.101    s32/p_0_in2_in[0]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.328    14.429 r  s32/x0r_carry_i_3__6/O
                         net (fo=2, routed)           1.429    15.858    s32/x0r_carry_i_3__6_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.326    16.184 r  s32/x0r_carry_i_7/O
                         net (fo=1, routed)           0.000    16.184    s32/x0r_carry_i_7_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  s32/x0r_carry/CO[3]
                         net (fo=1, routed)           0.001    16.735    s32/x0r_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  s32/x0r_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.849    s32/x0r_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.071 r  s32/x0r_carry__1/O[0]
                         net (fo=1, routed)           0.947    18.018    s34/data1[7]
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.299    18.317 r  s34/yr[8]_i_2/O
                         net (fo=1, routed)           0.000    18.317    s34/yr[8]_i_2_n_0
    SLICE_X43Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    18.529 r  s34/yr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    18.529    s34_n_40
    SLICE_X43Y51         FDRE                                         r  yr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.425ns  (logic 6.018ns (32.664%)  route 12.407ns (67.336%))
  Logic Levels:           16  (CARRY4=5 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.260     9.844    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.328    10.172 r  s14/p2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.172    s32/p2__49_carry_i_3_0[2]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.524 r  s32/p2_carry__0/O[3]
                         net (fo=2, routed)           0.579    11.103    s32/p2_carry__0_n_4
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.333    11.436 r  s32/p2__49_carry__0_i_3/O
                         net (fo=2, routed)           0.469    11.905    s32/p2__49_carry__0_i_3_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.326    12.231 r  s32/p2__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.231    s32/p2__49_carry__0_i_7_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.811 f  s32/p2__49_carry__0/O[2]
                         net (fo=5, routed)           1.290    14.101    s32/p_0_in2_in[0]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.328    14.429 r  s32/x0r_carry_i_3__6/O
                         net (fo=2, routed)           1.429    15.858    s32/x0r_carry_i_3__6_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.326    16.184 r  s32/x0r_carry_i_7/O
                         net (fo=1, routed)           0.000    16.184    s32/x0r_carry_i_7_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  s32/x0r_carry/CO[3]
                         net (fo=1, routed)           0.001    16.735    s32/x0r_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.958 r  s32/x0r_carry__0/O[0]
                         net (fo=1, routed)           0.956    17.914    s34/data1[3]
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.299    18.213 r  s34/yr[4]_i_2/O
                         net (fo=1, routed)           0.000    18.213    s34/yr[4]_i_2_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    18.425 r  s34/yr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.425    s34_n_44
    SLICE_X41Y50         FDRE                                         r  yr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yi_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.366ns  (logic 5.342ns (29.089%)  route 13.023ns (70.911%))
  Logic Levels:           16  (CARRY4=5 IBUF=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.599    10.183    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.328    10.511 r  s14/p3_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.511    s32/p3__53_carry_3[1]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.061 r  s32/p3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.061    s32/p3_carry__0_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.395 r  s32/p3_carry__1/O[1]
                         net (fo=4, routed)           1.252    12.648    s14/p3__53_carry__0_i_5_0[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.303    12.951 r  s14/p3__53_carry__0_i_12/O
                         net (fo=1, routed)           0.811    13.762    s14/p3__53_carry__0_i_12_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  s14/p3__53_carry__0_i_6/O
                         net (fo=1, routed)           0.000    13.886    s32/x1i__0_carry_i_3_1[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.136 r  s32/p3__53_carry__0/O[2]
                         net (fo=4, routed)           1.328    15.464    s32/p_0_in3_in[1]
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.301    15.765 r  s32/x0i__0_carry_i_2/O
                         net (fo=2, routed)           0.805    16.570    s32/x0i__0_carry_i_2_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.694 r  s32/x0i__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.694    s32/x0i__0_carry_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.046 r  s32/x0i__0_carry/O[3]
                         net (fo=1, routed)           0.805    17.851    s23/yi_reg[3]_1[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.306    18.157 r  s23/yi[3]_i_2/O
                         net (fo=1, routed)           0.000    18.157    s23/yi[3]_i_2_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    18.366 r  s23/yi_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.366    s23_n_18
    SLICE_X42Y52         FDRE                                         r  yi_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.324ns  (logic 6.141ns (33.516%)  route 12.183ns (66.484%))
  Logic Levels:           16  (CARRY4=5 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.260     9.844    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.328    10.172 r  s14/p2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.172    s32/p2__49_carry_i_3_0[2]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.524 r  s32/p2_carry__0/O[3]
                         net (fo=2, routed)           0.579    11.103    s32/p2_carry__0_n_4
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.333    11.436 r  s32/p2__49_carry__0_i_3/O
                         net (fo=2, routed)           0.469    11.905    s32/p2__49_carry__0_i_3_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.326    12.231 r  s32/p2__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.231    s32/p2__49_carry__0_i_7_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.811 f  s32/p2__49_carry__0/O[2]
                         net (fo=5, routed)           1.290    14.101    s32/p_0_in2_in[0]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.328    14.429 r  s32/x0r_carry_i_3__6/O
                         net (fo=2, routed)           1.429    15.858    s32/x0r_carry_i_3__6_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.326    16.184 r  s32/x0r_carry_i_7/O
                         net (fo=1, routed)           0.000    16.184    s32/x0r_carry_i_7_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  s32/x0r_carry/CO[3]
                         net (fo=1, routed)           0.001    16.735    s32/x0r_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.048 r  s32/x0r_carry__0/O[3]
                         net (fo=1, routed)           0.732    17.780    s34/data1[6]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.306    18.086 r  s34/yr[7]_i_2/O
                         net (fo=1, routed)           0.000    18.086    s34/yr[7]_i_2_n_0
    SLICE_X37Y47         MUXF7 (Prop_muxf7_I0_O)      0.238    18.324 r  s34/yr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.324    s34_n_41
    SLICE_X37Y47         FDRE                                         r  yr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x7[1]
                            (input port)
  Destination:            yr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.292ns  (logic 5.892ns (32.214%)  route 12.399ns (67.786%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  x7[1] (IN)
                         net (fo=0)                   0.000     0.000    x7[1]
    F17                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  x7_IBUF[1]_inst/O
                         net (fo=7, routed)           2.697     3.639    s14/x7_IBUF[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  s14/x1r_carry_i_3/O
                         net (fo=1, routed)           0.000     3.763    s14/x1r_carry_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.403 f  s14/x1r_carry/O[3]
                         net (fo=44, routed)          1.472     5.874    s14/O[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.306     6.180 r  s14/p2_carry__1_i_6__0/O
                         net (fo=14, routed)          2.254     8.434    s14/p2_carry__1_i_6__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.150     8.584 r  s14/p2_carry__0_i_11/O
                         net (fo=24, routed)          1.260     9.844    s14/p2_carry__1_i_6__0_0[0]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.328    10.172 r  s14/p2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.172    s32/p2__49_carry_i_3_0[2]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.524 r  s32/p2_carry__0/O[3]
                         net (fo=2, routed)           0.579    11.103    s32/p2_carry__0_n_4
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.333    11.436 r  s32/p2__49_carry__0_i_3/O
                         net (fo=2, routed)           0.469    11.905    s32/p2__49_carry__0_i_3_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.326    12.231 r  s32/p2__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.231    s32/p2__49_carry__0_i_7_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.811 f  s32/p2__49_carry__0/O[2]
                         net (fo=5, routed)           1.290    14.101    s32/p_0_in2_in[0]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.328    14.429 r  s32/x0r_carry_i_3__6/O
                         net (fo=2, routed)           1.429    15.858    s32/x0r_carry_i_3__6_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.326    16.184 r  s32/x0r_carry_i_7/O
                         net (fo=1, routed)           0.000    16.184    s32/x0r_carry_i_7_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.824 r  s32/x0r_carry/O[3]
                         net (fo=1, routed)           0.949    17.774    s34/data1[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.306    18.080 r  s34/yr[3]_i_2/O
                         net (fo=1, routed)           0.000    18.080    s34/yr[3]_i_2_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    18.292 r  s34/yr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.292    s34_n_45
    SLICE_X36Y48         FDRE                                         r  yr_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            yr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.367ns (40.367%)  route 0.542ns (59.633%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sel_IBUF[2]_inst/O
                         net (fo=19, routed)          0.542     0.824    s34/sel_IBUF[2]
    SLICE_X39Y45         MUXF7 (Prop_muxf7_S_O)       0.085     0.909 r  s34/yr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.909    s34_n_43
    SLICE_X39Y45         FDRE                                         r  yr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            yr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.367ns (34.856%)  route 0.686ns (65.144%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sel_IBUF[2]_inst/O
                         net (fo=19, routed)          0.686     0.968    s34/sel_IBUF[2]
    SLICE_X36Y47         MUXF7 (Prop_muxf7_S_O)       0.085     1.053 r  s34/yr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.053    s34_n_48
    SLICE_X36Y47         FDRE                                         r  yr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            yr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.375ns (33.291%)  route 0.752ns (66.709%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sel_IBUF[2]_inst/O
                         net (fo=19, routed)          0.752     1.034    s34/sel_IBUF[2]
    SLICE_X37Y47         MUXF7 (Prop_muxf7_S_O)       0.093     1.127 r  s34/yr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.127    s34_n_41
    SLICE_X37Y47         FDRE                                         r  yr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            yr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.380ns (32.848%)  route 0.777ns (67.152%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sel_IBUF[0]_inst/O
                         net (fo=41, routed)          0.777     1.048    s34/sel_IBUF[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.093 r  s34/yr[2]_i_3/O
                         net (fo=1, routed)           0.000     1.093    s34/yr[2]_i_3_n_0
    SLICE_X37Y47         MUXF7 (Prop_muxf7_I1_O)      0.065     1.158 r  s34/yr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.158    s34_n_46
    SLICE_X37Y47         FDRE                                         r  yr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            yr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.186ns  (logic 0.367ns (30.948%)  route 0.819ns (69.052%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sel_IBUF[2]_inst/O
                         net (fo=19, routed)          0.819     1.101    s34/sel_IBUF[2]
    SLICE_X37Y48         MUXF7 (Prop_muxf7_S_O)       0.085     1.186 r  s34/yr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.186    s34_n_47
    SLICE_X37Y48         FDRE                                         r  yr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            yr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.191ns  (logic 0.367ns (30.805%)  route 0.824ns (69.195%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sel_IBUF[2]_inst/O
                         net (fo=19, routed)          0.824     1.106    s34/sel_IBUF[2]
    SLICE_X43Y51         MUXF7 (Prop_muxf7_S_O)       0.085     1.191 r  s34/yr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.191    s34_n_40
    SLICE_X43Y51         FDRE                                         r  yr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            yr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.367ns (30.795%)  route 0.825ns (69.205%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sel_IBUF[2]_inst/O
                         net (fo=19, routed)          0.825     1.107    s34/sel_IBUF[2]
    SLICE_X36Y48         MUXF7 (Prop_muxf7_S_O)       0.085     1.192 r  s34/yr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.192    s34_n_45
    SLICE_X36Y48         FDRE                                         r  yr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            yr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.251ns  (logic 0.383ns (30.589%)  route 0.868ns (69.411%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  sel_IBUF[1]_inst/O
                         net (fo=39, routed)          0.868     1.144    s34/sel_IBUF[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.189 r  s34/yr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.189    s34/yr[4]_i_2_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     1.251 r  s34/yr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.251    s34_n_44
    SLICE_X41Y50         FDRE                                         r  yr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[0]
                            (input port)
  Destination:            yi_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.253ns  (logic 0.456ns (36.415%)  route 0.797ns (63.585%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  x2[0] (IN)
                         net (fo=0)                   0.000     0.000    x2[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  x2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.656     0.828    s34/x2_IBUF[0]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  s34/x1i__0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.873    s34/x1i__0_carry_i_7__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.943 r  s34/x1i__0_carry/O[0]
                         net (fo=1, routed)           0.141     1.084    s34/x1i__0_carry_n_7
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.105     1.189 r  s34/yi[0]_i_3/O
                         net (fo=1, routed)           0.000     1.189    s34/yi[0]_i_3_n_0
    SLICE_X38Y52         MUXF7 (Prop_muxf7_I1_O)      0.064     1.253 r  s34/yi_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.253    s34_n_53
    SLICE_X38Y52         FDRE                                         r  yi_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            yi_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.254ns  (logic 0.367ns (29.263%)  route 0.887ns (70.737%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sel_IBUF[2]_inst/O
                         net (fo=19, routed)          0.887     1.169    s34/sel_IBUF[2]
    SLICE_X37Y52         MUXF7 (Prop_muxf7_S_O)       0.085     1.254 r  s34/yi_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.254    s34_n_52
    SLICE_X37Y52         FDRE                                         r  yi_reg[1]/D
  -------------------------------------------------------------------    -------------------





