You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & indexing for FUSED operations.

⚠️ FUSION EXCLUSIONS (do NOT apply fusion rules to these):
- Reduction ops (sum, mean, softmax along axis)
- Atomic operations
- Irregular/data-dependent access patterns
- Cross-block dependencies

Key Principle:
- All fused ops share the SAME grid AND the SAME (offsets, mask) tuple
- Grid covers OUTPUT tensor dimensions

Hard Rules:
- Every fused op MUST use identical offset calculation
- Every fused op MUST use identical boundary mask
- If broadcast needed: explicit `[None, :]` or `[:, None]`, NOT different offsets
- Element-wise: 1D grid, single `offs = pid * BLOCK + tl.arange(0, BLOCK)`
- Matmul fusion: 2D grid, `offs_m/offs_n` shared by bias add & activation

Verification:
- Check: all tl.load/tl.store use same `offsets` variable
- Check: all masks derived from same boundary condition
- If ANY op needs different indexing → do NOT fuse, split kernel



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def fused_leaky_relu_multiply_pool_kernel(
    x_ptr,
    multiplier_ptr,
    out_ptr,
    N, C, D, H, W,
    stride_xn, stride_xc, stride_xd, stride_xh, stride_xw,
    stride_out_n, stride_out_c, stride_out_d, stride_out_h, stride_out_w,
    negative_slope: tl.constexpr,
    BLOCK_C: tl.constexpr,
    BLOCK_D: tl.constexpr,
    BLOCK_H: tl.constexpr,
    BLOCK_W: tl.constexpr,
):
    """
    Fused kernel: LeakyReLU + Multiply + LeakyReLU + MaxPool3d
    Input: [N, C, D, H, W] -> Output: [N, C, D//2, H//2, W//2]
    """
    pid_n = tl.program_id(0)
    pid_od = tl.program_id(1)
    pid_oh = tl.program_id(2)
    
    if pid_n >= N:
        return
    
    D_out = D // 2
    H_out = H // 2
    W_out = W // 2
    
    if pid_od >= D_out or pid_oh >= H_out:
        return
    
    offs_c = tl.arange(0, BLOCK_C)
    offs_w = tl.arange(0, BLOCK_W)
    
    d_start = pid_od * 2
    h_start = pid_oh * 2
    w_starts = offs_w * 2
    
    max_acc = tl.full((BLOCK_C, BLOCK_W), float('-inf'), dtype=tl.float32)
    
    for dd in range(2):
        d_idx = d_start + dd
        d_mask = d_idx < D
        
        for dh in range(2):
            h_idx = h_start + dh
            h_mask = h_idx < H
            
            for dw in range(2):
                w_indices = w_starts + dw
                w_mask = w_indices < W
                
                spatial_mask = d_mask & h_mask & w_mask
                
                for c_idx in range(0, C, BLOCK_C):
                    c_mask = offs_c < (C - c_idx)
                    full_mask = c_mask[:, None] & spatial_mask[None, :]
                    
                    # Calculate memory pointers correctly by adding to base pointer
                    base_offset = (
                        pid_n * stride_xn +
                        (c_idx + offs_c) * stride_xc +
                        d_idx * stride_xd +
                        h_idx * stride_xh
                    )
                    
                    # Convert offsets to actual memory pointers
                    base_ptrs = x_ptr + base_offset
                    w_offsets = w_indices * stride_xw
                    x_ptrs = base_ptrs[:, None] + w_offsets[None, :]
                    x_vals = tl.load(x_ptrs, mask=full_mask, other=0.0)
                    
                    # Apply operations only when we have valid data
                    x_vals = tl.where(full_mask, x_vals, 0.0)
                    x_vals = tl.where(x_vals >= 0, x_vals, x_vals * negative_slope)
                    
                    multiplier_vals = tl.load(multiplier_ptr + c_idx + offs_c, mask=c_mask, other=0.0)
                    x_vals = x_vals * multiplier_vals[:, None]
                    
                    x_vals = tl.where(x_vals >= 0, x_vals, x_vals * negative_slope)
                    
                    current_val = tl.where(full_mask, x_vals, float('-inf'))
                    max_acc = tl.maximum(max_acc, current_val)
    
    w_out_indices = tl.arange(0, BLOCK_W)
    mask_out_w = w_out_indices < W_out
    
    for c_idx in range(0, C, BLOCK_C):
        c_mask = offs_c < (C - c_idx)
        full_mask = c_mask[:, None] & mask_out_w[None, :]
        
        # Calculate output memory pointers correctly
        out_offset = (
            pid_n * stride_out_n +
            (c_idx + offs_c) * stride_out_c +
            pid_od * stride_out_d +
            pid_oh * stride_out_h
        )
        
        out_base_ptrs = out_ptr + out_offset
        w_out_offsets = w_out_indices * stride_out_w
        out_ptrs = out_base_ptrs[:, None] + w_out_offsets[None, :]
        
        tl.store(out_ptrs, max_acc, mask=full_mask)


def fused_post_convtranspose(x, multiplier, negative_slope=0.2):
    N, C, D, H, W = x.shape
    
    D_out = D // 2
    H_out = H // 2
    W_out = W // 2
    
    multiplier = multiplier.squeeze()
    if multiplier.dim() == 4:
        multiplier = multiplier.squeeze(-1).squeeze(-1).squeeze(-1)
    
    out = torch.empty((N, C, D_out, H_out, W_out), device=x.device, dtype=x.dtype)
    
    BLOCK_C = min(triton.next_power_of_2(C), 128)
    BLOCK_W = min(triton.next_power_of_2(W_out), 128)
    
    grid = (N, D_out, H_out)
    
    fused_leaky_relu_multiply_pool_kernel[grid](
        x, multiplier, out,
        N, C, D, H, W,
        x.stride(0), x.stride(1), x.stride(2), x.stride(3), x.stride(4),
        out.stride(0), out.stride(1), out.stride(2), out.stride(3), out.stride(4),
        negative_slope=negative_slope,
        BLOCK_C=BLOCK_C,
        BLOCK_D=1,
        BLOCK_H=1,
        BLOCK_W=BLOCK_W,
    )
    return out


class ModelNew(nn.Module):
    def __init__(self, in_channels, out_channels, kernel_size, stride, padding, output_padding, multiplier_shape):
        super(ModelNew, self).__init__()
        self.conv_transpose = nn.ConvTranspose3d(
            in_channels, out_channels, kernel_size,
            stride=stride, padding=padding, output_padding=output_padding
        )
        self.multiplier = nn.Parameter(torch.randn(out_channels))
        self.negative_slope = 0.2
        
    def forward(self, x):
        x = self.conv_transpose(x)
        x = fused_post_convtranspose(x, self.multiplier, self.negative_slope)
        return x
```

[NCU PROFILING METRICS]
{
  "fused_leaky_relu_multiply_pool_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 2.36,
    "launch__grid_size": 8192,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 95.51,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 18.21,
    "lts__t_sector_hit_rate.pct": 85.31
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
