// Seed: 457995147
module module_0 (
    output supply1 id_0,
    output supply0 id_1
    , id_3
);
  assign #id_4 id_3 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    output wire id_12,
    input wor id_13
);
  wire id_15;
  module_0(
      id_5, id_11
  );
endmodule
