-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity predict_ensemble_drG_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 8; 
             MEM_SIZE    : integer := 195
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of predict_ensemble_drG_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111010011011111011101100010", 
    1 => "00111101010011111101101100001010", 
    2 => "00111110110010110100111110100101", 
    3 => "10111001100010010101110100001011", 
    4 => "00111101100001000010011101000010", 
    5 => "00111001111110011000111110100011", 
    6 => "00111101110110001001100010110011", 
    7 => "00111110101110010011100011011110", 
    8 => "00111101100111011011110100110000", 
    9 => "00111101110010011000101000100010", 
    10 => "00111110110000011010110011011110", 
    11 => "00111000101001111100010110101100", 
    12 => "00111111000110111101010111011100", 
    13 => "00111001001000010111101100001111", 
    14 => "00111101001010101101100100100111", 
    15 => "00110101100001100011011110111101", 
    16 => "10111000100110010001011110010100", 
    17 => "00111000011111111101101001000000", 
    18 => "10110111011110111010100010000010", 
    19 => "10111000010101011110100011010101", 
    20 => "10111001011100010010110000101000", 
    21 => "00111000100010100110100101111011", 
    22 => "00111100001110101000100000100111", 
    23 => "10111000110100111100111111110110", 
    24 => "00111111011110000111011001111101", 
    25 => "00111111011011100101000000001101", 
    26 => "00111000100000100000010111111111", 
    27 => "00111101110100110000010110010110", 
    28 => "10111000010101011110100011010101", 
    29 => "00111101110010011000110101000111", 
    30 => "00111101111000010011000010011100", 
    31 => "00111111011011011000101001110110", 
    32 => "00111000100111110110001000110000", 
    33 => "10111000010000001111000000100000", 
    34 => "00111101101000110000010101010011", 
    35 => "00110111000001100011011110111101", 
    36 => "10110111001110001000110010100100", 
    37 => "00111111011100010001100001101110", 
    38 => "00111110000010110100001110010110", 
    39 => "10111000001110001000110010100100", 
    40 => "00110110000001100011011110111101", 
    41 => "00111101111101011100001000001001", 
    42 => "00111110010001011001010000101001", 
    43 => "00111111010011010001011001010101", 
    44 => "00111000100111110110001000110000", 
    45 => "10111000001010111111011101101010", 
    46 => "00111110001110010110011001111011", 
    47 => "00110111011110111010100010000010", 
    48 => "00111101110000001011000010101111", 
    49 => "00111111000101001011000100000011", 
    50 => "00111110010110100010010010001001", 
    51 => "00110101100001100011011110111101", 
    52 => "10110111000001100011011110111101", 
    53 => "00110111001001111100010110101100", 
    54 => "00111000100011101001101100111001", 
    55 => "10111000000100101100110011110111", 
    56 => "00111110100001001001101010111011", 
    57 => "00111110111011011000100101101010", 
    58 => "00111110000101001010010100010110", 
    59 => "00111000001100000010100100101000", 
    60 => "00111110100011001101010111011000", 
    61 => "10110111100001100011011110111101", 
    62 => "00111110100000100100110111110100", 
    63 => "10110111000101101111111010110101", 
    64 => "00111110101000110101110110101011", 
    65 => "00111110111000110111000110111001", 
    66 => "00111111010100001011000101000110", 
    67 => "00110111011010101110000110001011", 
    68 => "10110110100001100011011110111101", 
    69 => "00111110110110000011110110011011", 
    70 => "10111000000010100110100101111011", 
    71 => "00111110010010110110010101100111", 
    72 => "00110111111010101110000110001011", 
    73 => "00110101100001100011011110111101", 
    74 => "10000000000000000000000000000000", 
    75 => "00110111011110111010100010000010", 
    76 => "00111101111110001101111001101110", 
    77 => "10110111010110100001101010010011", 
    78 => "00111110000001100100010001010010", 
    79 => "00111111000101001101011010110010", 
    80 => "00111111010011101001111011010100", 
    81 => "00111111010110111001000100111111", 
    82 => "00110110000001100011011110111101", 
    83 => "00111111010101101010100001100101", 
    84 => "00110110111010101110000110001011", 
    85 => "10110111001110001000110010100100", 
    86 => "00111110110001001110000010011000", 
    87 => "00111111010000011111000100000110", 
    88 => "10110111010110100001101010010011", 
    89 => "00110101100001100011011110111101", 
    90 => "10110111001001111100010110101100", 
    91 => "00111110001011011101101000000110", 
    92 => "00110111000001100011011110111101", 
    93 => "00111111001111101000101110100000", 
    94 => "00111111010000010111010001100000", 
    95 => "00111111000110100110110111110000", 
    96 => "00110111010010010101001110011100", 
    97 => "00111111010001100110001000110101", 
    98 => "00111110011010010010100011100001", 
    99 => "00111111001000000110110010101001", 
    100 => "00110110100001100011011110111101", 
    101 => "00111111010010000011100111011110", 
    102 => "00110110101001111100010110101100", 
    103 => "00111111000011000000110011111010", 
    104 => "00111110100000000000110001010010", 
    105 => "00111110111101001101000010011010", 
    106 => "10110110100001100011011110111101", 
    107 => "00111110100000010001011000000001", 
    108 => "00110110110010010101001110011100", 
    109 => "00111110100100000011111000100001", 
    110 => "10110110101001111100010110101100", 
    111 => "10110110010010010101001110011100", 
    112 => "10110111001001111100010110101100", 
    113 => "10110110010010010101001110011100", 
    114 => "00110101100001100011011110111101", 
    115 => "00110110010010010101001110011100", 
    116 => "00111110010101001111111000110111", 
    117 => "00110110101001111100010110101100", 
    118 => "00110101100001100011011110111101", 
    119 => "00110110010010010101001110011100", 
    120 => "00111111001001011001011101001110", 
    121 => "00111110011010100000001010111000", 
    122 => "10110110010010010101001110011100", 
    123 => "10110110100001100011011110111101", 
    124 => "00111110100101111011010011100101", 
    125 => "10110110010010010101001110011100", 
    126 => "00111110101101010011010110000111", 
    127 => "00111110101001111101011110100001", 
    128 => "00111111001101100100100011101001", 
    129 => "00000000000000000000000000000000", 
    130 => "00110110101001111100010110101100", 
    131 => "00111111001101011101000101110000", 
    132 => "00110110000001100011011110111101", 
    133 => "00111111010101110111000010101100", 
    134 => "00111111001100101100001101000100", 
    135 => "00111111001101011111101010000111", 
    136 => "10110110000001100011011110111101", 
    137 => "00111110110000101110000010100000", 
    138 => "10110110100001100011011110111101", 
    139 => "00111111001011111110001000001101", 
    140 => "00111111000010100000100000111010", 
    141 => "10110101100001100011011110111101", 
    142 => "00000000000000000000000000000000", 
    143 => "00111110110111010000011001010111", 
    144 => "00111111001011111001010100101101", 
    145 => "10000000000000000000000000000000", 
    146 => "10110110000001100011011110111101", 
    147 => "00111110101010111100000101101010", 
    148 => "00111111000111100101110001001111", 
    149 => "00110110000001100011011110111101", 
    150 => "00000000000000000000000000000000", 
    151 => "10000000000000000000000000000000", 
    152 => "10110110000001100011011110111101", 
    153 => "00111110101010111011000010100011", 
    154 => "00111110100100011111110000001001", 
    155 => "00110110000001100011011110111101", 
    156 => "00111111001100000000000000000000", 
    157 => "00111111001000110111010100010000", 
    158 => "00111110111010011000101100101111", 
    159 => "00111110111001011101000110000001", 
    160 => "10110101100001100011011110111101", 
    161 => "00111110110101110100010111100001", 
    162 => "10110101100001100011011110111101", 
    163 => "10110110000001100011011110111101", 
    164 => "00111110110011111011011100100000", 
    165 => "00000000000000000000000000000000", 
    166 => "00110101100001100011011110111101", 
    167 => "10110101100001100011011110111101", 
    168 => "00111111001110101100011100110010", 
    169 => "00111111001001101001111001011110", 
    170 => "10000000000000000000000000000000", 
    171 => "00110110000001100011011110111101", 
    172 => "00111111000110101000111000101110", 
    173 => "10000000000000000000000000000000", 
    174 => "00000000000000000000000000000000", 
    175 => "00111111011000011010001110110001", 
    176 => "00110101100001100011011110111101", 
    177 => "00111110100101001100101000101110", 
    178 to 179=> "10110101100001100011011110111101", 
    180 => "00111111010100000010011011011101", 
    181 => "00000000000000000000000000000000", 
    182 => "00110101100001100011011110111101", 
    183 to 194=> "00000000000000000000000000000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity predict_ensemble_drG is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 195;
        AddressWidth : INTEGER := 8);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of predict_ensemble_drG is
    component predict_ensemble_drG_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    predict_ensemble_drG_rom_U :  component predict_ensemble_drG_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


