[2025-09-18 08:38:34] START suite=qualcomm_srv trace=srv168_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv168_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2635835 heartbeat IPC: 3.794 cumulative IPC: 3.794 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5073151 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5073151 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5073152 heartbeat IPC: 4.103 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13699880 heartbeat IPC: 1.159 cumulative IPC: 1.159 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22460740 heartbeat IPC: 1.141 cumulative IPC: 1.15 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31200579 heartbeat IPC: 1.144 cumulative IPC: 1.148 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 40070657 heartbeat IPC: 1.127 cumulative IPC: 1.143 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 48917714 heartbeat IPC: 1.13 cumulative IPC: 1.14 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 57567591 heartbeat IPC: 1.156 cumulative IPC: 1.143 (Simulation time: 00 hr 08 min 21 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv168_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 66322530 heartbeat IPC: 1.142 cumulative IPC: 1.143 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 75029180 heartbeat IPC: 1.149 cumulative IPC: 1.144 (Simulation time: 00 hr 10 min 37 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 83652013 heartbeat IPC: 1.16 cumulative IPC: 1.145 (Simulation time: 00 hr 11 min 50 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 87207116 cumulative IPC: 1.147 (Simulation time: 00 hr 13 min 00 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 87207116 cumulative IPC: 1.147 (Simulation time: 00 hr 13 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv168_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.147 instructions: 100000002 cycles: 87207116
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.4 Average ROB Occupancy at Mispredict: 28.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1264
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.49
BRANCH_DIRECT_CALL: 0.4689
BRANCH_INDIRECT_CALL: 0.5311
BRANCH_RETURN: 0.4137


====Backend Stall Breakdown====
ROB_STALL: 74954
LQ_STALL: 0
SQ_STALL: 413671


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 87.574326
REPLAY_LOAD: 23.7479
NON_REPLAY_LOAD: 8.075247

== Total ==
ADDR_TRANS: 12961
REPLAY_LOAD: 5652
NON_REPLAY_LOAD: 56341

== Counts ==
ADDR_TRANS: 148
REPLAY_LOAD: 238
NON_REPLAY_LOAD: 6977

cpu0->cpu0_STLB TOTAL        ACCESS:    2047951 HIT:    2034351 MISS:      13600 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2047951 HIT:    2034351 MISS:      13600 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 94.69 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10102891 HIT:    8929035 MISS:    1173856 MSHR_MERGE:      82430
cpu0->cpu0_L2C LOAD         ACCESS:    7807057 HIT:    6868330 MISS:     938727 MSHR_MERGE:       8897
cpu0->cpu0_L2C RFO          ACCESS:     600163 HIT:     508420 MISS:      91743 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     505543 HIT:     383168 MISS:     122375 MSHR_MERGE:      73533
cpu0->cpu0_L2C WRITE        ACCESS:    1167382 HIT:    1157898 MISS:       9484 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22746 HIT:      11219 MISS:      11527 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     868815 ISSUED:     276752 USEFUL:       4933 USELESS:       9795
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15337740 HIT:    7838633 MISS:    7499107 MSHR_MERGE:    1811404
cpu0->cpu0_L1I LOAD         ACCESS:   15337740 HIT:    7838633 MISS:    7499107 MSHR_MERGE:    1811404
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30444196 HIT:   25523214 MISS:    4920982 MSHR_MERGE:    1851421
cpu0->cpu0_L1D LOAD         ACCESS:   16546966 HIT:   13902509 MISS:    2644457 MSHR_MERGE:     525103
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     677778 HIT:     227500 MISS:     450278 MSHR_MERGE:     122980
cpu0->cpu0_L1D WRITE        ACCESS:   13191948 HIT:   11388549 MISS:    1803399 MSHR_MERGE:    1203236
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27504 HIT:       4656 MISS:      22848 MSHR_MERGE:        102
cpu0->cpu0_L1D PREFETCH REQUESTED:     858467 ISSUED:     677778 USEFUL:      68385 USELESS:      39203
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12562216 HIT:   10441901 MISS:    2120315 MSHR_MERGE:    1072411
cpu0->cpu0_ITLB LOAD         ACCESS:   12562216 HIT:   10441901 MISS:    2120315 MSHR_MERGE:    1072411
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.369 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28295868 HIT:   26962417 MISS:    1333451 MSHR_MERGE:     333404
cpu0->cpu0_DTLB LOAD         ACCESS:   28295868 HIT:   26962417 MISS:    1333451 MSHR_MERGE:     333404
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.885 cycles
cpu0->LLC TOTAL        ACCESS:    1251895 HIT:    1214242 MISS:      37653 MSHR_MERGE:       2390
cpu0->LLC LOAD         ACCESS:     929830 HIT:     911712 MISS:      18118 MSHR_MERGE:        176
cpu0->LLC RFO          ACCESS:      91743 HIT:      85170 MISS:       6573 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      48842 HIT:      39212 MISS:       9630 MSHR_MERGE:       2214
cpu0->LLC WRITE        ACCESS:     169953 HIT:     169787 MISS:        166 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11527 HIT:       8361 MISS:       3166 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1229
  ROW_BUFFER_MISS:      33865
  AVG DBUS CONGESTED CYCLE: 3.32
Channel 0 WQ ROW_BUFFER_HIT:        268
  ROW_BUFFER_MISS:       3881
  FULL:          0
Channel 0 REFRESHES ISSUED:       7268

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       492937       550496        97527         2163
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           34         2300          917          299
  STLB miss resolved @ L2C                0         1623         2195         1215          112
  STLB miss resolved @ LLC                0          903         1684         2950          695
  STLB miss resolved @ MEM                0            1          607         2197         1394

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185189        58478      1407225       146195          269
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          720          907           42
  STLB miss resolved @ L2C                0         1046         6623         2170            0
  STLB miss resolved @ LLC                0          353         3237         1221           31
  STLB miss resolved @ MEM                0            0           80          177          171
[2025-09-18 08:51:35] END   suite=qualcomm_srv trace=srv168_ap (rc=0)
