<!DOCTYPE html>
<html lang="de">
	
	
	<HEAD>
		<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">
		
		<TITLE>Ein Kurzauszug aus der Dokumentation zum WD1772</TITLE>
		<STYLE TYPE="text/css">
			<!--
			A:LINK, A:VISITED
			{
				color: #0000FF;
			}
			BODY
			{
				background-color: #FFFFFF;
				color: #000000;
				font-family: Arial;
			}
			-->
		</STYLE>
	<link href="../css/bootstrap.min.css" rel="stylesheet">
<link href="../css/style.css" rel="stylesheet">
</HEAD>


	<body>
<div class="container">

<A HREF="SCSI_ERROR_8.html">Previous</A>
<A HREF="wd1772_2.html">Next</A>
<A HREF="Main.html">TOC</A>
<BR><BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT><B>INTRODUCTION</B><BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>To meet the demand for a low cost compact LSI Floppy Disk Control-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>ler device, Western Digital has developed the WD1772-02. The<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>WD1772-02 is an NMOS Floppy Disk Controller device that incorpora-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>tes the FD179X, a digital data separator und write precompensation<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>circuitry all in a single chip. The device offers soft sectors for-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>matting, selectable stepping rates, automatic track seek with ve-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>rify, and variable sector lengts. The WD1772-02 comes in a 28-pin<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>dual-in-line or quad pack und operates from a single 5 Volt only<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>power supply.<BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT><B>APPLICATIONS</B><BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>The Mini-Floppy Controller is targeted for the low cost sector of<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>the disk drive market, where digital data separation is preferred<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>over analog <A HREF="PLL.html">phase lock loop</A>. Included in this market are Personal<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Computers, Portable Computers und Small Business Computers.<BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT><B>HOST INTERFACING</B><BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Interfacing to a Host processor is accomplished through the eight<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>bit bi-directional Data Access Lines (DAL) und associated control<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>lines. The DAL is used to transfer data, status, and control words<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>out of or into WD1772-02. The DAL having three states enabled as an<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>output when Chip Select (CS) is active low and Read/Write (R/W) is<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>high or as input receiver when CS und R/W is low. When transfer of<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>data with the device is required by the Host CS is made low. The<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>address bits A0 and A1 combined with the R/W line select the regi-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>ster und the direction of data.<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>During Direct Memory Acces (DMA) data transfers between the<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>WD1772-02 und Host Memory, the Data Request (DRQ) line is used in<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Data Transfer Control. This signal also appears as status bit 1 du-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>ring Read/Write operations. On Disk Read operations the DRQ is ac-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>tive when an assembled byte is present in the Data Register, then<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>reset when read by the Host. If the Host fails to read the Data Re-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>gister before the following byte is assembled in the Data Register,<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>the lost data bit is set in Status Register.<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>At the completion of every command INTRQ is asserted. INTRQ is de-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>asserted by either reading the status or by loading the command<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Register.<BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT><B>DISKETTE DRIVE INTERFACING</B><BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>The WD1772-02 has two modes of operation depending on the state of<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>DDEN, regardless of the state DDEN the CLK input remains at 8Mhz.<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Disk Reads with sector lengths of 128, 256, 512 und 1024 byte sec-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>tor in both FM or MFM from diskettes is accomplished via the inter-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>nal digital data separator. Disk Write operation in MFM on inner<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>tracks may require write precompensation. Write precompensation is<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>enabled when bit 1 = 0, in the Write command and a precompensation<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>value of 187 nsec is produced. The diskettes spindle motor is con-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>trolled by bit 3 of any Type I, II oder III command, upon receiving<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>a command with bit 3 = 0, the spin up sequence is enabled.<BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</TT><A HREF="wd1772_2.html">weiterblättern</A><BR>
<TT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</TT>Kapitel Ein Kurzauszug aus der Dokumentation zum WD1772, Seite 1<BR>
	</div>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
<script src="../js/bootstrap.min.js"></script>
</body>
</HTML>
