
Lab 3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b98  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ca4  08002ca4  00003ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cc8  08002cc8  000040d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002cc8  08002cc8  000040d8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002cc8  08002cc8  000040d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cc8  08002cc8  00003cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ccc  08002ccc  00003ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  08002cd0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  200000d8  08002da8  000040d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08002da8  000041a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000040d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000901a  00000000  00000000  00004101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d78  00000000  00000000  0000d11b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  0000ee98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e1  00000000  00000000  0000f908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001845d  00000000  00000000  000100e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d376  00000000  00000000  00028546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086869  00000000  00000000  000358bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc125  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a1c  00000000  00000000  000bc168  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000beb84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d8 	.word	0x200000d8
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c8c 	.word	0x08002c8c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000dc 	.word	0x200000dc
 8000148:	08002c8c 	.word	0x08002c8c

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	@ 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_d2iz>:
 80004c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80004c8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80004cc:	d215      	bcs.n	80004fa <__aeabi_d2iz+0x36>
 80004ce:	d511      	bpl.n	80004f4 <__aeabi_d2iz+0x30>
 80004d0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80004d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80004d8:	d912      	bls.n	8000500 <__aeabi_d2iz+0x3c>
 80004da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80004de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80004e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80004e6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ea:	fa23 f002 	lsr.w	r0, r3, r2
 80004ee:	bf18      	it	ne
 80004f0:	4240      	negne	r0, r0
 80004f2:	4770      	bx	lr
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	4770      	bx	lr
 80004fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80004fe:	d105      	bne.n	800050c <__aeabi_d2iz+0x48>
 8000500:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000504:	bf08      	it	eq
 8000506:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800050a:	4770      	bx	lr
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <fsm_traffic_run>:
 */

#include "fsm_traffic.h"
#include "leds_display.h"

void fsm_traffic_run() {
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af02      	add	r7, sp, #8
	switch(systemMode)
 800051a:	4b88      	ldr	r3, [pc, #544]	@ (800073c <fsm_traffic_run+0x228>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	3b01      	subs	r3, #1
 8000520:	2b03      	cmp	r3, #3
 8000522:	f200 80ff 	bhi.w	8000724 <fsm_traffic_run+0x210>
 8000526:	a201      	add	r2, pc, #4	@ (adr r2, 800052c <fsm_traffic_run+0x18>)
 8000528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800052c:	0800053d 	.word	0x0800053d
 8000530:	080006b9 	.word	0x080006b9
 8000534:	080006dd 	.word	0x080006dd
 8000538:	08000701 	.word	0x08000701
	{
	// ---------------- AUTO MODE ----------------
	case INIT:
		if (start_new_loop) {
 800053c:	4b80      	ldr	r3, [pc, #512]	@ (8000740 <fsm_traffic_run+0x22c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d00f      	beq.n	8000564 <fsm_traffic_run+0x50>
			start_new_loop = 0;
 8000544:	4b7e      	ldr	r3, [pc, #504]	@ (8000740 <fsm_traffic_run+0x22c>)
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
			setTimer2(duration_buffer_2[2]);
 800054a:	4b7e      	ldr	r3, [pc, #504]	@ (8000744 <fsm_traffic_run+0x230>)
 800054c:	689b      	ldr	r3, [r3, #8]
 800054e:	4618      	mov	r0, r3
 8000550:	f000 fefa 	bl	8001348 <setTimer2>

			countDownDur1 = duration_buffer_1[0];
 8000554:	4b7c      	ldr	r3, [pc, #496]	@ (8000748 <fsm_traffic_run+0x234>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a7c      	ldr	r2, [pc, #496]	@ (800074c <fsm_traffic_run+0x238>)
 800055a:	6013      	str	r3, [r2, #0]
			countDownDur2 = duration_buffer_2[2];
 800055c:	4b79      	ldr	r3, [pc, #484]	@ (8000744 <fsm_traffic_run+0x230>)
 800055e:	689b      	ldr	r3, [r3, #8]
 8000560:	4a7b      	ldr	r2, [pc, #492]	@ (8000750 <fsm_traffic_run+0x23c>)
 8000562:	6013      	str	r3, [r2, #0]
		}

		switch (trafficState)
 8000564:	4b7b      	ldr	r3, [pc, #492]	@ (8000754 <fsm_traffic_run+0x240>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	3b0b      	subs	r3, #11
 800056a:	2b03      	cmp	r3, #3
 800056c:	f200 80dc 	bhi.w	8000728 <fsm_traffic_run+0x214>
 8000570:	a201      	add	r2, pc, #4	@ (adr r2, 8000578 <fsm_traffic_run+0x64>)
 8000572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000576:	bf00      	nop
 8000578:	08000589 	.word	0x08000589
 800057c:	080005cd 	.word	0x080005cd
 8000580:	08000619 	.word	0x08000619
 8000584:	0800065d 	.word	0x0800065d
		{
		case RED1_GREEN2_AUTO:
			setLEDs(LED_RED_1_Pin, LED_GREEN_2_Pin, -1, -1, -1, -1);
 8000588:	f04f 33ff 	mov.w	r3, #4294967295
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	f04f 33ff 	mov.w	r3, #4294967295
 8000592:	9300      	str	r3, [sp, #0]
 8000594:	f04f 33ff 	mov.w	r3, #4294967295
 8000598:	f04f 32ff 	mov.w	r2, #4294967295
 800059c:	2140      	movs	r1, #64	@ 0x40
 800059e:	2002      	movs	r0, #2
 80005a0:	f000 fc90 	bl	8000ec4 <setLEDs>
			if (timer2_flag) {
 80005a4:	4b6c      	ldr	r3, [pc, #432]	@ (8000758 <fsm_traffic_run+0x244>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d07d      	beq.n	80006a8 <fsm_traffic_run+0x194>
				timer2_flag = 0;
 80005ac:	4b6a      	ldr	r3, [pc, #424]	@ (8000758 <fsm_traffic_run+0x244>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
				setTimer2(duration_buffer_2[1]);
 80005b2:	4b64      	ldr	r3, [pc, #400]	@ (8000744 <fsm_traffic_run+0x230>)
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fec6 	bl	8001348 <setTimer2>

//				countDownDur1 = duration_buffer_1[0];
				countDownDur2 = duration_buffer_2[1];
 80005bc:	4b61      	ldr	r3, [pc, #388]	@ (8000744 <fsm_traffic_run+0x230>)
 80005be:	685b      	ldr	r3, [r3, #4]
 80005c0:	4a63      	ldr	r2, [pc, #396]	@ (8000750 <fsm_traffic_run+0x23c>)
 80005c2:	6013      	str	r3, [r2, #0]

				trafficState = RED1_YELLOW2_AUTO;
 80005c4:	4b63      	ldr	r3, [pc, #396]	@ (8000754 <fsm_traffic_run+0x240>)
 80005c6:	220c      	movs	r2, #12
 80005c8:	601a      	str	r2, [r3, #0]
			}
			break;
 80005ca:	e06d      	b.n	80006a8 <fsm_traffic_run+0x194>

		case RED1_YELLOW2_AUTO:
			setLEDs(LED_RED_1_Pin, LED_YELLOW_2_Pin, -1, -1, -1, -1);
 80005cc:	f04f 33ff 	mov.w	r3, #4294967295
 80005d0:	9301      	str	r3, [sp, #4]
 80005d2:	f04f 33ff 	mov.w	r3, #4294967295
 80005d6:	9300      	str	r3, [sp, #0]
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	f04f 32ff 	mov.w	r2, #4294967295
 80005e0:	2120      	movs	r1, #32
 80005e2:	2002      	movs	r0, #2
 80005e4:	f000 fc6e 	bl	8000ec4 <setLEDs>
			if (timer2_flag) {
 80005e8:	4b5b      	ldr	r3, [pc, #364]	@ (8000758 <fsm_traffic_run+0x244>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d05d      	beq.n	80006ac <fsm_traffic_run+0x198>
				timer2_flag = 0;
 80005f0:	4b59      	ldr	r3, [pc, #356]	@ (8000758 <fsm_traffic_run+0x244>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
				setTimer2(duration_buffer_1[2]);
 80005f6:	4b54      	ldr	r3, [pc, #336]	@ (8000748 <fsm_traffic_run+0x234>)
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	4618      	mov	r0, r3
 80005fc:	f000 fea4 	bl	8001348 <setTimer2>

				countDownDur1 = duration_buffer_1[2];
 8000600:	4b51      	ldr	r3, [pc, #324]	@ (8000748 <fsm_traffic_run+0x234>)
 8000602:	689b      	ldr	r3, [r3, #8]
 8000604:	4a51      	ldr	r2, [pc, #324]	@ (800074c <fsm_traffic_run+0x238>)
 8000606:	6013      	str	r3, [r2, #0]
				countDownDur2 = duration_buffer_2[0];
 8000608:	4b4e      	ldr	r3, [pc, #312]	@ (8000744 <fsm_traffic_run+0x230>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a50      	ldr	r2, [pc, #320]	@ (8000750 <fsm_traffic_run+0x23c>)
 800060e:	6013      	str	r3, [r2, #0]

				trafficState = GREEN1_RED2_AUTO;
 8000610:	4b50      	ldr	r3, [pc, #320]	@ (8000754 <fsm_traffic_run+0x240>)
 8000612:	220d      	movs	r2, #13
 8000614:	601a      	str	r2, [r3, #0]
			}
			break;
 8000616:	e049      	b.n	80006ac <fsm_traffic_run+0x198>

		case GREEN1_RED2_AUTO:
			setLEDs(LED_GREEN_1_Pin, LED_RED_2_Pin, -1, -1, -1, -1);
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	f04f 33ff 	mov.w	r3, #4294967295
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	f04f 33ff 	mov.w	r3, #4294967295
 8000628:	f04f 32ff 	mov.w	r2, #4294967295
 800062c:	2110      	movs	r1, #16
 800062e:	2008      	movs	r0, #8
 8000630:	f000 fc48 	bl	8000ec4 <setLEDs>
			if (timer2_flag) {
 8000634:	4b48      	ldr	r3, [pc, #288]	@ (8000758 <fsm_traffic_run+0x244>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d039      	beq.n	80006b0 <fsm_traffic_run+0x19c>
				timer2_flag = 0;
 800063c:	4b46      	ldr	r3, [pc, #280]	@ (8000758 <fsm_traffic_run+0x244>)
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
				setTimer2(duration_buffer_1[1]);
 8000642:	4b41      	ldr	r3, [pc, #260]	@ (8000748 <fsm_traffic_run+0x234>)
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	4618      	mov	r0, r3
 8000648:	f000 fe7e 	bl	8001348 <setTimer2>

				countDownDur1 = duration_buffer_1[1];
 800064c:	4b3e      	ldr	r3, [pc, #248]	@ (8000748 <fsm_traffic_run+0x234>)
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	4a3e      	ldr	r2, [pc, #248]	@ (800074c <fsm_traffic_run+0x238>)
 8000652:	6013      	str	r3, [r2, #0]
//				countDownDur2 = duration_buffer_2[2];

				trafficState = YELLOW1_RED2_AUTO;
 8000654:	4b3f      	ldr	r3, [pc, #252]	@ (8000754 <fsm_traffic_run+0x240>)
 8000656:	220e      	movs	r2, #14
 8000658:	601a      	str	r2, [r3, #0]
			}
			break;
 800065a:	e029      	b.n	80006b0 <fsm_traffic_run+0x19c>

		case YELLOW1_RED2_AUTO:
			setLEDs(LED_YELLOW_1_Pin, LED_RED_2_Pin, -1, -1, -1, -1);
 800065c:	f04f 33ff 	mov.w	r3, #4294967295
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	f04f 33ff 	mov.w	r3, #4294967295
 8000666:	9300      	str	r3, [sp, #0]
 8000668:	f04f 33ff 	mov.w	r3, #4294967295
 800066c:	f04f 32ff 	mov.w	r2, #4294967295
 8000670:	2110      	movs	r1, #16
 8000672:	2004      	movs	r0, #4
 8000674:	f000 fc26 	bl	8000ec4 <setLEDs>
			if (timer2_flag) {
 8000678:	4b37      	ldr	r3, [pc, #220]	@ (8000758 <fsm_traffic_run+0x244>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d019      	beq.n	80006b4 <fsm_traffic_run+0x1a0>
				timer2_flag = 0;
 8000680:	4b35      	ldr	r3, [pc, #212]	@ (8000758 <fsm_traffic_run+0x244>)
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
				setTimer2(duration_buffer_2[2]);
 8000686:	4b2f      	ldr	r3, [pc, #188]	@ (8000744 <fsm_traffic_run+0x230>)
 8000688:	689b      	ldr	r3, [r3, #8]
 800068a:	4618      	mov	r0, r3
 800068c:	f000 fe5c 	bl	8001348 <setTimer2>

				countDownDur1 = duration_buffer_1[0];
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <fsm_traffic_run+0x234>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a2d      	ldr	r2, [pc, #180]	@ (800074c <fsm_traffic_run+0x238>)
 8000696:	6013      	str	r3, [r2, #0]
				countDownDur2 = duration_buffer_2[2];
 8000698:	4b2a      	ldr	r3, [pc, #168]	@ (8000744 <fsm_traffic_run+0x230>)
 800069a:	689b      	ldr	r3, [r3, #8]
 800069c:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <fsm_traffic_run+0x23c>)
 800069e:	6013      	str	r3, [r2, #0]

				trafficState = RED1_GREEN2_AUTO;
 80006a0:	4b2c      	ldr	r3, [pc, #176]	@ (8000754 <fsm_traffic_run+0x240>)
 80006a2:	220b      	movs	r2, #11
 80006a4:	601a      	str	r2, [r3, #0]
			}
			break;
 80006a6:	e005      	b.n	80006b4 <fsm_traffic_run+0x1a0>
			break;
 80006a8:	bf00      	nop
 80006aa:	e03d      	b.n	8000728 <fsm_traffic_run+0x214>
			break;
 80006ac:	bf00      	nop
 80006ae:	e03b      	b.n	8000728 <fsm_traffic_run+0x214>
			break;
 80006b0:	bf00      	nop
 80006b2:	e039      	b.n	8000728 <fsm_traffic_run+0x214>
			break;
 80006b4:	bf00      	nop
		}
		break;
 80006b6:	e037      	b.n	8000728 <fsm_traffic_run+0x214>

	// ---------------- SET MODES ----------------
	case SET_RED:
		clearTrafficLEDs();
 80006b8:	f000 fc58 	bl	8000f6c <clearTrafficLEDs>

		if(timer0_flag == 1) {
 80006bc:	4b27      	ldr	r3, [pc, #156]	@ (800075c <fsm_traffic_run+0x248>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d133      	bne.n	800072c <fsm_traffic_run+0x218>
			setTimer0(250);
 80006c4:	20fa      	movs	r0, #250	@ 0xfa
 80006c6:	f000 fe07 	bl	80012d8 <setTimer0>

			HAL_GPIO_TogglePin(GPIOB, LED_RED_1_Pin);
 80006ca:	2102      	movs	r1, #2
 80006cc:	4824      	ldr	r0, [pc, #144]	@ (8000760 <fsm_traffic_run+0x24c>)
 80006ce:	f001 fade 	bl	8001c8e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, LED_RED_2_Pin);
 80006d2:	2110      	movs	r1, #16
 80006d4:	4822      	ldr	r0, [pc, #136]	@ (8000760 <fsm_traffic_run+0x24c>)
 80006d6:	f001 fada 	bl	8001c8e <HAL_GPIO_TogglePin>
		}

		break;
 80006da:	e027      	b.n	800072c <fsm_traffic_run+0x218>

	case SET_YELLOW:
		clearTrafficLEDs();
 80006dc:	f000 fc46 	bl	8000f6c <clearTrafficLEDs>

		if(timer0_flag == 1) {
 80006e0:	4b1e      	ldr	r3, [pc, #120]	@ (800075c <fsm_traffic_run+0x248>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	2b01      	cmp	r3, #1
 80006e6:	d123      	bne.n	8000730 <fsm_traffic_run+0x21c>
			setTimer0(250);
 80006e8:	20fa      	movs	r0, #250	@ 0xfa
 80006ea:	f000 fdf5 	bl	80012d8 <setTimer0>

			HAL_GPIO_TogglePin(GPIOB, LED_YELLOW_1_Pin);
 80006ee:	2104      	movs	r1, #4
 80006f0:	481b      	ldr	r0, [pc, #108]	@ (8000760 <fsm_traffic_run+0x24c>)
 80006f2:	f001 facc 	bl	8001c8e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, LED_YELLOW_2_Pin);
 80006f6:	2120      	movs	r1, #32
 80006f8:	4819      	ldr	r0, [pc, #100]	@ (8000760 <fsm_traffic_run+0x24c>)
 80006fa:	f001 fac8 	bl	8001c8e <HAL_GPIO_TogglePin>
		}

		break;
 80006fe:	e017      	b.n	8000730 <fsm_traffic_run+0x21c>

	case SET_GREEN:
		clearTrafficLEDs();
 8000700:	f000 fc34 	bl	8000f6c <clearTrafficLEDs>

		if(timer0_flag == 1) {
 8000704:	4b15      	ldr	r3, [pc, #84]	@ (800075c <fsm_traffic_run+0x248>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b01      	cmp	r3, #1
 800070a:	d113      	bne.n	8000734 <fsm_traffic_run+0x220>
			setTimer0(250);
 800070c:	20fa      	movs	r0, #250	@ 0xfa
 800070e:	f000 fde3 	bl	80012d8 <setTimer0>

			HAL_GPIO_TogglePin(GPIOB, LED_GREEN_1_Pin);
 8000712:	2108      	movs	r1, #8
 8000714:	4812      	ldr	r0, [pc, #72]	@ (8000760 <fsm_traffic_run+0x24c>)
 8000716:	f001 faba 	bl	8001c8e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, LED_GREEN_2_Pin);
 800071a:	2140      	movs	r1, #64	@ 0x40
 800071c:	4810      	ldr	r0, [pc, #64]	@ (8000760 <fsm_traffic_run+0x24c>)
 800071e:	f001 fab6 	bl	8001c8e <HAL_GPIO_TogglePin>
		}

		break;
 8000722:	e007      	b.n	8000734 <fsm_traffic_run+0x220>

	default:
		break;
 8000724:	bf00      	nop
 8000726:	e006      	b.n	8000736 <fsm_traffic_run+0x222>
		break;
 8000728:	bf00      	nop
 800072a:	e004      	b.n	8000736 <fsm_traffic_run+0x222>
		break;
 800072c:	bf00      	nop
 800072e:	e002      	b.n	8000736 <fsm_traffic_run+0x222>
		break;
 8000730:	bf00      	nop
 8000732:	e000      	b.n	8000736 <fsm_traffic_run+0x222>
		break;
 8000734:	bf00      	nop
	}
}
 8000736:	bf00      	nop
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	200000f4 	.word	0x200000f4
 8000740:	20000000 	.word	0x20000000
 8000744:	20000020 	.word	0x20000020
 8000748:	20000014 	.word	0x20000014
 800074c:	200000fc 	.word	0x200000fc
 8000750:	20000100 	.word	0x20000100
 8000754:	200000f8 	.word	0x200000f8
 8000758:	20000184 	.word	0x20000184
 800075c:	2000017c 	.word	0x2000017c
 8000760:	40010c00 	.word	0x40010c00

08000764 <fsm_for_input_processing>:


enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND} ;
enum ButtonState buttonState[N0_OF_BUTTONS] = {BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED};

void fsm_for_input_processing(void) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
	for(int button_index = 0; button_index < N0_OF_BUTTONS; button_index++) {
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	e131      	b.n	80009d4 <fsm_for_input_processing+0x270>
		switch(buttonState[button_index])
 8000770:	4a9d      	ldr	r2, [pc, #628]	@ (80009e8 <fsm_for_input_processing+0x284>)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	4413      	add	r3, r2
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b02      	cmp	r3, #2
 800077a:	f000 80c1 	beq.w	8000900 <fsm_for_input_processing+0x19c>
 800077e:	2b02      	cmp	r3, #2
 8000780:	f300 8125 	bgt.w	80009ce <fsm_for_input_processing+0x26a>
 8000784:	2b00      	cmp	r3, #0
 8000786:	d003      	beq.n	8000790 <fsm_for_input_processing+0x2c>
 8000788:	2b01      	cmp	r3, #1
 800078a:	f000 809d 	beq.w	80008c8 <fsm_for_input_processing+0x164>
 800078e:	e11e      	b.n	80009ce <fsm_for_input_processing+0x26a>
		{
		case BUTTON_RELEASED:
			if(is_button_pressed(button_index)) {
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	4618      	mov	r0, r3
 8000796:	f000 fa05 	bl	8000ba4 <is_button_pressed>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	f000 8111 	beq.w	80009c4 <fsm_for_input_processing+0x260>
				buttonState[button_index] = BUTTON_PRESSED;
 80007a2:	4a91      	ldr	r2, [pc, #580]	@ (80009e8 <fsm_for_input_processing+0x284>)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4413      	add	r3, r2
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]

				if(button_index == 0) {
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d108      	bne.n	80007c4 <fsm_for_input_processing+0x60>
					systemMode++;
 80007b2:	4b8e      	ldr	r3, [pc, #568]	@ (80009ec <fsm_for_input_processing+0x288>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	3301      	adds	r3, #1
 80007b8:	4a8c      	ldr	r2, [pc, #560]	@ (80009ec <fsm_for_input_processing+0x288>)
 80007ba:	6013      	str	r3, [r2, #0]
					is_first_time = 1;
 80007bc:	4b8c      	ldr	r3, [pc, #560]	@ (80009f0 <fsm_for_input_processing+0x28c>)
 80007be:	2201      	movs	r2, #1
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	e072      	b.n	80008aa <fsm_for_input_processing+0x146>
				}

				else if(button_index == 1 && systemMode != INIT) {
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d12c      	bne.n	8000824 <fsm_for_input_processing+0xc0>
 80007ca:	4b88      	ldr	r3, [pc, #544]	@ (80009ec <fsm_for_input_processing+0x288>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	d028      	beq.n	8000824 <fsm_for_input_processing+0xc0>
					if(is_first_time) {
 80007d2:	4b87      	ldr	r3, [pc, #540]	@ (80009f0 <fsm_for_input_processing+0x28c>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d004      	beq.n	80007e4 <fsm_for_input_processing+0x80>
						is_first_time = 0;
 80007da:	4b85      	ldr	r3, [pc, #532]	@ (80009f0 <fsm_for_input_processing+0x28c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
						main2temp();
 80007e0:	f000 f92e 	bl	8000a40 <main2temp>
					}

					duration_buffer_temp[systemMode - 2] += 1000;
 80007e4:	4b81      	ldr	r3, [pc, #516]	@ (80009ec <fsm_for_input_processing+0x288>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	3b02      	subs	r3, #2
 80007ea:	4a82      	ldr	r2, [pc, #520]	@ (80009f4 <fsm_for_input_processing+0x290>)
 80007ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007f0:	4b7e      	ldr	r3, [pc, #504]	@ (80009ec <fsm_for_input_processing+0x288>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	3b02      	subs	r3, #2
 80007f6:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
 80007fa:	497e      	ldr	r1, [pc, #504]	@ (80009f4 <fsm_for_input_processing+0x290>)
 80007fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					if (duration_buffer_temp[systemMode - 2] > 99000) {
 8000800:	4b7a      	ldr	r3, [pc, #488]	@ (80009ec <fsm_for_input_processing+0x288>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	3b02      	subs	r3, #2
 8000806:	4a7b      	ldr	r2, [pc, #492]	@ (80009f4 <fsm_for_input_processing+0x290>)
 8000808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800080c:	4a7a      	ldr	r2, [pc, #488]	@ (80009f8 <fsm_for_input_processing+0x294>)
 800080e:	4293      	cmp	r3, r2
 8000810:	dd4b      	ble.n	80008aa <fsm_for_input_processing+0x146>
						duration_buffer_temp[systemMode - 2] = 1000;
 8000812:	4b76      	ldr	r3, [pc, #472]	@ (80009ec <fsm_for_input_processing+0x288>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	3b02      	subs	r3, #2
 8000818:	4a76      	ldr	r2, [pc, #472]	@ (80009f4 <fsm_for_input_processing+0x290>)
 800081a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800081e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					if (duration_buffer_temp[systemMode - 2] > 99000) {
 8000822:	e042      	b.n	80008aa <fsm_for_input_processing+0x146>
					}
				}

				else if(button_index == 2) {
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b02      	cmp	r3, #2
 8000828:	d13f      	bne.n	80008aa <fsm_for_input_processing+0x146>
					temp2main();
 800082a:	f000 f8f3 	bl	8000a14 <temp2main>

					duration_buffer_2[2] = round(duration_buffer_1[0] * 7 / 10);
 800082e:	4b73      	ldr	r3, [pc, #460]	@ (80009fc <fsm_for_input_processing+0x298>)
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	4613      	mov	r3, r2
 8000834:	00db      	lsls	r3, r3, #3
 8000836:	1a9b      	subs	r3, r3, r2
 8000838:	4a71      	ldr	r2, [pc, #452]	@ (8000a00 <fsm_for_input_processing+0x29c>)
 800083a:	fb82 1203 	smull	r1, r2, r2, r3
 800083e:	1092      	asrs	r2, r2, #2
 8000840:	17db      	asrs	r3, r3, #31
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fdd3 	bl	80003f0 <__aeabi_i2d>
 800084a:	4602      	mov	r2, r0
 800084c:	460b      	mov	r3, r1
 800084e:	4610      	mov	r0, r2
 8000850:	4619      	mov	r1, r3
 8000852:	f7ff fe37 	bl	80004c4 <__aeabi_d2iz>
 8000856:	4603      	mov	r3, r0
 8000858:	4a6a      	ldr	r2, [pc, #424]	@ (8000a04 <fsm_for_input_processing+0x2a0>)
 800085a:	6093      	str	r3, [r2, #8]
					duration_buffer_2[1] = round(duration_buffer_1[0] * 3 / 10);
 800085c:	4b67      	ldr	r3, [pc, #412]	@ (80009fc <fsm_for_input_processing+0x298>)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	4613      	mov	r3, r2
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	4413      	add	r3, r2
 8000866:	4a66      	ldr	r2, [pc, #408]	@ (8000a00 <fsm_for_input_processing+0x29c>)
 8000868:	fb82 1203 	smull	r1, r2, r2, r3
 800086c:	1092      	asrs	r2, r2, #2
 800086e:	17db      	asrs	r3, r3, #31
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff fdbc 	bl	80003f0 <__aeabi_i2d>
 8000878:	4602      	mov	r2, r0
 800087a:	460b      	mov	r3, r1
 800087c:	4610      	mov	r0, r2
 800087e:	4619      	mov	r1, r3
 8000880:	f7ff fe20 	bl	80004c4 <__aeabi_d2iz>
 8000884:	4603      	mov	r3, r0
 8000886:	4a5f      	ldr	r2, [pc, #380]	@ (8000a04 <fsm_for_input_processing+0x2a0>)
 8000888:	6053      	str	r3, [r2, #4]
					duration_buffer_2[0] = duration_buffer_1[1] + duration_buffer_1[2];
 800088a:	4b5c      	ldr	r3, [pc, #368]	@ (80009fc <fsm_for_input_processing+0x298>)
 800088c:	685a      	ldr	r2, [r3, #4]
 800088e:	4b5b      	ldr	r3, [pc, #364]	@ (80009fc <fsm_for_input_processing+0x298>)
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	4413      	add	r3, r2
 8000894:	4a5b      	ldr	r2, [pc, #364]	@ (8000a04 <fsm_for_input_processing+0x2a0>)
 8000896:	6013      	str	r3, [r2, #0]

					systemMode = INIT;
 8000898:	4b54      	ldr	r3, [pc, #336]	@ (80009ec <fsm_for_input_processing+0x288>)
 800089a:	2201      	movs	r2, #1
 800089c:	601a      	str	r2, [r3, #0]
					trafficState = RED1_GREEN2_AUTO;
 800089e:	4b5a      	ldr	r3, [pc, #360]	@ (8000a08 <fsm_for_input_processing+0x2a4>)
 80008a0:	220b      	movs	r2, #11
 80008a2:	601a      	str	r2, [r3, #0]
					start_new_loop = 1;
 80008a4:	4b59      	ldr	r3, [pc, #356]	@ (8000a0c <fsm_for_input_processing+0x2a8>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	601a      	str	r2, [r3, #0]
				}

				if (systemMode > SET_GREEN ) {
 80008aa:	4b50      	ldr	r3, [pc, #320]	@ (80009ec <fsm_for_input_processing+0x288>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	2b04      	cmp	r3, #4
 80008b0:	f340 8088 	ble.w	80009c4 <fsm_for_input_processing+0x260>
					systemMode = INIT;
 80008b4:	4b4d      	ldr	r3, [pc, #308]	@ (80009ec <fsm_for_input_processing+0x288>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	601a      	str	r2, [r3, #0]
					trafficState = RED1_GREEN2_AUTO;
 80008ba:	4b53      	ldr	r3, [pc, #332]	@ (8000a08 <fsm_for_input_processing+0x2a4>)
 80008bc:	220b      	movs	r2, #11
 80008be:	601a      	str	r2, [r3, #0]
					start_new_loop = 1;
 80008c0:	4b52      	ldr	r3, [pc, #328]	@ (8000a0c <fsm_for_input_processing+0x2a8>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	601a      	str	r2, [r3, #0]
				}
			}
			break;
 80008c6:	e07d      	b.n	80009c4 <fsm_for_input_processing+0x260>

		case BUTTON_PRESSED:
			if(!is_button_pressed(button_index)) {
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 f969 	bl	8000ba4 <is_button_pressed>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d105      	bne.n	80008e4 <fsm_for_input_processing+0x180>
				buttonState[button_index] = BUTTON_RELEASED;
 80008d8:	4a43      	ldr	r2, [pc, #268]	@ (80009e8 <fsm_for_input_processing+0x284>)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4413      	add	r3, r2
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
			else {
				if(is_button_pressed_1s(button_index)) {
					buttonState[button_index] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
				}
			}
			break;
 80008e2:	e071      	b.n	80009c8 <fsm_for_input_processing+0x264>
				if(is_button_pressed_1s(button_index)) {
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	4618      	mov	r0, r3
 80008ea:	f000 f975 	bl	8000bd8 <is_button_pressed_1s>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d069      	beq.n	80009c8 <fsm_for_input_processing+0x264>
					buttonState[button_index] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80008f4:	4a3c      	ldr	r2, [pc, #240]	@ (80009e8 <fsm_for_input_processing+0x284>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4413      	add	r3, r2
 80008fa:	2202      	movs	r2, #2
 80008fc:	701a      	strb	r2, [r3, #0]
			break;
 80008fe:	e063      	b.n	80009c8 <fsm_for_input_processing+0x264>

		case BUTTON_PRESSED_MORE_THAN_1_SECOND:
			if(!is_button_pressed(button_index)) {
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	b2db      	uxtb	r3, r3
 8000904:	4618      	mov	r0, r3
 8000906:	f000 f94d 	bl	8000ba4 <is_button_pressed>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d105      	bne.n	800091c <fsm_for_input_processing+0x1b8>
				buttonState[button_index] = BUTTON_RELEASED;
 8000910:	4a35      	ldr	r2, [pc, #212]	@ (80009e8 <fsm_for_input_processing+0x284>)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4413      	add	r3, r2
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
					trafficState = RED1_GREEN2_AUTO;
					start_new_loop = 1;
				}
			}

			break;
 800091a:	e057      	b.n	80009cc <fsm_for_input_processing+0x268>
				if(flagForLongPress[button_index] == 1) {
 800091c:	4a3c      	ldr	r2, [pc, #240]	@ (8000a10 <fsm_for_input_processing+0x2ac>)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4413      	add	r3, r2
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	2b01      	cmp	r3, #1
 8000926:	d13f      	bne.n	80009a8 <fsm_for_input_processing+0x244>
					if(button_index == 0) {
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d108      	bne.n	8000940 <fsm_for_input_processing+0x1dc>
						systemMode++;
 800092e:	4b2f      	ldr	r3, [pc, #188]	@ (80009ec <fsm_for_input_processing+0x288>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3301      	adds	r3, #1
 8000934:	4a2d      	ldr	r2, [pc, #180]	@ (80009ec <fsm_for_input_processing+0x288>)
 8000936:	6013      	str	r3, [r2, #0]
						is_first_time = 1;
 8000938:	4b2d      	ldr	r3, [pc, #180]	@ (80009f0 <fsm_for_input_processing+0x28c>)
 800093a:	2201      	movs	r2, #1
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	e02e      	b.n	800099e <fsm_for_input_processing+0x23a>
					else if(button_index == 1 && systemMode != INIT) {
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2b01      	cmp	r3, #1
 8000944:	d12b      	bne.n	800099e <fsm_for_input_processing+0x23a>
 8000946:	4b29      	ldr	r3, [pc, #164]	@ (80009ec <fsm_for_input_processing+0x288>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b01      	cmp	r3, #1
 800094c:	d027      	beq.n	800099e <fsm_for_input_processing+0x23a>
						if(is_first_time) {
 800094e:	4b28      	ldr	r3, [pc, #160]	@ (80009f0 <fsm_for_input_processing+0x28c>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d004      	beq.n	8000960 <fsm_for_input_processing+0x1fc>
							is_first_time = 0;
 8000956:	4b26      	ldr	r3, [pc, #152]	@ (80009f0 <fsm_for_input_processing+0x28c>)
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
							main2temp();
 800095c:	f000 f870 	bl	8000a40 <main2temp>
						duration_buffer_temp[systemMode - 2] += 1000;
 8000960:	4b22      	ldr	r3, [pc, #136]	@ (80009ec <fsm_for_input_processing+0x288>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	3b02      	subs	r3, #2
 8000966:	4a23      	ldr	r2, [pc, #140]	@ (80009f4 <fsm_for_input_processing+0x290>)
 8000968:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800096c:	4b1f      	ldr	r3, [pc, #124]	@ (80009ec <fsm_for_input_processing+0x288>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	3b02      	subs	r3, #2
 8000972:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
 8000976:	491f      	ldr	r1, [pc, #124]	@ (80009f4 <fsm_for_input_processing+0x290>)
 8000978:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if (duration_buffer_temp[systemMode - 2] > 99000) {
 800097c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ec <fsm_for_input_processing+0x288>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3b02      	subs	r3, #2
 8000982:	4a1c      	ldr	r2, [pc, #112]	@ (80009f4 <fsm_for_input_processing+0x290>)
 8000984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000988:	4a1b      	ldr	r2, [pc, #108]	@ (80009f8 <fsm_for_input_processing+0x294>)
 800098a:	4293      	cmp	r3, r2
 800098c:	dd07      	ble.n	800099e <fsm_for_input_processing+0x23a>
							duration_buffer_temp[systemMode - 2] = 1000;
 800098e:	4b17      	ldr	r3, [pc, #92]	@ (80009ec <fsm_for_input_processing+0x288>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	3b02      	subs	r3, #2
 8000994:	4a17      	ldr	r2, [pc, #92]	@ (80009f4 <fsm_for_input_processing+0x290>)
 8000996:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800099a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					flagForLongPress[button_index] = 0;
 800099e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a10 <fsm_for_input_processing+0x2ac>)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4413      	add	r3, r2
 80009a4:	2200      	movs	r2, #0
 80009a6:	701a      	strb	r2, [r3, #0]
				if (systemMode > SET_GREEN ) {
 80009a8:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <fsm_for_input_processing+0x288>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b04      	cmp	r3, #4
 80009ae:	dd0d      	ble.n	80009cc <fsm_for_input_processing+0x268>
					systemMode = INIT;
 80009b0:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <fsm_for_input_processing+0x288>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	601a      	str	r2, [r3, #0]
					trafficState = RED1_GREEN2_AUTO;
 80009b6:	4b14      	ldr	r3, [pc, #80]	@ (8000a08 <fsm_for_input_processing+0x2a4>)
 80009b8:	220b      	movs	r2, #11
 80009ba:	601a      	str	r2, [r3, #0]
					start_new_loop = 1;
 80009bc:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <fsm_for_input_processing+0x2a8>)
 80009be:	2201      	movs	r2, #1
 80009c0:	601a      	str	r2, [r3, #0]
			break;
 80009c2:	e003      	b.n	80009cc <fsm_for_input_processing+0x268>
			break;
 80009c4:	bf00      	nop
 80009c6:	e002      	b.n	80009ce <fsm_for_input_processing+0x26a>
			break;
 80009c8:	bf00      	nop
 80009ca:	e000      	b.n	80009ce <fsm_for_input_processing+0x26a>
			break;
 80009cc:	bf00      	nop
	for(int button_index = 0; button_index < N0_OF_BUTTONS; button_index++) {
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	3301      	adds	r3, #1
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2b02      	cmp	r3, #2
 80009d8:	f77f aeca 	ble.w	8000770 <fsm_for_input_processing+0xc>
		}
	}
}
 80009dc:	bf00      	nop
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000104 	.word	0x20000104
 80009ec:	200000f4 	.word	0x200000f4
 80009f0:	20000004 	.word	0x20000004
 80009f4:	20000008 	.word	0x20000008
 80009f8:	000182b8 	.word	0x000182b8
 80009fc:	20000014 	.word	0x20000014
 8000a00:	66666667 	.word	0x66666667
 8000a04:	20000020 	.word	0x20000020
 8000a08:	200000f8 	.word	0x200000f8
 8000a0c:	20000000 	.word	0x20000000
 8000a10:	2000011c 	.word	0x2000011c

08000a14 <temp2main>:

void temp2main()
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
	duration_buffer_1[0] = duration_buffer_temp[0];
 8000a18:	4b07      	ldr	r3, [pc, #28]	@ (8000a38 <temp2main+0x24>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a07      	ldr	r2, [pc, #28]	@ (8000a3c <temp2main+0x28>)
 8000a1e:	6013      	str	r3, [r2, #0]
	duration_buffer_1[1] = duration_buffer_temp[1];
 8000a20:	4b05      	ldr	r3, [pc, #20]	@ (8000a38 <temp2main+0x24>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	4a05      	ldr	r2, [pc, #20]	@ (8000a3c <temp2main+0x28>)
 8000a26:	6053      	str	r3, [r2, #4]
	duration_buffer_1[2] = duration_buffer_temp[2];
 8000a28:	4b03      	ldr	r3, [pc, #12]	@ (8000a38 <temp2main+0x24>)
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	4a03      	ldr	r2, [pc, #12]	@ (8000a3c <temp2main+0x28>)
 8000a2e:	6093      	str	r3, [r2, #8]
}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bc80      	pop	{r7}
 8000a36:	4770      	bx	lr
 8000a38:	20000008 	.word	0x20000008
 8000a3c:	20000014 	.word	0x20000014

08000a40 <main2temp>:

void main2temp()
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	duration_buffer_temp[0] = duration_buffer_1[0];
 8000a44:	4b07      	ldr	r3, [pc, #28]	@ (8000a64 <main2temp+0x24>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a07      	ldr	r2, [pc, #28]	@ (8000a68 <main2temp+0x28>)
 8000a4a:	6013      	str	r3, [r2, #0]
	duration_buffer_temp[1] = duration_buffer_1[1];
 8000a4c:	4b05      	ldr	r3, [pc, #20]	@ (8000a64 <main2temp+0x24>)
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	4a05      	ldr	r2, [pc, #20]	@ (8000a68 <main2temp+0x28>)
 8000a52:	6053      	str	r3, [r2, #4]
	duration_buffer_temp[2] = duration_buffer_1[2];
 8000a54:	4b03      	ldr	r3, [pc, #12]	@ (8000a64 <main2temp+0x24>)
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	4a03      	ldr	r2, [pc, #12]	@ (8000a68 <main2temp+0x28>)
 8000a5a:	6093      	str	r3, [r2, #8]
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr
 8000a64:	20000014 	.word	0x20000014
 8000a68:	20000008 	.word	0x20000008

08000a6c <button_reading>:

int BUTTON_Pins[N0_OF_BUTTONS] = {
		BUTTON_1_Pin, BUTTON_2_Pin, BUTTON_3_Pin
};

void button_reading(void) {
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
//	for(char i = 0; i < N0_OF_BUTTONS; i++) {
	for(int i = 0; i < N0_OF_BUTTONS; i++) {
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	e07b      	b.n	8000b70 <button_reading+0x104>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000a78:	4a41      	ldr	r2, [pc, #260]	@ (8000b80 <button_reading+0x114>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	7819      	ldrb	r1, [r3, #0]
 8000a80:	4a40      	ldr	r2, [pc, #256]	@ (8000b84 <button_reading+0x118>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4413      	add	r3, r2
 8000a86:	460a      	mov	r2, r1
 8000a88:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOA, BUTTON_Pins[i]);
 8000a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8000b88 <button_reading+0x11c>)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	4619      	mov	r1, r3
 8000a96:	483d      	ldr	r0, [pc, #244]	@ (8000b8c <button_reading+0x120>)
 8000a98:	f001 f8ca 	bl	8001c30 <HAL_GPIO_ReadPin>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4a37      	ldr	r2, [pc, #220]	@ (8000b80 <button_reading+0x114>)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	460a      	mov	r2, r1
 8000aa8:	701a      	strb	r2, [r3, #0]

		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000aaa:	4a35      	ldr	r2, [pc, #212]	@ (8000b80 <button_reading+0x114>)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4413      	add	r3, r2
 8000ab0:	781a      	ldrb	r2, [r3, #0]
 8000ab2:	4934      	ldr	r1, [pc, #208]	@ (8000b84 <button_reading+0x118>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	440b      	add	r3, r1
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d108      	bne.n	8000ad0 <button_reading+0x64>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000abe:	4a30      	ldr	r2, [pc, #192]	@ (8000b80 <button_reading+0x114>)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	7819      	ldrb	r1, [r3, #0]
 8000ac6:	4a32      	ldr	r2, [pc, #200]	@ (8000b90 <button_reading+0x124>)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4413      	add	r3, r2
 8000acc:	460a      	mov	r2, r1
 8000ace:	701a      	strb	r2, [r3, #0]
		}

		if(buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000ad0:	4a2f      	ldr	r2, [pc, #188]	@ (8000b90 <button_reading+0x124>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d132      	bne.n	8000b42 <button_reading+0xd6>
			// If a button is pressed, we start counting

			if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8000adc:	4a2d      	ldr	r2, [pc, #180]	@ (8000b94 <button_reading+0x128>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ae4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ae8:	d20a      	bcs.n	8000b00 <button_reading+0x94>
				counterForButtonPress1s[i] += TIMER_CYCLE;
 8000aea:	4a2a      	ldr	r2, [pc, #168]	@ (8000b94 <button_reading+0x128>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000af2:	330a      	adds	r3, #10
 8000af4:	b299      	uxth	r1, r3
 8000af6:	4a27      	ldr	r2, [pc, #156]	@ (8000b94 <button_reading+0x128>)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000afe:	e034      	b.n	8000b6a <button_reading+0xfe>
			}
			else {
				// The flag is turned on when 1 second has passed since the button is pressed.

				flagForButtonPress1s[i] = 1;
 8000b00:	4a25      	ldr	r2, [pc, #148]	@ (8000b98 <button_reading+0x12c>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
				counterAfterLongPress[i] += TIMER_CYCLE;
 8000b0a:	4a24      	ldr	r2, [pc, #144]	@ (8000b9c <button_reading+0x130>)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b12:	330a      	adds	r3, #10
 8000b14:	b299      	uxth	r1, r3
 8000b16:	4a21      	ldr	r2, [pc, #132]	@ (8000b9c <button_reading+0x130>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

				if (counterAfterLongPress[i] >= 500) {
 8000b1e:	4a1f      	ldr	r2, [pc, #124]	@ (8000b9c <button_reading+0x130>)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b26:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b2a:	d31e      	bcc.n	8000b6a <button_reading+0xfe>
					counterAfterLongPress[i] = 0;
 8000b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000b9c <button_reading+0x130>)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2100      	movs	r1, #0
 8000b32:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flagForLongPress[i] = 1;
 8000b36:	4a1a      	ldr	r2, [pc, #104]	@ (8000ba0 <button_reading+0x134>)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
 8000b40:	e013      	b.n	8000b6a <button_reading+0xfe>
				}
			}
		}
		else {
			flagForButtonPress1s[i] = 0;
 8000b42:	4a15      	ldr	r2, [pc, #84]	@ (8000b98 <button_reading+0x12c>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4413      	add	r3, r2
 8000b48:	2200      	movs	r2, #0
 8000b4a:	701a      	strb	r2, [r3, #0]
			counterForButtonPress1s[i] = 0;
 8000b4c:	4a11      	ldr	r2, [pc, #68]	@ (8000b94 <button_reading+0x128>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2100      	movs	r1, #0
 8000b52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			flagForLongPress[i] = 0;
 8000b56:	4a12      	ldr	r2, [pc, #72]	@ (8000ba0 <button_reading+0x134>)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	701a      	strb	r2, [r3, #0]
			counterAfterLongPress[i] = 0;
 8000b60:	4a0e      	ldr	r2, [pc, #56]	@ (8000b9c <button_reading+0x130>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2100      	movs	r1, #0
 8000b66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < N0_OF_BUTTONS; i++) {
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	dd80      	ble.n	8000a78 <button_reading+0xc>
		}
	}
}
 8000b76:	bf00      	nop
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000030 	.word	0x20000030
 8000b84:	20000034 	.word	0x20000034
 8000b88:	20000038 	.word	0x20000038
 8000b8c:	40010800 	.word	0x40010800
 8000b90:	2000002c 	.word	0x2000002c
 8000b94:	2000010c 	.word	0x2000010c
 8000b98:	20000108 	.word	0x20000108
 8000b9c:	20000114 	.word	0x20000114
 8000ba0:	2000011c 	.word	0x2000011c

08000ba4 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index) {
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	2b02      	cmp	r3, #2
 8000bb2:	d901      	bls.n	8000bb8 <is_button_pressed+0x14>
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	e007      	b.n	8000bc8 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	4a06      	ldr	r2, [pc, #24]	@ (8000bd4 <is_button_pressed+0x30>)
 8000bbc:	5cd3      	ldrb	r3, [r2, r3]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	bf0c      	ite	eq
 8000bc2:	2301      	moveq	r3, #1
 8000bc4:	2300      	movne	r3, #0
 8000bc6:	b2db      	uxtb	r3, r3
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bc80      	pop	{r7}
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	2000002c 	.word	0x2000002c

08000bd8 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0xff;
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d901      	bls.n	8000bec <is_button_pressed_1s+0x14>
 8000be8:	23ff      	movs	r3, #255	@ 0xff
 8000bea:	e007      	b.n	8000bfc <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	4a06      	ldr	r2, [pc, #24]	@ (8000c08 <is_button_pressed_1s+0x30>)
 8000bf0:	5cd3      	ldrb	r3, [r2, r3]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	bf0c      	ite	eq
 8000bf6:	2301      	moveq	r3, #1
 8000bf8:	2300      	movne	r3, #0
 8000bfa:	b2db      	uxtb	r3, r3
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bc80      	pop	{r7}
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	20000108 	.word	0x20000108

08000c0c <updateModeToBuffer>:
	LED_RED_1_Pin, LED_YELLOW_1_Pin, LED_GREEN_1_Pin,
	LED_RED_2_Pin, LED_YELLOW_2_Pin, LED_GREEN_2_Pin
};

void updateModeToBuffer(int mode)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	led_buffer[2] = mode / 10;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a0d      	ldr	r2, [pc, #52]	@ (8000c4c <updateModeToBuffer+0x40>)
 8000c18:	fb82 1203 	smull	r1, r2, r2, r3
 8000c1c:	1092      	asrs	r2, r2, #2
 8000c1e:	17db      	asrs	r3, r3, #31
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	4a0b      	ldr	r2, [pc, #44]	@ (8000c50 <updateModeToBuffer+0x44>)
 8000c24:	6093      	str	r3, [r2, #8]
	led_buffer[3] = mode % 10;
 8000c26:	6879      	ldr	r1, [r7, #4]
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <updateModeToBuffer+0x40>)
 8000c2a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c2e:	109a      	asrs	r2, r3, #2
 8000c30:	17cb      	asrs	r3, r1, #31
 8000c32:	1ad2      	subs	r2, r2, r3
 8000c34:	4613      	mov	r3, r2
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	4413      	add	r3, r2
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	1aca      	subs	r2, r1, r3
 8000c3e:	4b04      	ldr	r3, [pc, #16]	@ (8000c50 <updateModeToBuffer+0x44>)
 8000c40:	60da      	str	r2, [r3, #12]
}
 8000c42:	bf00      	nop
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	66666667 	.word	0x66666667
 8000c50:	20000124 	.word	0x20000124

08000c54 <updateSetDuration>:

void updateSetDuration(int led_duration)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	led_buffer[0] = led_duration / 10;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000c94 <updateSetDuration+0x40>)
 8000c60:	fb82 1203 	smull	r1, r2, r2, r3
 8000c64:	1092      	asrs	r2, r2, #2
 8000c66:	17db      	asrs	r3, r3, #31
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c98 <updateSetDuration+0x44>)
 8000c6c:	6013      	str	r3, [r2, #0]
	led_buffer[1] = led_duration % 10;
 8000c6e:	6879      	ldr	r1, [r7, #4]
 8000c70:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <updateSetDuration+0x40>)
 8000c72:	fb83 2301 	smull	r2, r3, r3, r1
 8000c76:	109a      	asrs	r2, r3, #2
 8000c78:	17cb      	asrs	r3, r1, #31
 8000c7a:	1ad2      	subs	r2, r2, r3
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4413      	add	r3, r2
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	1aca      	subs	r2, r1, r3
 8000c86:	4b04      	ldr	r3, [pc, #16]	@ (8000c98 <updateSetDuration+0x44>)
 8000c88:	605a      	str	r2, [r3, #4]
}
 8000c8a:	bf00      	nop
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	66666667 	.word	0x66666667
 8000c98:	20000124 	.word	0x20000124

08000c9c <updateDurToBuffer>:

void updateDurToBuffer(int main_dur, int sub_dur)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
	led_buffer[0] = main_dur / 10;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a18      	ldr	r2, [pc, #96]	@ (8000d0c <updateDurToBuffer+0x70>)
 8000caa:	fb82 1203 	smull	r1, r2, r2, r3
 8000cae:	1092      	asrs	r2, r2, #2
 8000cb0:	17db      	asrs	r3, r3, #31
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	4a16      	ldr	r2, [pc, #88]	@ (8000d10 <updateDurToBuffer+0x74>)
 8000cb6:	6013      	str	r3, [r2, #0]
	led_buffer[1] = main_dur % 10;
 8000cb8:	6879      	ldr	r1, [r7, #4]
 8000cba:	4b14      	ldr	r3, [pc, #80]	@ (8000d0c <updateDurToBuffer+0x70>)
 8000cbc:	fb83 2301 	smull	r2, r3, r3, r1
 8000cc0:	109a      	asrs	r2, r3, #2
 8000cc2:	17cb      	asrs	r3, r1, #31
 8000cc4:	1ad2      	subs	r2, r2, r3
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	4413      	add	r3, r2
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	1aca      	subs	r2, r1, r3
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <updateDurToBuffer+0x74>)
 8000cd2:	605a      	str	r2, [r3, #4]
	led_buffer[2] = sub_dur / 10;
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	4a0d      	ldr	r2, [pc, #52]	@ (8000d0c <updateDurToBuffer+0x70>)
 8000cd8:	fb82 1203 	smull	r1, r2, r2, r3
 8000cdc:	1092      	asrs	r2, r2, #2
 8000cde:	17db      	asrs	r3, r3, #31
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	4a0b      	ldr	r2, [pc, #44]	@ (8000d10 <updateDurToBuffer+0x74>)
 8000ce4:	6093      	str	r3, [r2, #8]
	led_buffer[3] = sub_dur % 10;
 8000ce6:	6839      	ldr	r1, [r7, #0]
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <updateDurToBuffer+0x70>)
 8000cea:	fb83 2301 	smull	r2, r3, r3, r1
 8000cee:	109a      	asrs	r2, r3, #2
 8000cf0:	17cb      	asrs	r3, r1, #31
 8000cf2:	1ad2      	subs	r2, r2, r3
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	4413      	add	r3, r2
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	1aca      	subs	r2, r1, r3
 8000cfe:	4b04      	ldr	r3, [pc, #16]	@ (8000d10 <updateDurToBuffer+0x74>)
 8000d00:	60da      	str	r2, [r3, #12]
}
 8000d02:	bf00      	nop
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr
 8000d0c:	66666667 	.word	0x66666667
 8000d10:	20000124 	.word	0x20000124

08000d14 <display7SEG1>:

void display7SEG1(int num)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	int bitmask1 = segmentMap[num];
 8000d1c:	4a14      	ldr	r2, [pc, #80]	@ (8000d70 <display7SEG1+0x5c>)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d24:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < 7; i++)
 8000d26:	2300      	movs	r3, #0
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	e018      	b.n	8000d5e <display7SEG1+0x4a>
	{
		HAL_GPIO_WritePin(GPIOA, SEG_Pins_1[i], (bitmask1 & (1 << (6 - i))) ? RESET : SET);
 8000d2c:	4a11      	ldr	r2, [pc, #68]	@ (8000d74 <display7SEG1+0x60>)
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d34:	b299      	uxth	r1, r3
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	f1c3 0306 	rsb	r3, r3, #6
 8000d3c:	68ba      	ldr	r2, [r7, #8]
 8000d3e:	fa42 f303 	asr.w	r3, r2, r3
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	bf0c      	ite	eq
 8000d4a:	2301      	moveq	r3, #1
 8000d4c:	2300      	movne	r3, #0
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	461a      	mov	r2, r3
 8000d52:	4809      	ldr	r0, [pc, #36]	@ (8000d78 <display7SEG1+0x64>)
 8000d54:	f000 ff83 	bl	8001c5e <HAL_GPIO_WritePin>
	for (int i = 0; i < 7; i++)
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	2b06      	cmp	r3, #6
 8000d62:	dde3      	ble.n	8000d2c <display7SEG1+0x18>
	}
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000044 	.word	0x20000044
 8000d74:	2000006c 	.word	0x2000006c
 8000d78:	40010800 	.word	0x40010800

08000d7c <display7SEG2>:

void display7SEG2(int num)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	int bitmask2 = segmentMap[num];
 8000d84:	4a14      	ldr	r2, [pc, #80]	@ (8000dd8 <display7SEG2+0x5c>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d8c:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < 7; i++)
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	e018      	b.n	8000dc6 <display7SEG2+0x4a>
	{
		HAL_GPIO_WritePin(GPIOB, SEG_Pins_2[i], (bitmask2 & (1 << (6 - i))) ? RESET : SET);
 8000d94:	4a11      	ldr	r2, [pc, #68]	@ (8000ddc <display7SEG2+0x60>)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d9c:	b299      	uxth	r1, r3
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f1c3 0306 	rsb	r3, r3, #6
 8000da4:	68ba      	ldr	r2, [r7, #8]
 8000da6:	fa42 f303 	asr.w	r3, r2, r3
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	bf0c      	ite	eq
 8000db2:	2301      	moveq	r3, #1
 8000db4:	2300      	movne	r3, #0
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	461a      	mov	r2, r3
 8000dba:	4809      	ldr	r0, [pc, #36]	@ (8000de0 <display7SEG2+0x64>)
 8000dbc:	f000 ff4f 	bl	8001c5e <HAL_GPIO_WritePin>
	for (int i = 0; i < 7; i++)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	2b06      	cmp	r3, #6
 8000dca:	dde3      	ble.n	8000d94 <display7SEG2+0x18>
	}
}
 8000dcc:	bf00      	nop
 8000dce:	bf00      	nop
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000044 	.word	0x20000044
 8000ddc:	20000088 	.word	0x20000088
 8000de0:	40010c00 	.word	0x40010c00

08000de4 <update7SEG1>:

void update7SEG1(int index)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 2; i++)
 8000dec:	2300      	movs	r3, #0
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	e00c      	b.n	8000e0c <update7SEG1+0x28>
	{
		HAL_GPIO_WritePin(GPIOA, EN_Pins[i], GPIO_PIN_SET);
 8000df2:	4a15      	ldr	r2, [pc, #84]	@ (8000e48 <update7SEG1+0x64>)
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4812      	ldr	r0, [pc, #72]	@ (8000e4c <update7SEG1+0x68>)
 8000e02:	f000 ff2c 	bl	8001c5e <HAL_GPIO_WritePin>
	for (int i = 0; i < 2; i++)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	ddef      	ble.n	8000df2 <update7SEG1+0xe>
	}

	if (0 <= index && index < 2) {
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	db13      	blt.n	8000e40 <update7SEG1+0x5c>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	dc10      	bgt.n	8000e40 <update7SEG1+0x5c>
		HAL_GPIO_WritePin(GPIOA, EN_Pins[index], GPIO_PIN_RESET);
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e48 <update7SEG1+0x64>)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	2200      	movs	r2, #0
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4807      	ldr	r0, [pc, #28]	@ (8000e4c <update7SEG1+0x68>)
 8000e2e:	f000 ff16 	bl	8001c5e <HAL_GPIO_WritePin>
		display7SEG1(led_buffer[index]);
 8000e32:	4a07      	ldr	r2, [pc, #28]	@ (8000e50 <update7SEG1+0x6c>)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff ff6a 	bl	8000d14 <display7SEG1>
	}
}
 8000e40:	bf00      	nop
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	200000a4 	.word	0x200000a4
 8000e4c:	40010800 	.word	0x40010800
 8000e50:	20000124 	.word	0x20000124

08000e54 <update7SEG2>:

void update7SEG2(int index)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	for (int i = 2; i < 4; i++)
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	e00c      	b.n	8000e7c <update7SEG2+0x28>
	{
		HAL_GPIO_WritePin(GPIOA, EN_Pins[i], GPIO_PIN_SET);
 8000e62:	4a15      	ldr	r2, [pc, #84]	@ (8000eb8 <update7SEG2+0x64>)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4812      	ldr	r0, [pc, #72]	@ (8000ebc <update7SEG2+0x68>)
 8000e72:	f000 fef4 	bl	8001c5e <HAL_GPIO_WritePin>
	for (int i = 2; i < 4; i++)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	2b03      	cmp	r3, #3
 8000e80:	ddef      	ble.n	8000e62 <update7SEG2+0xe>
	}

	if (2 <= index && index < 4) {
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	dd13      	ble.n	8000eb0 <update7SEG2+0x5c>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2b03      	cmp	r3, #3
 8000e8c:	dc10      	bgt.n	8000eb0 <update7SEG2+0x5c>
		HAL_GPIO_WritePin(GPIOA, EN_Pins[index], GPIO_PIN_RESET);
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <update7SEG2+0x64>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	2200      	movs	r2, #0
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4807      	ldr	r0, [pc, #28]	@ (8000ebc <update7SEG2+0x68>)
 8000e9e:	f000 fede 	bl	8001c5e <HAL_GPIO_WritePin>
		display7SEG2(led_buffer[index]);
 8000ea2:	4a07      	ldr	r2, [pc, #28]	@ (8000ec0 <update7SEG2+0x6c>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff ff66 	bl	8000d7c <display7SEG2>
	}
}
 8000eb0:	bf00      	nop
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	200000a4 	.word	0x200000a4
 8000ebc:	40010800 	.word	0x40010800
 8000ec0:	20000124 	.word	0x20000124

08000ec4 <setLEDs>:

void setLEDs(int pin1, int pin2, int pin3, int pin4, int pin5, int pin6)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	@ 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
 8000ed0:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 6; i++) {
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ed6:	e00c      	b.n	8000ef2 <setLEDs+0x2e>
        HAL_GPIO_WritePin(GPIOB, all_LEDs[i], GPIO_PIN_RESET);
 8000ed8:	4a22      	ldr	r2, [pc, #136]	@ (8000f64 <setLEDs+0xa0>)
 8000eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4820      	ldr	r0, [pc, #128]	@ (8000f68 <setLEDs+0xa4>)
 8000ee8:	f000 feb9 	bl	8001c5e <HAL_GPIO_WritePin>
    for (int i = 0; i < 6; i++) {
 8000eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eee:	3301      	adds	r3, #1
 8000ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ef4:	2b05      	cmp	r3, #5
 8000ef6:	ddef      	ble.n	8000ed8 <setLEDs+0x14>
    }

    int pins[] = {pin1, pin2, pin3, pin4, pin5, pin6};
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	61bb      	str	r3, [r7, #24]
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	61fb      	str	r3, [r7, #28]
 8000f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f0a:	623b      	str	r3, [r7, #32]
 8000f0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 0; i < 6; i++) {
 8000f10:	2300      	movs	r3, #0
 8000f12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f14:	e01f      	b.n	8000f56 <setLEDs+0x92>
        if (pins[i] == -1 || pins[i] == 0) break;
 8000f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	3330      	adds	r3, #48	@ 0x30
 8000f1c:	443b      	add	r3, r7
 8000f1e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f26:	d019      	beq.n	8000f5c <setLEDs+0x98>
 8000f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	3330      	adds	r3, #48	@ 0x30
 8000f2e:	443b      	add	r3, r7
 8000f30:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d011      	beq.n	8000f5c <setLEDs+0x98>
        HAL_GPIO_WritePin(GPIOB, pins[i], GPIO_PIN_SET);
 8000f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	3330      	adds	r3, #48	@ 0x30
 8000f3e:	443b      	add	r3, r7
 8000f40:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	2201      	movs	r2, #1
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <setLEDs+0xa4>)
 8000f4c:	f000 fe87 	bl	8001c5e <HAL_GPIO_WritePin>
    for (int i = 0; i < 6; i++) {
 8000f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f52:	3301      	adds	r3, #1
 8000f54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f58:	2b05      	cmp	r3, #5
 8000f5a:	dddc      	ble.n	8000f16 <setLEDs+0x52>
    }
}
 8000f5c:	bf00      	nop
 8000f5e:	3730      	adds	r7, #48	@ 0x30
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	200000b4 	.word	0x200000b4
 8000f68:	40010c00 	.word	0x40010c00

08000f6c <clearTrafficLEDs>:

void clearTrafficLEDs() {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; i++) {
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	e00c      	b.n	8000f92 <clearTrafficLEDs+0x26>
		HAL_GPIO_WritePin(GPIOB, all_LEDs[i], RESET);
 8000f78:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa4 <clearTrafficLEDs+0x38>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	2200      	movs	r2, #0
 8000f84:	4619      	mov	r1, r3
 8000f86:	4808      	ldr	r0, [pc, #32]	@ (8000fa8 <clearTrafficLEDs+0x3c>)
 8000f88:	f000 fe69 	bl	8001c5e <HAL_GPIO_WritePin>
	for (int i = 0; i < 6; i++) {
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b05      	cmp	r3, #5
 8000f96:	ddef      	ble.n	8000f78 <clearTrafficLEDs+0xc>
	}
}
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200000b4 	.word	0x200000b4
 8000fa8:	40010c00 	.word	0x40010c00

08000fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb0:	f000 fb52 	bl	8001658 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb4:	f000 f89e 	bl	80010f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb8:	f000 f924 	bl	8001204 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fbc:	f000 f8d6 	bl	800116c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000fc0:	4840      	ldr	r0, [pc, #256]	@ (80010c4 <main+0x118>)
 8000fc2:	f001 faab 	bl	800251c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  systemMode = INIT;
 8000fc6:	4b40      	ldr	r3, [pc, #256]	@ (80010c8 <main+0x11c>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]
  trafficState = RED1_GREEN2_AUTO;
 8000fcc:	4b3f      	ldr	r3, [pc, #252]	@ (80010cc <main+0x120>)
 8000fce:	220b      	movs	r2, #11
 8000fd0:	601a      	str	r2, [r3, #0]
  start_new_loop = 1;
 8000fd2:	4b3f      	ldr	r3, [pc, #252]	@ (80010d0 <main+0x124>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]

  setTimer0(TIMER_CYCLE);
 8000fd8:	200a      	movs	r0, #10
 8000fda:	f000 f97d 	bl	80012d8 <setTimer0>
  setTimer1(TIMER_CYCLE);
 8000fde:	200a      	movs	r0, #10
 8000fe0:	f000 f996 	bl	8001310 <setTimer1>
  setTimer2(TIMER_CYCLE);
 8000fe4:	200a      	movs	r0, #10
 8000fe6:	f000 f9af 	bl	8001348 <setTimer2>
  setTimer3(TIMER_CYCLE);
 8000fea:	200a      	movs	r0, #10
 8000fec:	f000 f9c8 	bl	8001380 <setTimer3>
  setTimer4(TIMER_CYCLE * 2);
 8000ff0:	2014      	movs	r0, #20
 8000ff2:	f000 f9e1 	bl	80013b8 <setTimer4>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (timer3_flag == 1) {
 8000ff6:	4b37      	ldr	r3, [pc, #220]	@ (80010d4 <main+0x128>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d106      	bne.n	800100c <main+0x60>
		  fsm_for_input_processing();
 8000ffe:	f7ff fbb1 	bl	8000764 <fsm_for_input_processing>
		  fsm_traffic_run();
 8001002:	f7ff fa87 	bl	8000514 <fsm_traffic_run>

		  setTimer3(100);
 8001006:	2064      	movs	r0, #100	@ 0x64
 8001008:	f000 f9ba 	bl	8001380 <setTimer3>
	  }

	  if (timer4_flag == 1) {
 800100c:	4b32      	ldr	r3, [pc, #200]	@ (80010d8 <main+0x12c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d121      	bne.n	8001058 <main+0xac>
		  countDownDur1 -= 100;
 8001014:	4b31      	ldr	r3, [pc, #196]	@ (80010dc <main+0x130>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	3b64      	subs	r3, #100	@ 0x64
 800101a:	4a30      	ldr	r2, [pc, #192]	@ (80010dc <main+0x130>)
 800101c:	6013      	str	r3, [r2, #0]
		  countDownDur2 -= 100;
 800101e:	4b30      	ldr	r3, [pc, #192]	@ (80010e0 <main+0x134>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	3b64      	subs	r3, #100	@ 0x64
 8001024:	4a2e      	ldr	r2, [pc, #184]	@ (80010e0 <main+0x134>)
 8001026:	6013      	str	r3, [r2, #0]

		  updateDurToBuffer(countDownDur1 / 1000 + 1, countDownDur2 / 1000 + 1);
 8001028:	4b2c      	ldr	r3, [pc, #176]	@ (80010dc <main+0x130>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a2d      	ldr	r2, [pc, #180]	@ (80010e4 <main+0x138>)
 800102e:	fb82 1203 	smull	r1, r2, r2, r3
 8001032:	1192      	asrs	r2, r2, #6
 8001034:	17db      	asrs	r3, r3, #31
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	1c58      	adds	r0, r3, #1
 800103a:	4b29      	ldr	r3, [pc, #164]	@ (80010e0 <main+0x134>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a29      	ldr	r2, [pc, #164]	@ (80010e4 <main+0x138>)
 8001040:	fb82 1203 	smull	r1, r2, r2, r3
 8001044:	1192      	asrs	r2, r2, #6
 8001046:	17db      	asrs	r3, r3, #31
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	3301      	adds	r3, #1
 800104c:	4619      	mov	r1, r3
 800104e:	f7ff fe25 	bl	8000c9c <updateDurToBuffer>

		  setTimer4(100);
 8001052:	2064      	movs	r0, #100	@ 0x64
 8001054:	f000 f9b0 	bl	80013b8 <setTimer4>
	  }

	  if (timer1_flag == 1) {
 8001058:	4b23      	ldr	r3, [pc, #140]	@ (80010e8 <main+0x13c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d1ca      	bne.n	8000ff6 <main+0x4a>
		  if (systemMode != INIT) {
 8001060:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <main+0x11c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d013      	beq.n	8001090 <main+0xe4>
			  updateModeToBuffer(systemMode);
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <main+0x11c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fdcd 	bl	8000c0c <updateModeToBuffer>

			  updateSetDuration(duration_buffer_temp[systemMode - 2] / 1000);
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <main+0x11c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	3b02      	subs	r3, #2
 8001078:	4a1c      	ldr	r2, [pc, #112]	@ (80010ec <main+0x140>)
 800107a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107e:	4a19      	ldr	r2, [pc, #100]	@ (80010e4 <main+0x138>)
 8001080:	fb82 1203 	smull	r1, r2, r2, r3
 8001084:	1192      	asrs	r2, r2, #6
 8001086:	17db      	asrs	r3, r3, #31
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fde2 	bl	8000c54 <updateSetDuration>
//				  updateSetDuration(duration_buffer_temp[2] / 1000);
//				  break;
//			  }
		  }

		  update7SEG1(index_led);
 8001090:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <main+0x144>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fea5 	bl	8000de4 <update7SEG1>
		  update7SEG2(2 + index_led);
 800109a:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <main+0x144>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3302      	adds	r3, #2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff fed7 	bl	8000e54 <update7SEG2>
		  index_led = (index_led + 1) % 2;
 80010a6:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <main+0x144>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	3301      	adds	r3, #1
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	bfb8      	it	lt
 80010b4:	425b      	neglt	r3, r3
 80010b6:	4a0e      	ldr	r2, [pc, #56]	@ (80010f0 <main+0x144>)
 80010b8:	6013      	str	r3, [r2, #0]

		  setTimer1(250);
 80010ba:	20fa      	movs	r0, #250	@ 0xfa
 80010bc:	f000 f928 	bl	8001310 <setTimer1>
	  if (timer3_flag == 1) {
 80010c0:	e799      	b.n	8000ff6 <main+0x4a>
 80010c2:	bf00      	nop
 80010c4:	20000134 	.word	0x20000134
 80010c8:	200000f4 	.word	0x200000f4
 80010cc:	200000f8 	.word	0x200000f8
 80010d0:	20000000 	.word	0x20000000
 80010d4:	20000188 	.word	0x20000188
 80010d8:	2000018c 	.word	0x2000018c
 80010dc:	200000fc 	.word	0x200000fc
 80010e0:	20000100 	.word	0x20000100
 80010e4:	10624dd3 	.word	0x10624dd3
 80010e8:	20000180 	.word	0x20000180
 80010ec:	20000008 	.word	0x20000008
 80010f0:	20000120 	.word	0x20000120

080010f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b090      	sub	sp, #64	@ 0x40
 80010f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fa:	f107 0318 	add.w	r3, r7, #24
 80010fe:	2228      	movs	r2, #40	@ 0x28
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f001 fd96 	bl	8002c34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001108:	1d3b      	adds	r3, r7, #4
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
 8001114:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001116:	2302      	movs	r3, #2
 8001118:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800111a:	2301      	movs	r3, #1
 800111c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800111e:	2310      	movs	r3, #16
 8001120:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001122:	2300      	movs	r3, #0
 8001124:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001126:	f107 0318 	add.w	r3, r7, #24
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fdc8 	bl	8001cc0 <HAL_RCC_OscConfig>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001136:	f000 f8c9 	bl	80012cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800113a:	230f      	movs	r3, #15
 800113c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800113e:	2300      	movs	r3, #0
 8001140:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001146:	2300      	movs	r3, #0
 8001148:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f001 f836 	bl	80021c4 <HAL_RCC_ClockConfig>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800115e:	f000 f8b5 	bl	80012cc <Error_Handler>
  }
}
 8001162:	bf00      	nop
 8001164:	3740      	adds	r7, #64	@ 0x40
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001172:	f107 0308 	add.w	r3, r7, #8
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001180:	463b      	mov	r3, r7
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001188:	4b1d      	ldr	r3, [pc, #116]	@ (8001200 <MX_TIM2_Init+0x94>)
 800118a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800118e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001190:	4b1b      	ldr	r3, [pc, #108]	@ (8001200 <MX_TIM2_Init+0x94>)
 8001192:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001196:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001198:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <MX_TIM2_Init+0x94>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800119e:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <MX_TIM2_Init+0x94>)
 80011a0:	2209      	movs	r2, #9
 80011a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a4:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <MX_TIM2_Init+0x94>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011aa:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <MX_TIM2_Init+0x94>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011b0:	4813      	ldr	r0, [pc, #76]	@ (8001200 <MX_TIM2_Init+0x94>)
 80011b2:	f001 f963 	bl	800247c <HAL_TIM_Base_Init>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011bc:	f000 f886 	bl	80012cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011c6:	f107 0308 	add.w	r3, r7, #8
 80011ca:	4619      	mov	r1, r3
 80011cc:	480c      	ldr	r0, [pc, #48]	@ (8001200 <MX_TIM2_Init+0x94>)
 80011ce:	f001 fae1 	bl	8002794 <HAL_TIM_ConfigClockSource>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011d8:	f000 f878 	bl	80012cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011dc:	2300      	movs	r3, #0
 80011de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011e4:	463b      	mov	r3, r7
 80011e6:	4619      	mov	r1, r3
 80011e8:	4805      	ldr	r0, [pc, #20]	@ (8001200 <MX_TIM2_Init+0x94>)
 80011ea:	f001 fcb9 	bl	8002b60 <HAL_TIMEx_MasterConfigSynchronization>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011f4:	f000 f86a 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011f8:	bf00      	nop
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000134 	.word	0x20000134

08001204 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120a:	f107 0308 	add.w	r3, r7, #8
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001218:	4b29      	ldr	r3, [pc, #164]	@ (80012c0 <MX_GPIO_Init+0xbc>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	4a28      	ldr	r2, [pc, #160]	@ (80012c0 <MX_GPIO_Init+0xbc>)
 800121e:	f043 0304 	orr.w	r3, r3, #4
 8001222:	6193      	str	r3, [r2, #24]
 8001224:	4b26      	ldr	r3, [pc, #152]	@ (80012c0 <MX_GPIO_Init+0xbc>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001230:	4b23      	ldr	r3, [pc, #140]	@ (80012c0 <MX_GPIO_Init+0xbc>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	4a22      	ldr	r2, [pc, #136]	@ (80012c0 <MX_GPIO_Init+0xbc>)
 8001236:	f043 0308 	orr.w	r3, r3, #8
 800123a:	6193      	str	r3, [r2, #24]
 800123c:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <MX_GPIO_Init+0xbc>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	f003 0308 	and.w	r3, r3, #8
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001248:	2200      	movs	r2, #0
 800124a:	f641 71de 	movw	r1, #8158	@ 0x1fde
 800124e:	481d      	ldr	r0, [pc, #116]	@ (80012c4 <MX_GPIO_Init+0xc0>)
 8001250:	f000 fd05 	bl	8001c5e <HAL_GPIO_WritePin>
                          |SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin|LED_YELLOW_1_Pin|SEGb_Pin|SEGc_Pin
 8001254:	2200      	movs	r2, #0
 8001256:	f64f 617e 	movw	r1, #65150	@ 0xfe7e
 800125a:	481b      	ldr	r0, [pc, #108]	@ (80012c8 <MX_GPIO_Init+0xc4>)
 800125c:	f000 fcff 	bl	8001c5e <HAL_GPIO_WritePin>
                          |SEGa_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001260:	f641 73de 	movw	r3, #8158	@ 0x1fde
 8001264:	60bb      	str	r3, [r7, #8]
                          |SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2302      	movs	r3, #2
 8001270:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	4619      	mov	r1, r3
 8001278:	4812      	ldr	r0, [pc, #72]	@ (80012c4 <MX_GPIO_Init+0xc0>)
 800127a:	f000 fb5d 	bl	8001938 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_1_Pin LED_YELLOW_1_Pin SEGb_Pin SEGc_Pin
                           SEGd_Pin SEGe_Pin SEGf_Pin SEGg_Pin
                           LED_GREEN_1_Pin LED_RED_2_Pin LED_YELLOW_2_Pin LED_GREEN_2_Pin
                           SEGa_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_YELLOW_1_Pin|SEGb_Pin|SEGc_Pin
 800127e:	f64f 637e 	movw	r3, #65150	@ 0xfe7e
 8001282:	60bb      	str	r3, [r7, #8]
                          |SEGd_Pin|SEGe_Pin|SEGf_Pin|SEGg_Pin
                          |LED_GREEN_1_Pin|LED_RED_2_Pin|LED_YELLOW_2_Pin|LED_GREEN_2_Pin
                          |SEGa_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2302      	movs	r3, #2
 800128e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001290:	f107 0308 	add.w	r3, r7, #8
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <MX_GPIO_Init+0xc4>)
 8001298:	f000 fb4e 	bl	8001938 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 800129c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80012a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 0308 	add.w	r3, r7, #8
 80012ae:	4619      	mov	r1, r3
 80012b0:	4804      	ldr	r0, [pc, #16]	@ (80012c4 <MX_GPIO_Init+0xc0>)
 80012b2:	f000 fb41 	bl	8001938 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012b6:	bf00      	nop
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010800 	.word	0x40010800
 80012c8:	40010c00 	.word	0x40010c00

080012cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d0:	b672      	cpsid	i
}
 80012d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <Error_Handler+0x8>

080012d8 <setTimer0>:
int timer1_counter = 0;
int timer2_counter = 0;
int timer3_counter = 0;
int timer4_counter = 0;

void setTimer0(int duration) {
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
    timer0_counter = duration / TIMER_CYCLE;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a08      	ldr	r2, [pc, #32]	@ (8001304 <setTimer0+0x2c>)
 80012e4:	fb82 1203 	smull	r1, r2, r2, r3
 80012e8:	1092      	asrs	r2, r2, #2
 80012ea:	17db      	asrs	r3, r3, #31
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	4a06      	ldr	r2, [pc, #24]	@ (8001308 <setTimer0+0x30>)
 80012f0:	6013      	str	r3, [r2, #0]
    timer0_flag = 0;
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <setTimer0+0x34>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	66666667 	.word	0x66666667
 8001308:	20000190 	.word	0x20000190
 800130c:	2000017c 	.word	0x2000017c

08001310 <setTimer1>:

void setTimer1(int duration) {
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    timer1_counter = duration / TIMER_CYCLE;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a08      	ldr	r2, [pc, #32]	@ (800133c <setTimer1+0x2c>)
 800131c:	fb82 1203 	smull	r1, r2, r2, r3
 8001320:	1092      	asrs	r2, r2, #2
 8001322:	17db      	asrs	r3, r3, #31
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	4a06      	ldr	r2, [pc, #24]	@ (8001340 <setTimer1+0x30>)
 8001328:	6013      	str	r3, [r2, #0]
    timer1_flag = 0;
 800132a:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <setTimer1+0x34>)
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	66666667 	.word	0x66666667
 8001340:	20000194 	.word	0x20000194
 8001344:	20000180 	.word	0x20000180

08001348 <setTimer2>:

void setTimer2(int duration) {
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
    timer2_counter = duration / TIMER_CYCLE;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a08      	ldr	r2, [pc, #32]	@ (8001374 <setTimer2+0x2c>)
 8001354:	fb82 1203 	smull	r1, r2, r2, r3
 8001358:	1092      	asrs	r2, r2, #2
 800135a:	17db      	asrs	r3, r3, #31
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	4a06      	ldr	r2, [pc, #24]	@ (8001378 <setTimer2+0x30>)
 8001360:	6013      	str	r3, [r2, #0]
    timer2_flag = 0;
 8001362:	4b06      	ldr	r3, [pc, #24]	@ (800137c <setTimer2+0x34>)
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	66666667 	.word	0x66666667
 8001378:	20000198 	.word	0x20000198
 800137c:	20000184 	.word	0x20000184

08001380 <setTimer3>:

void setTimer3(int duration) {
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
    timer3_counter = duration / TIMER_CYCLE;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a08      	ldr	r2, [pc, #32]	@ (80013ac <setTimer3+0x2c>)
 800138c:	fb82 1203 	smull	r1, r2, r2, r3
 8001390:	1092      	asrs	r2, r2, #2
 8001392:	17db      	asrs	r3, r3, #31
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	4a06      	ldr	r2, [pc, #24]	@ (80013b0 <setTimer3+0x30>)
 8001398:	6013      	str	r3, [r2, #0]
    timer3_flag = 0;
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <setTimer3+0x34>)
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	66666667 	.word	0x66666667
 80013b0:	2000019c 	.word	0x2000019c
 80013b4:	20000188 	.word	0x20000188

080013b8 <setTimer4>:

void setTimer4(int duration) {
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
    timer4_counter = duration / TIMER_CYCLE;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a08      	ldr	r2, [pc, #32]	@ (80013e4 <setTimer4+0x2c>)
 80013c4:	fb82 1203 	smull	r1, r2, r2, r3
 80013c8:	1092      	asrs	r2, r2, #2
 80013ca:	17db      	asrs	r3, r3, #31
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	4a06      	ldr	r2, [pc, #24]	@ (80013e8 <setTimer4+0x30>)
 80013d0:	6013      	str	r3, [r2, #0]
    timer4_flag = 0;
 80013d2:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <setTimer4+0x34>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	66666667 	.word	0x66666667
 80013e8:	200001a0 	.word	0x200001a0
 80013ec:	2000018c 	.word	0x2000018c

080013f0 <timerRun>:

void timerRun() {
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 80013f4:	4b29      	ldr	r3, [pc, #164]	@ (800149c <timerRun+0xac>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	dd0b      	ble.n	8001414 <timerRun+0x24>
		timer0_counter--;
 80013fc:	4b27      	ldr	r3, [pc, #156]	@ (800149c <timerRun+0xac>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	3b01      	subs	r3, #1
 8001402:	4a26      	ldr	r2, [pc, #152]	@ (800149c <timerRun+0xac>)
 8001404:	6013      	str	r3, [r2, #0]

		if (timer0_counter == 0) timer0_flag = 1;
 8001406:	4b25      	ldr	r3, [pc, #148]	@ (800149c <timerRun+0xac>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d102      	bne.n	8001414 <timerRun+0x24>
 800140e:	4b24      	ldr	r3, [pc, #144]	@ (80014a0 <timerRun+0xb0>)
 8001410:	2201      	movs	r2, #1
 8001412:	601a      	str	r2, [r3, #0]
	}

	if (timer1_counter > 0) {
 8001414:	4b23      	ldr	r3, [pc, #140]	@ (80014a4 <timerRun+0xb4>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	dd0b      	ble.n	8001434 <timerRun+0x44>
		timer1_counter--;
 800141c:	4b21      	ldr	r3, [pc, #132]	@ (80014a4 <timerRun+0xb4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	3b01      	subs	r3, #1
 8001422:	4a20      	ldr	r2, [pc, #128]	@ (80014a4 <timerRun+0xb4>)
 8001424:	6013      	str	r3, [r2, #0]

		if (timer1_counter == 0) timer1_flag = 1;
 8001426:	4b1f      	ldr	r3, [pc, #124]	@ (80014a4 <timerRun+0xb4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d102      	bne.n	8001434 <timerRun+0x44>
 800142e:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <timerRun+0xb8>)
 8001430:	2201      	movs	r2, #1
 8001432:	601a      	str	r2, [r3, #0]
	}

	if (timer2_counter > 0) {
 8001434:	4b1d      	ldr	r3, [pc, #116]	@ (80014ac <timerRun+0xbc>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	dd0b      	ble.n	8001454 <timerRun+0x64>
		timer2_counter--;
 800143c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ac <timerRun+0xbc>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	3b01      	subs	r3, #1
 8001442:	4a1a      	ldr	r2, [pc, #104]	@ (80014ac <timerRun+0xbc>)
 8001444:	6013      	str	r3, [r2, #0]

		if (timer2_counter == 0) timer2_flag = 1;
 8001446:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <timerRun+0xbc>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d102      	bne.n	8001454 <timerRun+0x64>
 800144e:	4b18      	ldr	r3, [pc, #96]	@ (80014b0 <timerRun+0xc0>)
 8001450:	2201      	movs	r2, #1
 8001452:	601a      	str	r2, [r3, #0]
	}

	if (timer3_counter > 0) {
 8001454:	4b17      	ldr	r3, [pc, #92]	@ (80014b4 <timerRun+0xc4>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	dd0b      	ble.n	8001474 <timerRun+0x84>
		timer3_counter--;
 800145c:	4b15      	ldr	r3, [pc, #84]	@ (80014b4 <timerRun+0xc4>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3b01      	subs	r3, #1
 8001462:	4a14      	ldr	r2, [pc, #80]	@ (80014b4 <timerRun+0xc4>)
 8001464:	6013      	str	r3, [r2, #0]

		if (timer3_counter == 0) timer3_flag = 1;
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <timerRun+0xc4>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d102      	bne.n	8001474 <timerRun+0x84>
 800146e:	4b12      	ldr	r3, [pc, #72]	@ (80014b8 <timerRun+0xc8>)
 8001470:	2201      	movs	r2, #1
 8001472:	601a      	str	r2, [r3, #0]
	}

	if (timer4_counter > 0) {
 8001474:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <timerRun+0xcc>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	dd0b      	ble.n	8001494 <timerRun+0xa4>
		timer4_counter--;
 800147c:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <timerRun+0xcc>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	3b01      	subs	r3, #1
 8001482:	4a0e      	ldr	r2, [pc, #56]	@ (80014bc <timerRun+0xcc>)
 8001484:	6013      	str	r3, [r2, #0]

		if (timer4_counter == 0) timer4_flag = 1;
 8001486:	4b0d      	ldr	r3, [pc, #52]	@ (80014bc <timerRun+0xcc>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d102      	bne.n	8001494 <timerRun+0xa4>
 800148e:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <timerRun+0xd0>)
 8001490:	2201      	movs	r2, #1
 8001492:	601a      	str	r2, [r3, #0]
	}
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	20000190 	.word	0x20000190
 80014a0:	2000017c 	.word	0x2000017c
 80014a4:	20000194 	.word	0x20000194
 80014a8:	20000180 	.word	0x20000180
 80014ac:	20000198 	.word	0x20000198
 80014b0:	20000184 	.word	0x20000184
 80014b4:	2000019c 	.word	0x2000019c
 80014b8:	20000188 	.word	0x20000188
 80014bc:	200001a0 	.word	0x200001a0
 80014c0:	2000018c 	.word	0x2000018c

080014c4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2) {
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014d4:	d103      	bne.n	80014de <HAL_TIM_PeriodElapsedCallback+0x1a>
		timerRun();
 80014d6:	f7ff ff8b 	bl	80013f0 <timerRun>
		button_reading();
 80014da:	f7ff fac7 	bl	8000a6c <button_reading>
	}
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014ee:	4b15      	ldr	r3, [pc, #84]	@ (8001544 <HAL_MspInit+0x5c>)
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	4a14      	ldr	r2, [pc, #80]	@ (8001544 <HAL_MspInit+0x5c>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6193      	str	r3, [r2, #24]
 80014fa:	4b12      	ldr	r3, [pc, #72]	@ (8001544 <HAL_MspInit+0x5c>)
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <HAL_MspInit+0x5c>)
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	4a0e      	ldr	r2, [pc, #56]	@ (8001544 <HAL_MspInit+0x5c>)
 800150c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001510:	61d3      	str	r3, [r2, #28]
 8001512:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <HAL_MspInit+0x5c>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800151e:	4b0a      	ldr	r3, [pc, #40]	@ (8001548 <HAL_MspInit+0x60>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	4a04      	ldr	r2, [pc, #16]	@ (8001548 <HAL_MspInit+0x60>)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800153a:	bf00      	nop
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	40021000 	.word	0x40021000
 8001548:	40010000 	.word	0x40010000

0800154c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800155c:	d113      	bne.n	8001586 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800155e:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <HAL_TIM_Base_MspInit+0x44>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4a0b      	ldr	r2, [pc, #44]	@ (8001590 <HAL_TIM_Base_MspInit+0x44>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	61d3      	str	r3, [r2, #28]
 800156a:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <HAL_TIM_Base_MspInit+0x44>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2100      	movs	r1, #0
 800157a:	201c      	movs	r0, #28
 800157c:	f000 f9a5 	bl	80018ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001580:	201c      	movs	r0, #28
 8001582:	f000 f9be 	bl	8001902 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000

08001594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <NMI_Handler+0x4>

0800159c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <HardFault_Handler+0x4>

080015a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <MemManage_Handler+0x4>

080015ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <BusFault_Handler+0x4>

080015b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <UsageFault_Handler+0x4>

080015bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e4:	f000 f87e 	bl	80016e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}

080015ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015f0:	4802      	ldr	r0, [pc, #8]	@ (80015fc <TIM2_IRQHandler+0x10>)
 80015f2:	f000 ffdf 	bl	80025b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000134 	.word	0x20000134

08001600 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800160c:	f7ff fff8 	bl	8001600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001610:	480b      	ldr	r0, [pc, #44]	@ (8001640 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001612:	490c      	ldr	r1, [pc, #48]	@ (8001644 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001614:	4a0c      	ldr	r2, [pc, #48]	@ (8001648 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001616:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001618:	e002      	b.n	8001620 <LoopCopyDataInit>

0800161a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800161a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800161c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800161e:	3304      	adds	r3, #4

08001620 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001620:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001622:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001624:	d3f9      	bcc.n	800161a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001626:	4a09      	ldr	r2, [pc, #36]	@ (800164c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001628:	4c09      	ldr	r4, [pc, #36]	@ (8001650 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800162a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800162c:	e001      	b.n	8001632 <LoopFillZerobss>

0800162e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800162e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001630:	3204      	adds	r2, #4

08001632 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001632:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001634:	d3fb      	bcc.n	800162e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001636:	f001 fb05 	bl	8002c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800163a:	f7ff fcb7 	bl	8000fac <main>
  bx lr
 800163e:	4770      	bx	lr
  ldr r0, =_sdata
 8001640:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001644:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8001648:	08002cd0 	.word	0x08002cd0
  ldr r2, =_sbss
 800164c:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8001650:	200001a8 	.word	0x200001a8

08001654 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001654:	e7fe      	b.n	8001654 <ADC1_2_IRQHandler>
	...

08001658 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800165c:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <HAL_Init+0x28>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a07      	ldr	r2, [pc, #28]	@ (8001680 <HAL_Init+0x28>)
 8001662:	f043 0310 	orr.w	r3, r3, #16
 8001666:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001668:	2003      	movs	r0, #3
 800166a:	f000 f923 	bl	80018b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800166e:	200f      	movs	r0, #15
 8001670:	f000 f808 	bl	8001684 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001674:	f7ff ff38 	bl	80014e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40022000 	.word	0x40022000

08001684 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800168c:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <HAL_InitTick+0x54>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b12      	ldr	r3, [pc, #72]	@ (80016dc <HAL_InitTick+0x58>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	4619      	mov	r1, r3
 8001696:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800169a:	fbb3 f3f1 	udiv	r3, r3, r1
 800169e:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 f93b 	bl	800191e <HAL_SYSTICK_Config>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e00e      	b.n	80016d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2b0f      	cmp	r3, #15
 80016b6:	d80a      	bhi.n	80016ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b8:	2200      	movs	r2, #0
 80016ba:	6879      	ldr	r1, [r7, #4]
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295
 80016c0:	f000 f903 	bl	80018ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016c4:	4a06      	ldr	r2, [pc, #24]	@ (80016e0 <HAL_InitTick+0x5c>)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e000      	b.n	80016d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	200000cc 	.word	0x200000cc
 80016dc:	200000d4 	.word	0x200000d4
 80016e0:	200000d0 	.word	0x200000d0

080016e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e8:	4b05      	ldr	r3, [pc, #20]	@ (8001700 <HAL_IncTick+0x1c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <HAL_IncTick+0x20>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4413      	add	r3, r2
 80016f4:	4a03      	ldr	r2, [pc, #12]	@ (8001704 <HAL_IncTick+0x20>)
 80016f6:	6013      	str	r3, [r2, #0]
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	200000d4 	.word	0x200000d4
 8001704:	200001a4 	.word	0x200001a4

08001708 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return uwTick;
 800170c:	4b02      	ldr	r3, [pc, #8]	@ (8001718 <HAL_GetTick+0x10>)
 800170e:	681b      	ldr	r3, [r3, #0]
}
 8001710:	4618      	mov	r0, r3
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr
 8001718:	200001a4 	.word	0x200001a4

0800171c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f003 0307 	and.w	r3, r3, #7
 800172a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <__NVIC_SetPriorityGrouping+0x44>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001738:	4013      	ands	r3, r2
 800173a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001744:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800174c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800174e:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <__NVIC_SetPriorityGrouping+0x44>)
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	60d3      	str	r3, [r2, #12]
}
 8001754:	bf00      	nop
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000ed00 	.word	0xe000ed00

08001764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001768:	4b04      	ldr	r3, [pc, #16]	@ (800177c <__NVIC_GetPriorityGrouping+0x18>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	f003 0307 	and.w	r3, r3, #7
}
 8001772:	4618      	mov	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	2b00      	cmp	r3, #0
 8001790:	db0b      	blt.n	80017aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	f003 021f 	and.w	r2, r3, #31
 8001798:	4906      	ldr	r1, [pc, #24]	@ (80017b4 <__NVIC_EnableIRQ+0x34>)
 800179a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179e:	095b      	lsrs	r3, r3, #5
 80017a0:	2001      	movs	r0, #1
 80017a2:	fa00 f202 	lsl.w	r2, r0, r2
 80017a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	e000e100 	.word	0xe000e100

080017b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	6039      	str	r1, [r7, #0]
 80017c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	db0a      	blt.n	80017e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	490c      	ldr	r1, [pc, #48]	@ (8001804 <__NVIC_SetPriority+0x4c>)
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	0112      	lsls	r2, r2, #4
 80017d8:	b2d2      	uxtb	r2, r2
 80017da:	440b      	add	r3, r1
 80017dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e0:	e00a      	b.n	80017f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4908      	ldr	r1, [pc, #32]	@ (8001808 <__NVIC_SetPriority+0x50>)
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	f003 030f 	and.w	r3, r3, #15
 80017ee:	3b04      	subs	r3, #4
 80017f0:	0112      	lsls	r2, r2, #4
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	440b      	add	r3, r1
 80017f6:	761a      	strb	r2, [r3, #24]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	e000e100 	.word	0xe000e100
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180c:	b480      	push	{r7}
 800180e:	b089      	sub	sp, #36	@ 0x24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	f1c3 0307 	rsb	r3, r3, #7
 8001826:	2b04      	cmp	r3, #4
 8001828:	bf28      	it	cs
 800182a:	2304      	movcs	r3, #4
 800182c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	3304      	adds	r3, #4
 8001832:	2b06      	cmp	r3, #6
 8001834:	d902      	bls.n	800183c <NVIC_EncodePriority+0x30>
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	3b03      	subs	r3, #3
 800183a:	e000      	b.n	800183e <NVIC_EncodePriority+0x32>
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	f04f 32ff 	mov.w	r2, #4294967295
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43da      	mvns	r2, r3
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	401a      	ands	r2, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001854:	f04f 31ff 	mov.w	r1, #4294967295
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	43d9      	mvns	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	@ 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3b01      	subs	r3, #1
 800187c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001880:	d301      	bcc.n	8001886 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001882:	2301      	movs	r3, #1
 8001884:	e00f      	b.n	80018a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001886:	4a0a      	ldr	r2, [pc, #40]	@ (80018b0 <SysTick_Config+0x40>)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3b01      	subs	r3, #1
 800188c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800188e:	210f      	movs	r1, #15
 8001890:	f04f 30ff 	mov.w	r0, #4294967295
 8001894:	f7ff ff90 	bl	80017b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001898:	4b05      	ldr	r3, [pc, #20]	@ (80018b0 <SysTick_Config+0x40>)
 800189a:	2200      	movs	r2, #0
 800189c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800189e:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <SysTick_Config+0x40>)
 80018a0:	2207      	movs	r2, #7
 80018a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	e000e010 	.word	0xe000e010

080018b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff ff2d 	bl	800171c <__NVIC_SetPriorityGrouping>
}
 80018c2:	bf00      	nop
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b086      	sub	sp, #24
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	4603      	mov	r3, r0
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	607a      	str	r2, [r7, #4]
 80018d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018dc:	f7ff ff42 	bl	8001764 <__NVIC_GetPriorityGrouping>
 80018e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	68b9      	ldr	r1, [r7, #8]
 80018e6:	6978      	ldr	r0, [r7, #20]
 80018e8:	f7ff ff90 	bl	800180c <NVIC_EncodePriority>
 80018ec:	4602      	mov	r2, r0
 80018ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f2:	4611      	mov	r1, r2
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff5f 	bl	80017b8 <__NVIC_SetPriority>
}
 80018fa:	bf00      	nop
 80018fc:	3718      	adds	r7, #24
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b082      	sub	sp, #8
 8001906:	af00      	add	r7, sp, #0
 8001908:	4603      	mov	r3, r0
 800190a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800190c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff35 	bl	8001780 <__NVIC_EnableIRQ>
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b082      	sub	sp, #8
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff ffa2 	bl	8001870 <SysTick_Config>
 800192c:	4603      	mov	r3, r0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001938:	b480      	push	{r7}
 800193a:	b08b      	sub	sp, #44	@ 0x2c
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001942:	2300      	movs	r3, #0
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001946:	2300      	movs	r3, #0
 8001948:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800194a:	e161      	b.n	8001c10 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800194c:	2201      	movs	r2, #1
 800194e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	69fa      	ldr	r2, [r7, #28]
 800195c:	4013      	ands	r3, r2
 800195e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	429a      	cmp	r2, r3
 8001966:	f040 8150 	bne.w	8001c0a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	4a97      	ldr	r2, [pc, #604]	@ (8001bcc <HAL_GPIO_Init+0x294>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d05e      	beq.n	8001a32 <HAL_GPIO_Init+0xfa>
 8001974:	4a95      	ldr	r2, [pc, #596]	@ (8001bcc <HAL_GPIO_Init+0x294>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d875      	bhi.n	8001a66 <HAL_GPIO_Init+0x12e>
 800197a:	4a95      	ldr	r2, [pc, #596]	@ (8001bd0 <HAL_GPIO_Init+0x298>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d058      	beq.n	8001a32 <HAL_GPIO_Init+0xfa>
 8001980:	4a93      	ldr	r2, [pc, #588]	@ (8001bd0 <HAL_GPIO_Init+0x298>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d86f      	bhi.n	8001a66 <HAL_GPIO_Init+0x12e>
 8001986:	4a93      	ldr	r2, [pc, #588]	@ (8001bd4 <HAL_GPIO_Init+0x29c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d052      	beq.n	8001a32 <HAL_GPIO_Init+0xfa>
 800198c:	4a91      	ldr	r2, [pc, #580]	@ (8001bd4 <HAL_GPIO_Init+0x29c>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d869      	bhi.n	8001a66 <HAL_GPIO_Init+0x12e>
 8001992:	4a91      	ldr	r2, [pc, #580]	@ (8001bd8 <HAL_GPIO_Init+0x2a0>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d04c      	beq.n	8001a32 <HAL_GPIO_Init+0xfa>
 8001998:	4a8f      	ldr	r2, [pc, #572]	@ (8001bd8 <HAL_GPIO_Init+0x2a0>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d863      	bhi.n	8001a66 <HAL_GPIO_Init+0x12e>
 800199e:	4a8f      	ldr	r2, [pc, #572]	@ (8001bdc <HAL_GPIO_Init+0x2a4>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d046      	beq.n	8001a32 <HAL_GPIO_Init+0xfa>
 80019a4:	4a8d      	ldr	r2, [pc, #564]	@ (8001bdc <HAL_GPIO_Init+0x2a4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d85d      	bhi.n	8001a66 <HAL_GPIO_Init+0x12e>
 80019aa:	2b12      	cmp	r3, #18
 80019ac:	d82a      	bhi.n	8001a04 <HAL_GPIO_Init+0xcc>
 80019ae:	2b12      	cmp	r3, #18
 80019b0:	d859      	bhi.n	8001a66 <HAL_GPIO_Init+0x12e>
 80019b2:	a201      	add	r2, pc, #4	@ (adr r2, 80019b8 <HAL_GPIO_Init+0x80>)
 80019b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b8:	08001a33 	.word	0x08001a33
 80019bc:	08001a0d 	.word	0x08001a0d
 80019c0:	08001a1f 	.word	0x08001a1f
 80019c4:	08001a61 	.word	0x08001a61
 80019c8:	08001a67 	.word	0x08001a67
 80019cc:	08001a67 	.word	0x08001a67
 80019d0:	08001a67 	.word	0x08001a67
 80019d4:	08001a67 	.word	0x08001a67
 80019d8:	08001a67 	.word	0x08001a67
 80019dc:	08001a67 	.word	0x08001a67
 80019e0:	08001a67 	.word	0x08001a67
 80019e4:	08001a67 	.word	0x08001a67
 80019e8:	08001a67 	.word	0x08001a67
 80019ec:	08001a67 	.word	0x08001a67
 80019f0:	08001a67 	.word	0x08001a67
 80019f4:	08001a67 	.word	0x08001a67
 80019f8:	08001a67 	.word	0x08001a67
 80019fc:	08001a15 	.word	0x08001a15
 8001a00:	08001a29 	.word	0x08001a29
 8001a04:	4a76      	ldr	r2, [pc, #472]	@ (8001be0 <HAL_GPIO_Init+0x2a8>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d013      	beq.n	8001a32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a0a:	e02c      	b.n	8001a66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	623b      	str	r3, [r7, #32]
          break;
 8001a12:	e029      	b.n	8001a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	623b      	str	r3, [r7, #32]
          break;
 8001a1c:	e024      	b.n	8001a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	3308      	adds	r3, #8
 8001a24:	623b      	str	r3, [r7, #32]
          break;
 8001a26:	e01f      	b.n	8001a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	330c      	adds	r3, #12
 8001a2e:	623b      	str	r3, [r7, #32]
          break;
 8001a30:	e01a      	b.n	8001a68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d102      	bne.n	8001a40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a3a:	2304      	movs	r3, #4
 8001a3c:	623b      	str	r3, [r7, #32]
          break;
 8001a3e:	e013      	b.n	8001a68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d105      	bne.n	8001a54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a48:	2308      	movs	r3, #8
 8001a4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69fa      	ldr	r2, [r7, #28]
 8001a50:	611a      	str	r2, [r3, #16]
          break;
 8001a52:	e009      	b.n	8001a68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a54:	2308      	movs	r3, #8
 8001a56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	69fa      	ldr	r2, [r7, #28]
 8001a5c:	615a      	str	r2, [r3, #20]
          break;
 8001a5e:	e003      	b.n	8001a68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
          break;
 8001a64:	e000      	b.n	8001a68 <HAL_GPIO_Init+0x130>
          break;
 8001a66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	2bff      	cmp	r3, #255	@ 0xff
 8001a6c:	d801      	bhi.n	8001a72 <HAL_GPIO_Init+0x13a>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	e001      	b.n	8001a76 <HAL_GPIO_Init+0x13e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3304      	adds	r3, #4
 8001a76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	2bff      	cmp	r3, #255	@ 0xff
 8001a7c:	d802      	bhi.n	8001a84 <HAL_GPIO_Init+0x14c>
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	e002      	b.n	8001a8a <HAL_GPIO_Init+0x152>
 8001a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a86:	3b08      	subs	r3, #8
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	210f      	movs	r1, #15
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	fa01 f303 	lsl.w	r3, r1, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	401a      	ands	r2, r3
 8001a9c:	6a39      	ldr	r1, [r7, #32]
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f000 80a9 	beq.w	8001c0a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ab8:	4b4a      	ldr	r3, [pc, #296]	@ (8001be4 <HAL_GPIO_Init+0x2ac>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	4a49      	ldr	r2, [pc, #292]	@ (8001be4 <HAL_GPIO_Init+0x2ac>)
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	6193      	str	r3, [r2, #24]
 8001ac4:	4b47      	ldr	r3, [pc, #284]	@ (8001be4 <HAL_GPIO_Init+0x2ac>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ad0:	4a45      	ldr	r2, [pc, #276]	@ (8001be8 <HAL_GPIO_Init+0x2b0>)
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	089b      	lsrs	r3, r3, #2
 8001ad6:	3302      	adds	r3, #2
 8001ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001adc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae0:	f003 0303 	and.w	r3, r3, #3
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	220f      	movs	r2, #15
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a3d      	ldr	r2, [pc, #244]	@ (8001bec <HAL_GPIO_Init+0x2b4>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d00d      	beq.n	8001b18 <HAL_GPIO_Init+0x1e0>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a3c      	ldr	r2, [pc, #240]	@ (8001bf0 <HAL_GPIO_Init+0x2b8>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d007      	beq.n	8001b14 <HAL_GPIO_Init+0x1dc>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a3b      	ldr	r2, [pc, #236]	@ (8001bf4 <HAL_GPIO_Init+0x2bc>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d101      	bne.n	8001b10 <HAL_GPIO_Init+0x1d8>
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	e004      	b.n	8001b1a <HAL_GPIO_Init+0x1e2>
 8001b10:	2303      	movs	r3, #3
 8001b12:	e002      	b.n	8001b1a <HAL_GPIO_Init+0x1e2>
 8001b14:	2301      	movs	r3, #1
 8001b16:	e000      	b.n	8001b1a <HAL_GPIO_Init+0x1e2>
 8001b18:	2300      	movs	r3, #0
 8001b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b1c:	f002 0203 	and.w	r2, r2, #3
 8001b20:	0092      	lsls	r2, r2, #2
 8001b22:	4093      	lsls	r3, r2
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b2a:	492f      	ldr	r1, [pc, #188]	@ (8001be8 <HAL_GPIO_Init+0x2b0>)
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2e:	089b      	lsrs	r3, r3, #2
 8001b30:	3302      	adds	r3, #2
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d006      	beq.n	8001b52 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b44:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b46:	689a      	ldr	r2, [r3, #8]
 8001b48:	492b      	ldr	r1, [pc, #172]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	608b      	str	r3, [r1, #8]
 8001b50:	e006      	b.n	8001b60 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b52:	4b29      	ldr	r3, [pc, #164]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	4927      	ldr	r1, [pc, #156]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d006      	beq.n	8001b7a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b6c:	4b22      	ldr	r3, [pc, #136]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	4921      	ldr	r1, [pc, #132]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	60cb      	str	r3, [r1, #12]
 8001b78:	e006      	b.n	8001b88 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b7c:	68da      	ldr	r2, [r3, #12]
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	491d      	ldr	r1, [pc, #116]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d006      	beq.n	8001ba2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b94:	4b18      	ldr	r3, [pc, #96]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	4917      	ldr	r1, [pc, #92]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	604b      	str	r3, [r1, #4]
 8001ba0:	e006      	b.n	8001bb0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ba2:	4b15      	ldr	r3, [pc, #84]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	4913      	ldr	r1, [pc, #76]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001bac:	4013      	ands	r3, r2
 8001bae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d01f      	beq.n	8001bfc <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	490d      	ldr	r1, [pc, #52]	@ (8001bf8 <HAL_GPIO_Init+0x2c0>)
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	600b      	str	r3, [r1, #0]
 8001bc8:	e01f      	b.n	8001c0a <HAL_GPIO_Init+0x2d2>
 8001bca:	bf00      	nop
 8001bcc:	10320000 	.word	0x10320000
 8001bd0:	10310000 	.word	0x10310000
 8001bd4:	10220000 	.word	0x10220000
 8001bd8:	10210000 	.word	0x10210000
 8001bdc:	10120000 	.word	0x10120000
 8001be0:	10110000 	.word	0x10110000
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40010000 	.word	0x40010000
 8001bec:	40010800 	.word	0x40010800
 8001bf0:	40010c00 	.word	0x40010c00
 8001bf4:	40011000 	.word	0x40011000
 8001bf8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <HAL_GPIO_Init+0x2f4>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	43db      	mvns	r3, r3
 8001c04:	4909      	ldr	r1, [pc, #36]	@ (8001c2c <HAL_GPIO_Init+0x2f4>)
 8001c06:	4013      	ands	r3, r2
 8001c08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c16:	fa22 f303 	lsr.w	r3, r2, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f47f ae96 	bne.w	800194c <HAL_GPIO_Init+0x14>
  }
}
 8001c20:	bf00      	nop
 8001c22:	bf00      	nop
 8001c24:	372c      	adds	r7, #44	@ 0x2c
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	40010400 	.word	0x40010400

08001c30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	460b      	mov	r3, r1
 8001c3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	887b      	ldrh	r3, [r7, #2]
 8001c42:	4013      	ands	r3, r2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d002      	beq.n	8001c4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	73fb      	strb	r3, [r7, #15]
 8001c4c:	e001      	b.n	8001c52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bc80      	pop	{r7}
 8001c5c:	4770      	bx	lr

08001c5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
 8001c66:	460b      	mov	r3, r1
 8001c68:	807b      	strh	r3, [r7, #2]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c6e:	787b      	ldrb	r3, [r7, #1]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c74:	887a      	ldrh	r2, [r7, #2]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c7a:	e003      	b.n	8001c84 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c7c:	887b      	ldrh	r3, [r7, #2]
 8001c7e:	041a      	lsls	r2, r3, #16
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	611a      	str	r2, [r3, #16]
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr

08001c8e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b085      	sub	sp, #20
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
 8001c96:	460b      	mov	r3, r1
 8001c98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ca0:	887a      	ldrh	r2, [r7, #2]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	041a      	lsls	r2, r3, #16
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	43d9      	mvns	r1, r3
 8001cac:	887b      	ldrh	r3, [r7, #2]
 8001cae:	400b      	ands	r3, r1
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	611a      	str	r2, [r3, #16]
}
 8001cb6:	bf00      	nop
 8001cb8:	3714      	adds	r7, #20
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr

08001cc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e272      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f000 8087 	beq.w	8001dee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ce0:	4b92      	ldr	r3, [pc, #584]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f003 030c 	and.w	r3, r3, #12
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	d00c      	beq.n	8001d06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cec:	4b8f      	ldr	r3, [pc, #572]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f003 030c 	and.w	r3, r3, #12
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d112      	bne.n	8001d1e <HAL_RCC_OscConfig+0x5e>
 8001cf8:	4b8c      	ldr	r3, [pc, #560]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d04:	d10b      	bne.n	8001d1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d06:	4b89      	ldr	r3, [pc, #548]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d06c      	beq.n	8001dec <HAL_RCC_OscConfig+0x12c>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d168      	bne.n	8001dec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e24c      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d26:	d106      	bne.n	8001d36 <HAL_RCC_OscConfig+0x76>
 8001d28:	4b80      	ldr	r3, [pc, #512]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a7f      	ldr	r2, [pc, #508]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d32:	6013      	str	r3, [r2, #0]
 8001d34:	e02e      	b.n	8001d94 <HAL_RCC_OscConfig+0xd4>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d10c      	bne.n	8001d58 <HAL_RCC_OscConfig+0x98>
 8001d3e:	4b7b      	ldr	r3, [pc, #492]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a7a      	ldr	r2, [pc, #488]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	4b78      	ldr	r3, [pc, #480]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a77      	ldr	r2, [pc, #476]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d54:	6013      	str	r3, [r2, #0]
 8001d56:	e01d      	b.n	8001d94 <HAL_RCC_OscConfig+0xd4>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d60:	d10c      	bne.n	8001d7c <HAL_RCC_OscConfig+0xbc>
 8001d62:	4b72      	ldr	r3, [pc, #456]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a71      	ldr	r2, [pc, #452]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d6c:	6013      	str	r3, [r2, #0]
 8001d6e:	4b6f      	ldr	r3, [pc, #444]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a6e      	ldr	r2, [pc, #440]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d78:	6013      	str	r3, [r2, #0]
 8001d7a:	e00b      	b.n	8001d94 <HAL_RCC_OscConfig+0xd4>
 8001d7c:	4b6b      	ldr	r3, [pc, #428]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a6a      	ldr	r2, [pc, #424]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d86:	6013      	str	r3, [r2, #0]
 8001d88:	4b68      	ldr	r3, [pc, #416]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a67      	ldr	r2, [pc, #412]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001d8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d013      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9c:	f7ff fcb4 	bl	8001708 <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001da4:	f7ff fcb0 	bl	8001708 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b64      	cmp	r3, #100	@ 0x64
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e200      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001db6:	4b5d      	ldr	r3, [pc, #372]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0f0      	beq.n	8001da4 <HAL_RCC_OscConfig+0xe4>
 8001dc2:	e014      	b.n	8001dee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc4:	f7ff fca0 	bl	8001708 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dcc:	f7ff fc9c 	bl	8001708 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b64      	cmp	r3, #100	@ 0x64
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e1ec      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dde:	4b53      	ldr	r3, [pc, #332]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1f0      	bne.n	8001dcc <HAL_RCC_OscConfig+0x10c>
 8001dea:	e000      	b.n	8001dee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d063      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dfa:	4b4c      	ldr	r3, [pc, #304]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 030c 	and.w	r3, r3, #12
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d00b      	beq.n	8001e1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e06:	4b49      	ldr	r3, [pc, #292]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 030c 	and.w	r3, r3, #12
 8001e0e:	2b08      	cmp	r3, #8
 8001e10:	d11c      	bne.n	8001e4c <HAL_RCC_OscConfig+0x18c>
 8001e12:	4b46      	ldr	r3, [pc, #280]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d116      	bne.n	8001e4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e1e:	4b43      	ldr	r3, [pc, #268]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d005      	beq.n	8001e36 <HAL_RCC_OscConfig+0x176>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d001      	beq.n	8001e36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e1c0      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e36:	4b3d      	ldr	r3, [pc, #244]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	695b      	ldr	r3, [r3, #20]
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	4939      	ldr	r1, [pc, #228]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e4a:	e03a      	b.n	8001ec2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d020      	beq.n	8001e96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e54:	4b36      	ldr	r3, [pc, #216]	@ (8001f30 <HAL_RCC_OscConfig+0x270>)
 8001e56:	2201      	movs	r2, #1
 8001e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5a:	f7ff fc55 	bl	8001708 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e60:	e008      	b.n	8001e74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e62:	f7ff fc51 	bl	8001708 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e1a1      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e74:	4b2d      	ldr	r3, [pc, #180]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d0f0      	beq.n	8001e62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e80:	4b2a      	ldr	r3, [pc, #168]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	695b      	ldr	r3, [r3, #20]
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4927      	ldr	r1, [pc, #156]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	600b      	str	r3, [r1, #0]
 8001e94:	e015      	b.n	8001ec2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e96:	4b26      	ldr	r3, [pc, #152]	@ (8001f30 <HAL_RCC_OscConfig+0x270>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9c:	f7ff fc34 	bl	8001708 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea4:	f7ff fc30 	bl	8001708 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e180      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f0      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d03a      	beq.n	8001f44 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d019      	beq.n	8001f0a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ed6:	4b17      	ldr	r3, [pc, #92]	@ (8001f34 <HAL_RCC_OscConfig+0x274>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001edc:	f7ff fc14 	bl	8001708 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ee4:	f7ff fc10 	bl	8001708 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e160      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f2c <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0f0      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f02:	2001      	movs	r0, #1
 8001f04:	f000 fa9c 	bl	8002440 <RCC_Delay>
 8001f08:	e01c      	b.n	8001f44 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <HAL_RCC_OscConfig+0x274>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f10:	f7ff fbfa 	bl	8001708 <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f16:	e00f      	b.n	8001f38 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f18:	f7ff fbf6 	bl	8001708 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d908      	bls.n	8001f38 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e146      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
 8001f2a:	bf00      	nop
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	42420000 	.word	0x42420000
 8001f34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f38:	4b92      	ldr	r3, [pc, #584]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d1e9      	bne.n	8001f18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f000 80a6 	beq.w	800209e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f52:	2300      	movs	r3, #0
 8001f54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f56:	4b8b      	ldr	r3, [pc, #556]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d10d      	bne.n	8001f7e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f62:	4b88      	ldr	r3, [pc, #544]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	4a87      	ldr	r2, [pc, #540]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6c:	61d3      	str	r3, [r2, #28]
 8001f6e:	4b85      	ldr	r3, [pc, #532]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f76:	60bb      	str	r3, [r7, #8]
 8001f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f7e:	4b82      	ldr	r3, [pc, #520]	@ (8002188 <HAL_RCC_OscConfig+0x4c8>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d118      	bne.n	8001fbc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f8a:	4b7f      	ldr	r3, [pc, #508]	@ (8002188 <HAL_RCC_OscConfig+0x4c8>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a7e      	ldr	r2, [pc, #504]	@ (8002188 <HAL_RCC_OscConfig+0x4c8>)
 8001f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f96:	f7ff fbb7 	bl	8001708 <HAL_GetTick>
 8001f9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	e008      	b.n	8001fb0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f9e:	f7ff fbb3 	bl	8001708 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b64      	cmp	r3, #100	@ 0x64
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e103      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb0:	4b75      	ldr	r3, [pc, #468]	@ (8002188 <HAL_RCC_OscConfig+0x4c8>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0f0      	beq.n	8001f9e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d106      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x312>
 8001fc4:	4b6f      	ldr	r3, [pc, #444]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	4a6e      	ldr	r2, [pc, #440]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6213      	str	r3, [r2, #32]
 8001fd0:	e02d      	b.n	800202e <HAL_RCC_OscConfig+0x36e>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10c      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x334>
 8001fda:	4b6a      	ldr	r3, [pc, #424]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001fdc:	6a1b      	ldr	r3, [r3, #32]
 8001fde:	4a69      	ldr	r2, [pc, #420]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001fe0:	f023 0301 	bic.w	r3, r3, #1
 8001fe4:	6213      	str	r3, [r2, #32]
 8001fe6:	4b67      	ldr	r3, [pc, #412]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	4a66      	ldr	r2, [pc, #408]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001fec:	f023 0304 	bic.w	r3, r3, #4
 8001ff0:	6213      	str	r3, [r2, #32]
 8001ff2:	e01c      	b.n	800202e <HAL_RCC_OscConfig+0x36e>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	2b05      	cmp	r3, #5
 8001ffa:	d10c      	bne.n	8002016 <HAL_RCC_OscConfig+0x356>
 8001ffc:	4b61      	ldr	r3, [pc, #388]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	4a60      	ldr	r2, [pc, #384]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002002:	f043 0304 	orr.w	r3, r3, #4
 8002006:	6213      	str	r3, [r2, #32]
 8002008:	4b5e      	ldr	r3, [pc, #376]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	4a5d      	ldr	r2, [pc, #372]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	6213      	str	r3, [r2, #32]
 8002014:	e00b      	b.n	800202e <HAL_RCC_OscConfig+0x36e>
 8002016:	4b5b      	ldr	r3, [pc, #364]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	4a5a      	ldr	r2, [pc, #360]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 800201c:	f023 0301 	bic.w	r3, r3, #1
 8002020:	6213      	str	r3, [r2, #32]
 8002022:	4b58      	ldr	r3, [pc, #352]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	4a57      	ldr	r2, [pc, #348]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002028:	f023 0304 	bic.w	r3, r3, #4
 800202c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d015      	beq.n	8002062 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002036:	f7ff fb67 	bl	8001708 <HAL_GetTick>
 800203a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800203c:	e00a      	b.n	8002054 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800203e:	f7ff fb63 	bl	8001708 <HAL_GetTick>
 8002042:	4602      	mov	r2, r0
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204c:	4293      	cmp	r3, r2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e0b1      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002054:	4b4b      	ldr	r3, [pc, #300]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0ee      	beq.n	800203e <HAL_RCC_OscConfig+0x37e>
 8002060:	e014      	b.n	800208c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002062:	f7ff fb51 	bl	8001708 <HAL_GetTick>
 8002066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002068:	e00a      	b.n	8002080 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800206a:	f7ff fb4d 	bl	8001708 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002078:	4293      	cmp	r3, r2
 800207a:	d901      	bls.n	8002080 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e09b      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002080:	4b40      	ldr	r3, [pc, #256]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	f003 0302 	and.w	r3, r3, #2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1ee      	bne.n	800206a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800208c:	7dfb      	ldrb	r3, [r7, #23]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d105      	bne.n	800209e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002092:	4b3c      	ldr	r3, [pc, #240]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	4a3b      	ldr	r2, [pc, #236]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002098:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800209c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 8087 	beq.w	80021b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020a8:	4b36      	ldr	r3, [pc, #216]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 030c 	and.w	r3, r3, #12
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d061      	beq.n	8002178 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69db      	ldr	r3, [r3, #28]
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d146      	bne.n	800214a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020bc:	4b33      	ldr	r3, [pc, #204]	@ (800218c <HAL_RCC_OscConfig+0x4cc>)
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c2:	f7ff fb21 	bl	8001708 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ca:	f7ff fb1d 	bl	8001708 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e06d      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020dc:	4b29      	ldr	r3, [pc, #164]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f0      	bne.n	80020ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020f0:	d108      	bne.n	8002104 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020f2:	4b24      	ldr	r3, [pc, #144]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	4921      	ldr	r1, [pc, #132]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002104:	4b1f      	ldr	r3, [pc, #124]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a19      	ldr	r1, [r3, #32]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	430b      	orrs	r3, r1
 8002116:	491b      	ldr	r1, [pc, #108]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800211c:	4b1b      	ldr	r3, [pc, #108]	@ (800218c <HAL_RCC_OscConfig+0x4cc>)
 800211e:	2201      	movs	r2, #1
 8002120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002122:	f7ff faf1 	bl	8001708 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212a:	f7ff faed 	bl	8001708 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e03d      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800213c:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d0f0      	beq.n	800212a <HAL_RCC_OscConfig+0x46a>
 8002148:	e035      	b.n	80021b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <HAL_RCC_OscConfig+0x4cc>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002150:	f7ff fada 	bl	8001708 <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002158:	f7ff fad6 	bl	8001708 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e026      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800216a:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <HAL_RCC_OscConfig+0x4c4>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f0      	bne.n	8002158 <HAL_RCC_OscConfig+0x498>
 8002176:	e01e      	b.n	80021b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69db      	ldr	r3, [r3, #28]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d107      	bne.n	8002190 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e019      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
 8002184:	40021000 	.word	0x40021000
 8002188:	40007000 	.word	0x40007000
 800218c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002190:	4b0b      	ldr	r3, [pc, #44]	@ (80021c0 <HAL_RCC_OscConfig+0x500>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d106      	bne.n	80021b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d001      	beq.n	80021b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e000      	b.n	80021b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3718      	adds	r7, #24
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40021000 	.word	0x40021000

080021c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d101      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0d0      	b.n	800237a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021d8:	4b6a      	ldr	r3, [pc, #424]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d910      	bls.n	8002208 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021e6:	4b67      	ldr	r3, [pc, #412]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f023 0207 	bic.w	r2, r3, #7
 80021ee:	4965      	ldr	r1, [pc, #404]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f6:	4b63      	ldr	r3, [pc, #396]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	429a      	cmp	r2, r3
 8002202:	d001      	beq.n	8002208 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e0b8      	b.n	800237a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d020      	beq.n	8002256 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002220:	4b59      	ldr	r3, [pc, #356]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	4a58      	ldr	r2, [pc, #352]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002226:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800222a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0308 	and.w	r3, r3, #8
 8002234:	2b00      	cmp	r3, #0
 8002236:	d005      	beq.n	8002244 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002238:	4b53      	ldr	r3, [pc, #332]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4a52      	ldr	r2, [pc, #328]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 800223e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002242:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002244:	4b50      	ldr	r3, [pc, #320]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	494d      	ldr	r1, [pc, #308]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002252:	4313      	orrs	r3, r2
 8002254:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	d040      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d107      	bne.n	800227a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800226a:	4b47      	ldr	r3, [pc, #284]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d115      	bne.n	80022a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e07f      	b.n	800237a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b02      	cmp	r3, #2
 8002280:	d107      	bne.n	8002292 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002282:	4b41      	ldr	r3, [pc, #260]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d109      	bne.n	80022a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e073      	b.n	800237a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002292:	4b3d      	ldr	r3, [pc, #244]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e06b      	b.n	800237a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022a2:	4b39      	ldr	r3, [pc, #228]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f023 0203 	bic.w	r2, r3, #3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4936      	ldr	r1, [pc, #216]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022b4:	f7ff fa28 	bl	8001708 <HAL_GetTick>
 80022b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	e00a      	b.n	80022d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022bc:	f7ff fa24 	bl	8001708 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e053      	b.n	800237a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 020c 	and.w	r2, r3, #12
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d1eb      	bne.n	80022bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022e4:	4b27      	ldr	r3, [pc, #156]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d210      	bcs.n	8002314 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f2:	4b24      	ldr	r3, [pc, #144]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f023 0207 	bic.w	r2, r3, #7
 80022fa:	4922      	ldr	r1, [pc, #136]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	4313      	orrs	r3, r2
 8002300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002302:	4b20      	ldr	r3, [pc, #128]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0307 	and.w	r3, r3, #7
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d001      	beq.n	8002314 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e032      	b.n	800237a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	2b00      	cmp	r3, #0
 800231e:	d008      	beq.n	8002332 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002320:	4b19      	ldr	r3, [pc, #100]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	4916      	ldr	r1, [pc, #88]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	4313      	orrs	r3, r2
 8002330:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b00      	cmp	r3, #0
 800233c:	d009      	beq.n	8002352 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800233e:	4b12      	ldr	r3, [pc, #72]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	490e      	ldr	r1, [pc, #56]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 800234e:	4313      	orrs	r3, r2
 8002350:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002352:	f000 f821 	bl	8002398 <HAL_RCC_GetSysClockFreq>
 8002356:	4602      	mov	r2, r0
 8002358:	4b0b      	ldr	r3, [pc, #44]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	091b      	lsrs	r3, r3, #4
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	490a      	ldr	r1, [pc, #40]	@ (800238c <HAL_RCC_ClockConfig+0x1c8>)
 8002364:	5ccb      	ldrb	r3, [r1, r3]
 8002366:	fa22 f303 	lsr.w	r3, r2, r3
 800236a:	4a09      	ldr	r2, [pc, #36]	@ (8002390 <HAL_RCC_ClockConfig+0x1cc>)
 800236c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800236e:	4b09      	ldr	r3, [pc, #36]	@ (8002394 <HAL_RCC_ClockConfig+0x1d0>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff f986 	bl	8001684 <HAL_InitTick>

  return HAL_OK;
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40022000 	.word	0x40022000
 8002388:	40021000 	.word	0x40021000
 800238c:	08002ca4 	.word	0x08002ca4
 8002390:	200000cc 	.word	0x200000cc
 8002394:	200000d0 	.word	0x200000d0

08002398 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002398:	b480      	push	{r7}
 800239a:	b087      	sub	sp, #28
 800239c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	2300      	movs	r3, #0
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	2300      	movs	r3, #0
 80023ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023b2:	4b1e      	ldr	r3, [pc, #120]	@ (800242c <HAL_RCC_GetSysClockFreq+0x94>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f003 030c 	and.w	r3, r3, #12
 80023be:	2b04      	cmp	r3, #4
 80023c0:	d002      	beq.n	80023c8 <HAL_RCC_GetSysClockFreq+0x30>
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d003      	beq.n	80023ce <HAL_RCC_GetSysClockFreq+0x36>
 80023c6:	e027      	b.n	8002418 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023c8:	4b19      	ldr	r3, [pc, #100]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x98>)
 80023ca:	613b      	str	r3, [r7, #16]
      break;
 80023cc:	e027      	b.n	800241e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	0c9b      	lsrs	r3, r3, #18
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	4a17      	ldr	r2, [pc, #92]	@ (8002434 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023d8:	5cd3      	ldrb	r3, [r2, r3]
 80023da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d010      	beq.n	8002408 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023e6:	4b11      	ldr	r3, [pc, #68]	@ (800242c <HAL_RCC_GetSysClockFreq+0x94>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	0c5b      	lsrs	r3, r3, #17
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	4a11      	ldr	r2, [pc, #68]	@ (8002438 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023f2:	5cd3      	ldrb	r3, [r2, r3]
 80023f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x98>)
 80023fa:	fb03 f202 	mul.w	r2, r3, r2
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	fbb2 f3f3 	udiv	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]
 8002406:	e004      	b.n	8002412 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a0c      	ldr	r2, [pc, #48]	@ (800243c <HAL_RCC_GetSysClockFreq+0xa4>)
 800240c:	fb02 f303 	mul.w	r3, r2, r3
 8002410:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	613b      	str	r3, [r7, #16]
      break;
 8002416:	e002      	b.n	800241e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002418:	4b05      	ldr	r3, [pc, #20]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x98>)
 800241a:	613b      	str	r3, [r7, #16]
      break;
 800241c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800241e:	693b      	ldr	r3, [r7, #16]
}
 8002420:	4618      	mov	r0, r3
 8002422:	371c      	adds	r7, #28
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	40021000 	.word	0x40021000
 8002430:	007a1200 	.word	0x007a1200
 8002434:	08002cb4 	.word	0x08002cb4
 8002438:	08002cc4 	.word	0x08002cc4
 800243c:	003d0900 	.word	0x003d0900

08002440 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002448:	4b0a      	ldr	r3, [pc, #40]	@ (8002474 <RCC_Delay+0x34>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a0a      	ldr	r2, [pc, #40]	@ (8002478 <RCC_Delay+0x38>)
 800244e:	fba2 2303 	umull	r2, r3, r2, r3
 8002452:	0a5b      	lsrs	r3, r3, #9
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	fb02 f303 	mul.w	r3, r2, r3
 800245a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800245c:	bf00      	nop
  }
  while (Delay --);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	1e5a      	subs	r2, r3, #1
 8002462:	60fa      	str	r2, [r7, #12]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1f9      	bne.n	800245c <RCC_Delay+0x1c>
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	200000cc 	.word	0x200000cc
 8002478:	10624dd3 	.word	0x10624dd3

0800247c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e041      	b.n	8002512 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d106      	bne.n	80024a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff f852 	bl	800154c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2202      	movs	r2, #2
 80024ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3304      	adds	r3, #4
 80024b8:	4619      	mov	r1, r3
 80024ba:	4610      	mov	r0, r2
 80024bc:	f000 fa56 	bl	800296c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b01      	cmp	r3, #1
 800252e:	d001      	beq.n	8002534 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e035      	b.n	80025a0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 0201 	orr.w	r2, r2, #1
 800254a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a16      	ldr	r2, [pc, #88]	@ (80025ac <HAL_TIM_Base_Start_IT+0x90>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d009      	beq.n	800256a <HAL_TIM_Base_Start_IT+0x4e>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800255e:	d004      	beq.n	800256a <HAL_TIM_Base_Start_IT+0x4e>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a12      	ldr	r2, [pc, #72]	@ (80025b0 <HAL_TIM_Base_Start_IT+0x94>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d111      	bne.n	800258e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2b06      	cmp	r3, #6
 800257a:	d010      	beq.n	800259e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800258c:	e007      	b.n	800259e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f042 0201 	orr.w	r2, r2, #1
 800259c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	40012c00 	.word	0x40012c00
 80025b0:	40000400 	.word	0x40000400

080025b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d020      	beq.n	8002618 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d01b      	beq.n	8002618 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f06f 0202 	mvn.w	r2, #2
 80025e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2201      	movs	r2, #1
 80025ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	f003 0303 	and.w	r3, r3, #3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f998 	bl	8002934 <HAL_TIM_IC_CaptureCallback>
 8002604:	e005      	b.n	8002612 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f98b 	bl	8002922 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f000 f99a 	bl	8002946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b00      	cmp	r3, #0
 8002620:	d020      	beq.n	8002664 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b00      	cmp	r3, #0
 800262a:	d01b      	beq.n	8002664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f06f 0204 	mvn.w	r2, #4
 8002634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2202      	movs	r2, #2
 800263a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f972 	bl	8002934 <HAL_TIM_IC_CaptureCallback>
 8002650:	e005      	b.n	800265e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f965 	bl	8002922 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 f974 	bl	8002946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f003 0308 	and.w	r3, r3, #8
 800266a:	2b00      	cmp	r3, #0
 800266c:	d020      	beq.n	80026b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f003 0308 	and.w	r3, r3, #8
 8002674:	2b00      	cmp	r3, #0
 8002676:	d01b      	beq.n	80026b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f06f 0208 	mvn.w	r2, #8
 8002680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2204      	movs	r2, #4
 8002686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f94c 	bl	8002934 <HAL_TIM_IC_CaptureCallback>
 800269c:	e005      	b.n	80026aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f93f 	bl	8002922 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 f94e 	bl	8002946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d020      	beq.n	80026fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f003 0310 	and.w	r3, r3, #16
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d01b      	beq.n	80026fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f06f 0210 	mvn.w	r2, #16
 80026cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2208      	movs	r2, #8
 80026d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f926 	bl	8002934 <HAL_TIM_IC_CaptureCallback>
 80026e8:	e005      	b.n	80026f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 f919 	bl	8002922 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f000 f928 	bl	8002946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00c      	beq.n	8002720 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b00      	cmp	r3, #0
 800270e:	d007      	beq.n	8002720 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f06f 0201 	mvn.w	r2, #1
 8002718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7fe fed2 	bl	80014c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00c      	beq.n	8002744 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002730:	2b00      	cmp	r3, #0
 8002732:	d007      	beq.n	8002744 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800273c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 fa6f 	bl	8002c22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00c      	beq.n	8002768 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 f8f8 	bl	8002958 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f003 0320 	and.w	r3, r3, #32
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00c      	beq.n	800278c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f003 0320 	and.w	r3, r3, #32
 8002778:	2b00      	cmp	r3, #0
 800277a:	d007      	beq.n	800278c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f06f 0220 	mvn.w	r2, #32
 8002784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f000 fa42 	bl	8002c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800278c:	bf00      	nop
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800279e:	2300      	movs	r3, #0
 80027a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d101      	bne.n	80027b0 <HAL_TIM_ConfigClockSource+0x1c>
 80027ac:	2302      	movs	r3, #2
 80027ae:	e0b4      	b.n	800291a <HAL_TIM_ConfigClockSource+0x186>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2202      	movs	r2, #2
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80027ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80027d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027e8:	d03e      	beq.n	8002868 <HAL_TIM_ConfigClockSource+0xd4>
 80027ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027ee:	f200 8087 	bhi.w	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 80027f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027f6:	f000 8086 	beq.w	8002906 <HAL_TIM_ConfigClockSource+0x172>
 80027fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027fe:	d87f      	bhi.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 8002800:	2b70      	cmp	r3, #112	@ 0x70
 8002802:	d01a      	beq.n	800283a <HAL_TIM_ConfigClockSource+0xa6>
 8002804:	2b70      	cmp	r3, #112	@ 0x70
 8002806:	d87b      	bhi.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 8002808:	2b60      	cmp	r3, #96	@ 0x60
 800280a:	d050      	beq.n	80028ae <HAL_TIM_ConfigClockSource+0x11a>
 800280c:	2b60      	cmp	r3, #96	@ 0x60
 800280e:	d877      	bhi.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 8002810:	2b50      	cmp	r3, #80	@ 0x50
 8002812:	d03c      	beq.n	800288e <HAL_TIM_ConfigClockSource+0xfa>
 8002814:	2b50      	cmp	r3, #80	@ 0x50
 8002816:	d873      	bhi.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 8002818:	2b40      	cmp	r3, #64	@ 0x40
 800281a:	d058      	beq.n	80028ce <HAL_TIM_ConfigClockSource+0x13a>
 800281c:	2b40      	cmp	r3, #64	@ 0x40
 800281e:	d86f      	bhi.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 8002820:	2b30      	cmp	r3, #48	@ 0x30
 8002822:	d064      	beq.n	80028ee <HAL_TIM_ConfigClockSource+0x15a>
 8002824:	2b30      	cmp	r3, #48	@ 0x30
 8002826:	d86b      	bhi.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 8002828:	2b20      	cmp	r3, #32
 800282a:	d060      	beq.n	80028ee <HAL_TIM_ConfigClockSource+0x15a>
 800282c:	2b20      	cmp	r3, #32
 800282e:	d867      	bhi.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
 8002830:	2b00      	cmp	r3, #0
 8002832:	d05c      	beq.n	80028ee <HAL_TIM_ConfigClockSource+0x15a>
 8002834:	2b10      	cmp	r3, #16
 8002836:	d05a      	beq.n	80028ee <HAL_TIM_ConfigClockSource+0x15a>
 8002838:	e062      	b.n	8002900 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800284a:	f000 f96a 	bl	8002b22 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800285c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	609a      	str	r2, [r3, #8]
      break;
 8002866:	e04f      	b.n	8002908 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002878:	f000 f953 	bl	8002b22 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800288a:	609a      	str	r2, [r3, #8]
      break;
 800288c:	e03c      	b.n	8002908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800289a:	461a      	mov	r2, r3
 800289c:	f000 f8ca 	bl	8002a34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2150      	movs	r1, #80	@ 0x50
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 f921 	bl	8002aee <TIM_ITRx_SetConfig>
      break;
 80028ac:	e02c      	b.n	8002908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80028ba:	461a      	mov	r2, r3
 80028bc:	f000 f8e8 	bl	8002a90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2160      	movs	r1, #96	@ 0x60
 80028c6:	4618      	mov	r0, r3
 80028c8:	f000 f911 	bl	8002aee <TIM_ITRx_SetConfig>
      break;
 80028cc:	e01c      	b.n	8002908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028da:	461a      	mov	r2, r3
 80028dc:	f000 f8aa 	bl	8002a34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2140      	movs	r1, #64	@ 0x40
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 f901 	bl	8002aee <TIM_ITRx_SetConfig>
      break;
 80028ec:	e00c      	b.n	8002908 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4619      	mov	r1, r3
 80028f8:	4610      	mov	r0, r2
 80028fa:	f000 f8f8 	bl	8002aee <TIM_ITRx_SetConfig>
      break;
 80028fe:	e003      	b.n	8002908 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	73fb      	strb	r3, [r7, #15]
      break;
 8002904:	e000      	b.n	8002908 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002906:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002918:	7bfb      	ldrb	r3, [r7, #15]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002922:	b480      	push	{r7}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr

08002946 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr

08002958 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr
	...

0800296c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a2b      	ldr	r2, [pc, #172]	@ (8002a2c <TIM_Base_SetConfig+0xc0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d007      	beq.n	8002994 <TIM_Base_SetConfig+0x28>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800298a:	d003      	beq.n	8002994 <TIM_Base_SetConfig+0x28>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a28      	ldr	r2, [pc, #160]	@ (8002a30 <TIM_Base_SetConfig+0xc4>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d108      	bne.n	80029a6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800299a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	68fa      	ldr	r2, [r7, #12]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a20      	ldr	r2, [pc, #128]	@ (8002a2c <TIM_Base_SetConfig+0xc0>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d007      	beq.n	80029be <TIM_Base_SetConfig+0x52>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029b4:	d003      	beq.n	80029be <TIM_Base_SetConfig+0x52>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002a30 <TIM_Base_SetConfig+0xc4>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d108      	bne.n	80029d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	4313      	orrs	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a0d      	ldr	r2, [pc, #52]	@ (8002a2c <TIM_Base_SetConfig+0xc0>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d103      	bne.n	8002a04 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d005      	beq.n	8002a22 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	f023 0201 	bic.w	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	611a      	str	r2, [r3, #16]
  }
}
 8002a22:	bf00      	nop
 8002a24:	3714      	adds	r7, #20
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr
 8002a2c:	40012c00 	.word	0x40012c00
 8002a30:	40000400 	.word	0x40000400

08002a34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b087      	sub	sp, #28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	f023 0201 	bic.w	r2, r3, #1
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	f023 030a 	bic.w	r3, r3, #10
 8002a70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	693a      	ldr	r2, [r7, #16]
 8002a7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	621a      	str	r2, [r3, #32]
}
 8002a86:	bf00      	nop
 8002a88:	371c      	adds	r7, #28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr

08002a90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	f023 0210 	bic.w	r2, r3, #16
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002aba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	031b      	lsls	r3, r3, #12
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002acc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	011b      	lsls	r3, r3, #4
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	621a      	str	r2, [r3, #32]
}
 8002ae4:	bf00      	nop
 8002ae6:	371c      	adds	r7, #28
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr

08002aee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b085      	sub	sp, #20
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b06:	683a      	ldr	r2, [r7, #0]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f043 0307 	orr.w	r3, r3, #7
 8002b10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	609a      	str	r2, [r3, #8]
}
 8002b18:	bf00      	nop
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bc80      	pop	{r7}
 8002b20:	4770      	bx	lr

08002b22 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b087      	sub	sp, #28
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b3c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	021a      	lsls	r2, r3, #8
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	431a      	orrs	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	609a      	str	r2, [r3, #8]
}
 8002b56:	bf00      	nop
 8002b58:	371c      	adds	r7, #28
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d101      	bne.n	8002b78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e041      	b.n	8002bfc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2202      	movs	r2, #2
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68fa      	ldr	r2, [r7, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a14      	ldr	r2, [pc, #80]	@ (8002c08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d009      	beq.n	8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bc4:	d004      	beq.n	8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a10      	ldr	r2, [pc, #64]	@ (8002c0c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d10c      	bne.n	8002bea <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bc80      	pop	{r7}
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40012c00 	.word	0x40012c00
 8002c0c:	40000400 	.word	0x40000400

08002c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr

08002c22 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bc80      	pop	{r7}
 8002c32:	4770      	bx	lr

08002c34 <memset>:
 8002c34:	4603      	mov	r3, r0
 8002c36:	4402      	add	r2, r0
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d100      	bne.n	8002c3e <memset+0xa>
 8002c3c:	4770      	bx	lr
 8002c3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c42:	e7f9      	b.n	8002c38 <memset+0x4>

08002c44 <__libc_init_array>:
 8002c44:	b570      	push	{r4, r5, r6, lr}
 8002c46:	2600      	movs	r6, #0
 8002c48:	4d0c      	ldr	r5, [pc, #48]	@ (8002c7c <__libc_init_array+0x38>)
 8002c4a:	4c0d      	ldr	r4, [pc, #52]	@ (8002c80 <__libc_init_array+0x3c>)
 8002c4c:	1b64      	subs	r4, r4, r5
 8002c4e:	10a4      	asrs	r4, r4, #2
 8002c50:	42a6      	cmp	r6, r4
 8002c52:	d109      	bne.n	8002c68 <__libc_init_array+0x24>
 8002c54:	f000 f81a 	bl	8002c8c <_init>
 8002c58:	2600      	movs	r6, #0
 8002c5a:	4d0a      	ldr	r5, [pc, #40]	@ (8002c84 <__libc_init_array+0x40>)
 8002c5c:	4c0a      	ldr	r4, [pc, #40]	@ (8002c88 <__libc_init_array+0x44>)
 8002c5e:	1b64      	subs	r4, r4, r5
 8002c60:	10a4      	asrs	r4, r4, #2
 8002c62:	42a6      	cmp	r6, r4
 8002c64:	d105      	bne.n	8002c72 <__libc_init_array+0x2e>
 8002c66:	bd70      	pop	{r4, r5, r6, pc}
 8002c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c6c:	4798      	blx	r3
 8002c6e:	3601      	adds	r6, #1
 8002c70:	e7ee      	b.n	8002c50 <__libc_init_array+0xc>
 8002c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c76:	4798      	blx	r3
 8002c78:	3601      	adds	r6, #1
 8002c7a:	e7f2      	b.n	8002c62 <__libc_init_array+0x1e>
 8002c7c:	08002cc8 	.word	0x08002cc8
 8002c80:	08002cc8 	.word	0x08002cc8
 8002c84:	08002cc8 	.word	0x08002cc8
 8002c88:	08002ccc 	.word	0x08002ccc

08002c8c <_init>:
 8002c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8e:	bf00      	nop
 8002c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c92:	bc08      	pop	{r3}
 8002c94:	469e      	mov	lr, r3
 8002c96:	4770      	bx	lr

08002c98 <_fini>:
 8002c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9a:	bf00      	nop
 8002c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c9e:	bc08      	pop	{r3}
 8002ca0:	469e      	mov	lr, r3
 8002ca2:	4770      	bx	lr
