// Seed: 2859297172
module module_0;
  reg  id_1 = (1);
  wire id_2;
  initial begin : LABEL_0
    id_1 += id_2;
    id_1 <= #id_2 -1;
  end
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ;
  wire id_45;
  assign module_1.id_2 = 0;
  wor id_46 = -1;
  struct packed {
    id_47 id_48;
    logic id_49;
  } id_50;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  uwire id_4,
    output uwire id_5
);
  module_0 modCall_1 ();
  logic [1 : 1] id_7;
  ;
endmodule
