<!DOCTYPE HTML>
<html xmlns="http://www.w3.org/1999/xhtml" itemscope="" itemtype="http://www.mathworks.com/help/schema/MathWorksDocPage">
<head>
<meta xmlns="http://www.w3.org/1999/xhtml" charset="utf-8">
<meta xmlns="http://www.w3.org/1999/xhtml" name="viewport" content="width=device-width, initial-scale=1.0">
<meta xmlns="http://www.w3.org/1999/xhtml" http-equiv="X-UA-Compatible" content="IE=edge">
<title>FPGA, ASIC, and SoC Development</title>
<script xmlns="http://www.w3.org/1999/xhtml" type="application/ld+json">
      {
      "@context": "http://schema.org",
      "@type": "BreadcrumbList",
      "itemListElement":
      [{
          "@type": "ListItem",
          "position": 1,

          "item": {
          "@id": "index.html",
          "name": "Cross-product categories"
}

          } ]
      }</script><script xmlns="http://www.w3.org/1999/xhtml" type="application/ld+json">
        {
        "@context": "http://schema.org",
        "@type": "ItemList",
          "name": "ExampleTopics",

        "itemListElement":
        [
        "../soc/ug/hwsw-stream.html",
        "../hdlverifier/ug/verify-hdl-implementation-of-pid-controller-using-fpga-in-the-loop.html",
        "../visionhdl/ug/yolov2-vehicle-detector.html",
        "../hdlcoder/ug/field-oriented-control-of-a-permanent-magnet-synchronous-machine.html",
        "../soc/ug/5g-nr-sib1-recovery-using-analog-devices-ad9361-ad9364.html",
        "../hdlverifier/ug/use-svdpi-to-verify-5g-wireless-apps.html",
        "../soc/ug/transmit-and-receive-tone-using-RFSoC-device-simulate.html",
        "../dsphdl/ug/digital-down-converter-for-LTE.html",
        "../wireless-hdl/ug/hdlofdmreceiver.html",
        "../visionhdl/gs/matlab-to-simulink-workflow.html",
        "../hdlverifier/ug/get-started-simulink-cosimulation-hdl.html",
        "../hdlverifier/xilinxfpgaboards/ug/access-fpga-external-memory-using-matlab-as-axi-master.html",
        "../hdlcoder/ug/getting-started-with-axi4-stream-interface-in-zynq-workflow.html",
        "../soc/ug/transmitandreceivetoneusingRFSoCdevicegenerate.html"
        ],
        "itemListOrder": "http://schema.org/ItemListOrderAscending"
        }
        </script><link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/bootstrap.min.css" rel="stylesheet" type="text/css">


  <meta xmlns="http://www.w3.org/1999/xhtml" http-equiv="Content-Script-Type" content="text/javascript">
<meta xmlns="http://www.w3.org/1999/xhtml" name="toctype" itemprop="pagetype" content="cat">
<meta xmlns="http://www.w3.org/1999/xhtml" name="infotype" itemprop="infotype" content="cat">

<meta xmlns="http://www.w3.org/1999/xhtml" name="description" itemprop="description" content="Automate your workflow&#8212;from algorithm development to hardware design and verification"><script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/jquery/jquery-3.6.0.min.js"></script><script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/jquery/jquery-migrate.min.js"></script>
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/site6.css" rel="stylesheet" type="text/css">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/site6_lg.css" rel="stylesheet" media="screen and (min-width: 1200px)">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/site6_md.css" rel="stylesheet" media="screen and (min-width: 992px) and (max-width: 1199px)">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/site6_sm+xs.css" rel="stylesheet" media="screen and (max-width: 991px)">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/site6_sm.css" rel="stylesheet" media="screen and (min-width: 768px) and (max-width: 991px)">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/site6_xs.css" rel="stylesheet" media="screen and (max-width: 767px)">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/site6_offcanvas_v2.css" rel="stylesheet" type="text/css">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/shared/highlight/styles/mwdochighlight.min.css" rel="stylesheet" type="text/css">

<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/l10n.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/docscripts.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/f1help.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/docscripts.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/mw.imageanimation.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/jquery.highlight.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/underscore-min.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/use_platform_screenshots.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/suggest.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/overload.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/helpservices.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/productfilter.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/matlab_dialog_shared.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/highlight/highlight.min.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/localstorage.js"></script><script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/above_product_landing.js"></script><script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/scripts/saxonjs/SaxonJS2.rt.js"></script><script xmlns="http://www.w3.org/1999/xhtml">
            window.history.replaceState(window.location.href, null, ""); // Initialize
            window.onload = function() {    
            mystylesheetLocation = "../includes/shared/scripts/product_group-sef.json";
            mysourceLocation = "../docset/docset.xml";
            doccentertype = "product";
            langcode = "";
            getProductFilteredList(mystylesheetLocation, mysourceLocation, doccentertype, langcode);  
            }
          </script>




<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/jquery/jquery.mobile.custom.min.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/bootstrap.bundle.min.js"></script>
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/product/scripts/global.js"></script>
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/doc_center_base.css" rel="stylesheet" type="text/css">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/doc_center_installed.css" rel="stylesheet" type="text/css">
<link xmlns="http://www.w3.org/1999/xhtml" href="../includes/product/css/doc_center_print.css" rel="stylesheet" type="text/css" media="print">
<script xmlns="http://www.w3.org/1999/xhtml" src="../includes/shared/equationrenderer/release/MathRenderer.js"></script>
</head>
<body id="responsive_offcanvas">
<div xmlns="http://www.w3.org/1999/xhtml" id="doc_header_spacer" class="header"></div>
<div xmlns="http://www.w3.org/1999/xhtml" class="section_header level_3"><div class="container-fluid"><div class="row" id="mobile_search_row"><div class="col-sm-6 col-md-7 has_horizontal_local_nav" id="section_header_title"><div class="section_header_content"><div class="section_header_title"><h1><a href="../documentation-center.html">Help Center</a></h1></div></div></div><div class="col-12 col-sm-6 col-md-5" id="mobile_search"><div class="search_nested_content_container"><form id="docsearch_form" name="docsearch_form" method="get" data-release="R2025b" data-language="en" action="../templates/searchresults.html"><div class="input-group tokenized_search_field"><label class="visually-hidden form-label">Search Help</label><input type="text" class="form-control conjoined_search" autocomplete="off" name="qdoc" placeholder="Search Help" id="docsearch"> <div><button type="submit" name="submitsearch" id="submitsearch" class="btn icon-search btn_search_adjacent btn_search icon_16" tabindex="-1"></button></div></div></form></div><button class="btn icon-remove btn_search float-end icon_32 d-sm-none" data-bs-toggle="collapse" href="#mobile_search" aria-expanded="false" aria-controls="mobile_search"></button></div><div class="d-sm-none" id="search_actuator"><button class="btn icon-search btn_search float-end icon_16" data-bs-toggle="collapse" href="#mobile_search" aria-expanded="false" aria-controls="mobile_search"></button></div></div></div></div><div class="row-offcanvas row-offcanvas-left">
<div xmlns="http://www.w3.org/1999/xhtml" class="sidebar-offcanvas" id="sidebar">
<nav class="offcanvas_nav" role="navigation">
<div class="offcanvas_actuator" data-bs-toggle="offcanvas" data-bs-target="#sidebar" id="nav_toggle"><button type="button" class="btn"><span class="visually-hidden">Off-Canvas Navigation Menu Toggle
                  Off-Canvas Navigation Menu Toggle</span><span class="icon-menu"></span></button><span class="offcanvas_actuator_label" id="translation_icon-menu" tabindex="-1" aria-hidden="true"></span></div><div class="nav_list_wrapper" id="nav_list_wrapper"><nav class="offcanvas_nav" role="navigation"><ul class="nav_breadcrumb" id="ul_left_nav_ancestors"><li itemscope="" itemtype="http://www.data-vocabulary.org/Breadcrumb" itemprop="breadcrumb"><a href="../documentation-center.html?s_tid=CRUX_lftnav" itemprop="url"><span itemprop="title">Documentation Home</span></a></li></ul><div class="tab-container" id="prodgroup_tab"><div class="tab-content remove_border remove_padding"><div role="tabpanel" class="tab-pane active" id="tab_doc_categories"><div class="search_refine" style="margin-bottom:2px;"><h3>Category</h3></div><div class="search_refine" id="productgroup_grouping"><h3>Using MATLAB</h3><ul class="nav_toc"><li id="leftnav_matlab"><a href="../matlab/index.html?s_tid=CRUX_lftnav">MATLAB</a></li><li id="leftnav_matlab-copilot"><a href="../matlab-copilot/index.html?s_tid=CRUX_lftnav">MATLAB Copilot</a></li></ul></div><div class="search_refine" id="productgroup_grouping"><h3>Using Simulink</h3><ul class="nav_toc"><li id="leftnav_simulink"><a href="../simulink/index.html?s_tid=CRUX_lftnav">Simulink</a></li><li id="leftnav_physical-modeling"><a href="physical-modeling.html?s_tid=CRUX_lftnav">Physical Modeling</a></li><li id="leftnav_event-based-modeling"><a href="event-based-modeling.html?s_tid=CRUX_lftnav">Event-Based Modeling</a></li><li id="leftnav_real-time-simulation-and-testing"><a href="real-time-simulation-and-testing.html?s_tid=CRUX_lftnav">Real-Time Simulation and Testing</a></li></ul></div><div class="search_refine" id="productgroup_grouping"><h3>Workflows</h3><ul class="nav_toc"><li id="leftnav_parallel-computing"><a href="parallel-computing.html?s_tid=CRUX_lftnav">Parallel Computing</a></li><li id="leftnav_reporting-and-database-access"><a href="reporting-and-database-access.html?s_tid=CRUX_lftnav">Reporting and Database Access</a></li><li id="leftnav_systems-engineering"><a href="systems-engineering.html?s_tid=CRUX_lftnav">Systems Engineering</a></li><li id="leftnav_code-generation"><a href="code-generation.html?s_tid=CRUX_lftnav">Code Generation</a></li><li id="leftnav_application-deployment"><a href="application-deployment.html?s_tid=CRUX_lftnav">Application Deployment</a></li><li id="leftnav_verification-validation-and-test"><a href="verification-validation-and-test.html?s_tid=CRUX_lftnav">Verification, Validation, and Test</a></li><li id="leftnav_cloud-capabilities"><a href="cloud-capabilities.html?s_tid=CRUX_lftnav">Cloud Capabilities</a></li><li id="leftnav_teaching-and-learning"><a href="teaching-and-learning.html?s_tid=CRUX_lftnav">Teaching and Learning</a></li></ul></div><div class="search_refine" id="productgroup_grouping"><h3>Applications</h3><ul class="nav_toc"><li id="leftnav_ai-and-statistics"><a href="ai-and-statistics.html?s_tid=CRUX_lftnav">AI and Statistics</a></li><li id="leftnav_mathematics-and-optimization"><a href="mathematics-and-optimization.html?s_tid=CRUX_lftnav">Mathematics and Optimization</a></li><li id="leftnav_signal-processing"><a href="signal-processing.html?s_tid=CRUX_lftnav">Signal Processing</a></li><li id="leftnav_image-processing-and-computer-vision"><a href="image-processing-and-computer-vision.html?s_tid=CRUX_lftnav">Image Processing and Computer Vision</a></li><li id="leftnav_control-systems"><a href="control-systems.html?s_tid=CRUX_lftnav">Control Systems</a></li><li id="leftnav_test-and-measurement"><a href="test-and-measurement.html?s_tid=CRUX_lftnav">Test and Measurement</a></li><li id="leftnav_rf-and-mixed-signal"><a href="rf-and-mixed-signal.html?s_tid=CRUX_lftnav">RF and Mixed Signal</a></li><li id="leftnav_wireless-communications"><a href="wireless-communications.html?s_tid=CRUX_lftnav">Wireless Communications</a></li><li id="leftnav_radar"><a href="radar.html?s_tid=CRUX_lftnav">Radar</a></li><li id="leftnav_robotics-and-autonomous-systems"><a href="robotics-and-autonomous-systems.html?s_tid=CRUX_lftnav">Robotics and Autonomous Systems</a></li><li id="leftnav_fpga-asic-and-soc-development" class="active"><a href="fpga-asic-and-soc-development.html?s_tid=CRUX_lftnav">FPGA, ASIC, and SoC Development</a><ul><li id="leftnav_hdlcoder"><a href="../hdlcoder/index.html?s_tid=CRUX_lftnav">HDL Coder</a></li><li id="leftnav_hdlverifier"><a href="../hdlverifier/index.html?s_tid=CRUX_lftnav">HDL Verifier</a></li><li id="leftnav_deep-learning-hdl"><a href="../deep-learning-hdl/index.html?s_tid=CRUX_lftnav">Deep Learning HDL Toolbox</a></li><li id="leftnav_wireless-hdl"><a href="../wireless-hdl/index.html?s_tid=CRUX_lftnav">Wireless HDL Toolbox</a></li><li id="leftnav_visionhdl"><a href="../visionhdl/index.html?s_tid=CRUX_lftnav">Vision HDL Toolbox</a></li><li id="leftnav_dsphdl"><a href="../dsphdl/index.html?s_tid=CRUX_lftnav">DSP HDL Toolbox</a></li><li id="leftnav_fixedpoint"><a href="../fixedpoint/index.html?s_tid=CRUX_lftnav">Fixed-Point Designer</a></li><li id="leftnav_soc"><a href="../soc/index.html?s_tid=CRUX_lftnav">SoC Blockset</a></li></ul></li><li id="leftnav_computational-finance"><a href="computational-finance.html?s_tid=CRUX_lftnav">Computational Finance</a></li><li id="leftnav_computational-biology"><a href="computational-biology.html?s_tid=CRUX_lftnav">Computational Biology</a></li><li id="leftnav_code-verification"><a href="code-verification.html?s_tid=CRUX_lftnav">Code Verification</a></li><li id="leftnav_aerospace-and-defense"><a href="aerospace-and-defense.html?s_tid=CRUX_lftnav">Aerospace and Defense</a></li><li id="leftnav_automotive"><a href="automotive.html?s_tid=CRUX_lftnav">Automotive</a></li></ul></div></div></div></div></nav></div></nav>
<script src="../includes/product/scripts/offcanvas_v2.js"></script></div><!--END.CLASS sidebar-offcanvas-->
<div class="offcanvas_content_container">
<div xmlns="http://www.w3.org/1999/xhtml" class="sticky_header_container"><div class="horizontal_nav"><div class="horizontal_nav_container"><div class="offcanvas_horizontal_nav"><div class="container-fluid"><div class="row"><div class="col-sm-12 d-none d-sm-block"><nav class="navbar navbar-default" role="navigation" id="subnav"><div><ul class="nav navbar-nav crux_browse"><li id="crux_nav_documentation" class="crux_resource active">Documentation</li><li id="crux_nav_example" class="crux_resource"><a href="examples.html?category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Examples</a></li><li id="crux_nav_function" class="crux_resource"><a href="referencelist.html?type=function&amp;category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Functions</a></li><li id="crux_nav_block" class="crux_resource"><a href="referencelist.html?type=block&amp;category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Blocks</a></li><li id="crux_nav_app" class="crux_resource"><a href="referencelist.html?type=app&amp;category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Apps</a></li></ul></div></nav></div><div class="d-sm-none"><div class="container-fluid"><div class="row"><div class="col-9"><div class="mobile_crux_nav_trigger"><div class="btn-group"><button type="button" class="btn btn-default dropdown-toggle" data-bs-toggle="dropdown" aria-haspopup="true" aria-expanded="false">Resources</button><ul class="dropdown-menu"><li id="crux_nav_mobile_documentation" class="crux_resource active">Documentation</li><li id="crux_nav_mobile_example" class="crux_resource"><a href="examples.html?category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Examples</a></li><li id="crux_nav_mobile_function" class="crux_resource"><a href="referencelist.html?type=function&amp;category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Functions</a></li><li id="crux_nav_mobile_block" class="crux_resource"><a href="referencelist.html?type=block&amp;category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Blocks</a></li><li id="crux_nav_mobile_app" class="crux_resource"><a href="referencelist.html?type=app&amp;category=fpga-asic-and-soc-development&amp;s_tid=CRUX_topnav">Apps</a></li></ul></div></div></div><div class="col-3"><div class="translate_placeholder"></div></div></div></div></div></div></div></div></div></div></div><div class="content_container" id="content_container" itemprop="content">
<div class="container-fluid">
<div class="row">
<div class="col-12">

<main id="skip_link_anchor" tabindex="-1">
<div xmlns="http://www.w3.org/1999/xhtml" id="product_info_alert"></div><section xmlns="http://www.w3.org/1999/xhtml" id="doc_center_content" lang="en" data-language="en"><div id="pgtype-category">
<h1 class="r2025b" itemprop="content title">FPGA, ASIC, and SoC Development</h1><div class="doc_topic_desc" itemprop="content purpose">Automate your workflow&#8212;from algorithm development to hardware design and
                verification</div>
<div class="start_here_container" id="starthere">
<div id="start_here_content"><div itemprop="content">

            <p>Use MATLAB<sup>&#x00AE;</sup> and Simulink<sup>&#x00AE;</sup> to develop prototype and production applications for deployment on
                FPGA, ASIC, and SoC devices. With MATLAB and Simulink, you can:</p>
            <p>
                </p>
<div class="itemizedlist"><ul><li><p>Model and simulate digital, analog, and software together at a
                            high-level of abstraction.</p></li><li><p>Convert to fixed point using automated guidance, or generate native
                            floating-point operations for any target device.</p></li><li><p>Analyze hardware and software architectures by modeling memories,
                            buses, and I/Os.</p></li><li><p>Generate optimized, readable, and traceable VHDL<sup>&#x00AE;</sup>, Verilog<sup>&#x00AE;</sup>, or <span class="entity">SystemVerilog</span> for implementation in digital logic.</p></li><li><p>Generate processor-optimized C/C++ code to target embedded processors.
                        </p></li><li><p>Verify your algorithm running in an HDL simulator or on an FPGA or SoC
                            device connected to your MATLAB or Simulink test bench.</p></li></ul></div><p>

            </p>
            <p><span class="guiicon"><span class="inlinemediaobject"><img src="fpgasocasic.png" alt="A four-stage workflow, with the following stages: 1. modeling and simulation, 2. code generation, 3. verification, and 4. deployment." height="157" width="663"></span></span></p>
        </div></div>
</div>
<div id="productgroup"><h2>Products for FPGA, ASIC, and SoC Development</h2><div class="doc_panel_container"><div class="card doc_panel doc_product_panel bg-light rounded-0" id="hdlcoder"><a href="../hdlcoder/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">HDL Coder</h3><p class="card-text">Generate Verilog, SystemVerilog, and VHDL code for FPGA and ASIC designs</p></div></a></div><div class="card doc_panel doc_product_panel bg-light rounded-0" id="hdlverifier"><a href="../hdlverifier/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">HDL Verifier</h3><p class="card-text">Find RTL bugs and generate testbenches for ASICs or FPGAs</p></div></a></div><div class="card doc_panel doc_product_panel bg-light rounded-0" id="deep-learning-hdl"><a href="../deep-learning-hdl/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">Deep Learning HDL Toolbox</h3><p class="card-text">Prototype and deploy deep learning networks on FPGAs and
    SoCs</p></div></a></div><div class="card doc_panel doc_product_panel bg-light rounded-0" id="wireless-hdl"><a href="../wireless-hdl/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">Wireless HDL Toolbox</h3><p class="card-text">Design and implement wireless communications subsystems for FPGAs, ASICs, and SoCs</p></div></a></div><div class="card doc_panel doc_product_panel bg-light rounded-0" id="visionhdl"><a href="../visionhdl/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">Vision HDL Toolbox</h3><p class="card-text">Design image processing, video, and computer vision systems for
      FPGAs and ASICs </p></div></a></div><div class="card doc_panel doc_product_panel bg-light rounded-0" id="dsphdl"><a href="../dsphdl/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">DSP HDL Toolbox</h3><p class="card-text">Design digital signal processing applications for FPGAs, ASICs, and
      SoCs</p></div></a></div><div class="card doc_panel doc_product_panel bg-light rounded-0" id="fixedpoint"><a href="../fixedpoint/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">Fixed-Point Designer</h3><p class="card-text">Model and optimize fixed-point and floating-point algorithms
    </p></div></a></div><div class="card doc_panel doc_product_panel bg-light rounded-0" id="soc"><a href="../soc/index.html?s_tid=hc_product_card"><div class="card-body"><h3 class="card-title">SoC Blockset</h3><p class="card-text">Design, analyze, and deploy hardware/software applications for
        AMD and Intel SoC devices</p></div></a></div></div></div><div class="moreabout_container"><h2>Topics</h2>
<div itemprop="content">
<div class="doc_subgroup_container" itemprop="content">
<h3>Modeling and Simulation</h3>

<ul class="list-unstyled"><li><strong><a href="../hdlcoder/ug/hdl-coder-simulink-templates.html" class="a">Use Simulink Templates for HDL Code Generation</a><span role="cross_prod"> (HDL Coder)</span></strong><br>
Use Simulink model templates for HDL code generation to create efficient hardware
          designs.
</li><li><strong><a href="../soc/ug/transmit-and-receive-tone-using-RFSoC-device-simulate.html" class="a">Transmit and Receive Tone Using AMD RFSoC Device - Part 1 System Design</a><span role="cross_prod"> (SoC Blockset)</span></strong><br>
Design and simulate data path using SoC Blockset&#x2122; on Xilinx<sup>&#x00AE;</sup> RFSoC device.
</li><li><strong><a href="../hdlcoder/ug/wireless-communications-design-for-fpgas-and-asics.html" class="a">Wireless Communications Design for ASICs, FPGAs, and SoCs</a><span role="cross_prod"> (HDL Coder)</span></strong><br>
Design wireless communication algorithms for hardware by using Wireless HDL Toolbox&#x2122; blocks.
</li><li><strong><a href="../dsphdl/ug/digital-down-converter-for-LTE.html" class="a">Implement Digital Downconverter for FPGA</a><span role="cross_prod"> (DSP HDL Toolbox)</span></strong><br>
Design a digital downconverter (DDC) for LTE on FPGAs.
</li><li><strong><a href="../wireless-hdl/ug/hdlofdmreceiver.html" class="a">HDL OFDM Receiver</a><span role="cross_prod"> (Wireless HDL Toolbox)</span></strong><br>
Implement OFDM-based wireless receiver optimized for hardware.
</li><li><strong><a href="../visionhdl/gs/matlab-to-simulink-workflow.html" class="a">Convert MATLAB Vision Algorithm to Hardware-Targeted Simulink Model</a><span role="cross_prod"> (Vision HDL Toolbox)</span></strong><br>
Create a hardware-targeted design in Simulink that implements the same behavior as a MATLAB reference design.
</li></ul></div>
<div class="doc_subgroup_container" itemprop="content">
<h3>Verification</h3>

<ul class="list-unstyled"><li><strong><a href="../hdlverifier/ug/get-started-simulink-cosimulation-hdl.html" class="a">Get Started with Simulink HDL Cosimulation</a><span role="cross_prod"> (HDL Verifier)</span></strong><br>
Set up an HDL Verifier&#8482; application using the Cosimulation Wizard in the Simulink&#174; environment.
</li><li><strong><a href="../hdlverifier/ug/fpga-in-the-loop-fil-simulation.html" class="a">FPGA-in-the-Loop Simulation</a><span role="cross_prod"> (HDL Verifier)</span></strong><br>
FPGA-in-the-loop (FIL) simulation provides the capability to
use Simulink or MATLAB software for testing designs in real hardware for any existing HDL code. 
</li><li><strong><a href="../hdlverifier/ug/data-capture-workflow.html" class="a">Data Capture Workflow</a><span role="cross_prod"> (HDL Verifier)</span></strong><br>
Capture signal data from a design running on an FPGA.
</li><li><strong><a href="../hdlverifier/xilinxfpgaboards/ug/access-fpga-external-memory-using-matlab-as-axi-master.html" class="a">Access FPGA Memory Using JTAG-Based AXI Manager</a><span role="cross_prod"> (HDL Verifier)</span></strong><br>
Use JTAG-based AXI manager to access memories connected to an FPGA.
</li><li><strong><a href="../hdlverifier/ug/uvm_component_generation_overview.html" class="a">UVM Component Generation Overview</a><span role="cross_prod"> (HDL Verifier)</span></strong><br>
Generate a Universal Verification Methodology (UVM) environment from a Simulink model.
</li><li><strong><a href="../hdlverifier/ug/generate-systemverilog-dpi-component-1.html" class="a">Generate SystemVerilog DPI Component</a><span role="cross_prod"> (HDL Verifier)</span></strong><br>
Generate a DPI component from Simulink, and explore various configuration parameters.
</li><li><strong><a href="../hdlcoder/ug/verify-and-simulate-generated-hdl-code-from-simulink-model.html" class="a">Verify Generated Code Using HDL Test Bench from Configuration Parameters</a><span role="cross_prod"> (HDL Coder)</span></strong><br>
Generate a HDL test bench to simulate and verify the
                                                  generated HDL code for your design.
</li></ul></div>
<div class="doc_subgroup_container" itemprop="content">
<h3>Code Generation and Deployment</h3>

<ul class="list-unstyled"><li><strong><a href="../hdlcoder/gs/hdl-code-generation-workflow.html" class="a">Basic HDL Code Generation Workflow</a><span role="cross_prod"> (HDL Coder)</span></strong><br>
Follow the workflow for HDL code generation and FPGA synthesis from
                            MATLAB and Simulink algorithms.
</li><li><strong><a href="../hdlcoder/ug/getting-started-with-axi4-stream-interface-in-zynq-workflow.html" class="a">Generate IP Core with AXI-Stream Interface</a><span role="cross_prod"> (HDL Coder)</span></strong><br>
Use the AXI4-Stream interface to enable high speed data
                    transfer between the processor and FPGA on Zynq<sup>&#x00AE;</sup> hardware.
</li><li><strong><a href="../hdlcoder/ug/custom-ip-core-generation.html" class="a">Custom IP Core Generation</a><span role="cross_prod"> (HDL Coder)</span></strong><br>
Generate a custom IP core from a model or algorithm using the HDL Workflow
                Advisor.
</li><li><strong><a href="../hdlcoder/ug/targeting-fpga-amp-soc-hardware-overview.html" class="a">Targeting FPGA &amp; SoC Hardware Overview</a><span role="cross_prod"> (HDL Coder)</span></strong><br>
High-level  steps for targeting an FPGA or SoC platform.
</li><li><strong><a href="../soc/ug/transmitandreceivetoneusingRFSoCdevicegenerate.html" class="a">Transmit and Receive Tone Using AMD RFSoC Device - Part 2 Deployment</a><span role="cross_prod"> (SoC Blockset)</span></strong><br>
Implement and verify design using SoC Blockset on Xilinx RFSoC device.
</li><li><strong><a href="../deep-learning-hdl/ug/prototype-deep-learning-networks-on-fpga-and-soc-devices.html" class="a">Prototype Deep Learning Networks on FPGA and SoC Devices</a><span role="cross_prod"> (Deep Learning HDL Toolbox)</span></strong><br>
Accelerate the prototyping, deployment, design verification, and iteration of your
          custom deep learning network running on a fixed bitstream by using the
            <code class="literal">dlhdl.Workflow</code> object.
</li></ul></div>
</div>
</div>
<h2>Featured Examples</h2><section class="mw_cards_container" id="mw_aa8f0663-65b0-4817-a97d-e7a74792f95f"><div class="mw_card -has_metadata"><div class="mw_card_header"><div class="mw_card_image" style="background-image:url(../examples/soc/win64/soc_hwsw_stream_Figure2.PNG);"><a tabindex="-1" href="../soc/ug/hwsw-stream.html"><img alt="Streaming Data from Hardware to Software" src="../examples/soc/win64/soc_hwsw_stream_Figure2.PNG"></a></div></div><div class="mw_card_body"><h3 class="mw_card_title"><a href="../soc/ug/hwsw-stream.html">Streaming Data from Hardware to Software</a></h3><p class="mw_card_description">A systematic approach to design the data-path between hardware logic (FPGA) and embedded processor using SoC Blockset&#8482;.</p><p class="mw_card_meta_product">(SoC Blockset)</p></div><div class="mw_card_footer"><ul class="list-unstyled"><li class="coming_from_product"></li></ul></div></div><div class="mw_card -has_metadata"><div class="mw_card_header"><div class="mw_card_image" style="background-image:url(../examples/hdlverifier/win64/tutorial016.png);"><a tabindex="-1" href="../hdlverifier/ug/verify-hdl-implementation-of-pid-controller-using-fpga-in-the-loop.html"><img alt="Verify HDL Implementation of PID Controller Using FPGA-in-the-Loop" src="../examples/hdlverifier/win64/tutorial016.png"></a></div></div><div class="mw_card_body"><h3 class="mw_card_title"><a href="../hdlverifier/ug/verify-hdl-implementation-of-pid-controller-using-fpga-in-the-loop.html">Verify HDL Implementation of PID Controller Using FPGA-in-the-Loop</a></h3><p class="mw_card_description">Set up an FPGA-in-the-Loop (FIL) application using HDL Verifier&#8482;.</p><p class="mw_card_meta_product">(HDL Verifier)</p></div><div class="mw_card_footer"><ul class="list-unstyled"><li class="coming_from_product"></li></ul></div></div><div class="mw_card -has_metadata"><div class="mw_card_header"><div class="mw_card_image" style="background-image:url(../examples/shared_soc_visionhdl/win64/DeployAndVerifyYOLOV2VehicleDetectorOnFPGAExample_01.png);"><a tabindex="-1" href="../visionhdl/ug/yolov2-vehicle-detector.html"><img alt="Deploy and Verify YOLO v2 Vehicle Detector on FPGA" src="../examples/shared_soc_visionhdl/win64/DeployAndVerifyYOLOV2VehicleDetectorOnFPGAExample_01.png"></a></div></div><div class="mw_card_body"><h3 class="mw_card_title"><a href="../visionhdl/ug/yolov2-vehicle-detector.html">Deploy and Verify YOLO v2 Vehicle Detector on FPGA</a></h3><p class="mw_card_description">Deploy a you only look once (YOLO) v2 vehicle detector on FPGA and verify
                        the end-to-end application using MATLAB.</p><p class="mw_card_meta_product">(Vision HDL Toolbox)</p></div><div class="mw_card_footer"><ul class="list-unstyled"><li class="coming_from_product"></li></ul></div></div><div class="mw_card -has_metadata"><div class="mw_card_header"><div class="mw_card_image" style="background-image:url(../examples/hdlcoder/win64/FieldOrientedControlOfAPermanentMagnetSynchronousMachineExample_04.png);"><a tabindex="-1" href="../hdlcoder/ug/field-oriented-control-of-a-permanent-magnet-synchronous-machine.html"><img alt="Field-Oriented Control of a Permanent Magnet Synchronous Machine" src="../examples/hdlcoder/win64/FieldOrientedControlOfAPermanentMagnetSynchronousMachineExample_04.png"></a></div></div><div class="mw_card_body"><h3 class="mw_card_title"><a href="../hdlcoder/ug/field-oriented-control-of-a-permanent-magnet-synchronous-machine.html">Field-Oriented Control of a Permanent Magnet Synchronous Machine</a></h3><p class="mw_card_description">Generate HDL code for a Field-Oriented Control (FOC) algorithm for a Permanent Magnet
          Synchronous Machine (PMSM).</p><p class="mw_card_meta_product">(HDL Coder)</p></div><div class="mw_card_footer"><ul class="list-unstyled"><li class="coming_from_product"></li></ul></div></div><div class="mw_card -has_metadata"><div class="mw_card_header"><div class="mw_card_image" style="background-image:url(../examples/xilinxzynqbasedradio/win64/NRHDLSIB1RecoveryUsingAnalogDevicesAD9361AD9364Example_03.png);"><a tabindex="-1" href="../soc/ug/5g-nr-sib1-recovery-using-analog-devices-ad9361-ad9364.html"><img alt="5G NR SIB1 Recovery Using Analog Devices AD9361/AD9364" src="../examples/xilinxzynqbasedradio/win64/NRHDLSIB1RecoveryUsingAnalogDevicesAD9361AD9364Example_03.png"></a></div></div><div class="mw_card_body"><h3 class="mw_card_title"><a href="../soc/ug/5g-nr-sib1-recovery-using-analog-devices-ad9361-ad9364.html">5G NR SIB1 Recovery Using Analog Devices AD9361/AD9364</a></h3><p class="mw_card_description">Deploy a hardware-software co-design implementation of
                                                  a SIB1 recovery algorithm for off-the-air 5G NR
                                                  waveforms.</p><p class="mw_card_meta_product">(SoC Blockset)</p></div><div class="mw_card_footer"><ul class="list-unstyled"><li class="coming_from_product"></li></ul></div></div><div class="mw_card -has_metadata"><div class="mw_card_header"><div class="mw_card_image" style="background-image:url(../examples/hdlv_spchdl/win64/MIBRecoveryProcess.png);"><a tabindex="-1" href="../hdlverifier/ug/use-svdpi-to-verify-5g-wireless-apps.html"><img alt="Verify 5G Wireless Applications Using SystemVerilog DPI" src="../examples/hdlv_spchdl/win64/MIBRecoveryProcess.png"></a></div></div><div class="mw_card_body"><h3 class="mw_card_title"><a href="../hdlverifier/ug/use-svdpi-to-verify-5g-wireless-apps.html">Verify 5G Wireless Applications Using SystemVerilog DPI</a></h3><p class="mw_card_description">Use SystemVerilog DPI components to verify 5G wireless applications in an HDL environment.</p><p class="mw_card_meta_product">(HDL Verifier)</p></div><div class="mw_card_footer"><ul class="list-unstyled"><li class="coming_from_product"></li></ul></div></div></section></div></section><div xmlns="http://www.w3.org/1999/xhtml" class="clearfix"></div>
<div xmlns="http://www.w3.org/1999/xhtml" align="center" class="feedbackblock" id="mw_docsurvey"><script src="https://www.mathworks.com/help/docsurvey/docfeedback.js"></script>
<script>loadSurveyHidden();</script>
<link rel="stylesheet" href="https://www.mathworks.com/help/docsurvey/release/index-css.css" type="text/css">
<script src="https://www.mathworks.com/help/docsurvey/release/bundle.index.js"></script>

<script>initDocSurvey();</script></div></main>


</div>
</div>
</div>
</div><!--close_0960-->
<footer xmlns="http://www.w3.org/1999/xhtml" id="footer" class="bs-footer">
<div class="container-fluid">
<div class="footer">
<div class="row">
<div class="col-12">
<p class="copyright">Â© 1994-2025 The MathWorks, Inc.</p>
<ul class="footernav"><li class="footernav_help"><a href="matlab:web(matlab.internal.licenseAgreement)">Terms of Use</a></li><li class="footernav_patents"><a href="matlab:web([matlabroot '/patents.txt'])">Patents</a></li><li class="footernav_trademarks"><a href="matlab:web([matlabroot '/trademarks.txt'])">Trademarks</a></li><li class="footernav_piracy"><a href="matlab:web([docroot '/acknowledgments.html'])">Acknowledgments</a></li></ul></div>
</div>
</div>
</div>
</footer>
</div><!--close row-offcanvas-->
</div><!--close_0970-->
</body>
</html>
