{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 23:06:12 2019 " "Info: Processing started: Sat Jun 22 23:06:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "timing:timingGenerator\|Equal2 " "Info: Detected gated clock \"timing:timingGenerator\|Equal2\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 32 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:timingGenerator\|Equal2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:timingGenerator\|Equal3 " "Info: Detected gated clock \"timing:timingGenerator\|Equal3\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:timingGenerator\|Equal3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:timingGenerator\|Equal1 " "Info: Detected gated clock \"timing:timingGenerator\|Equal1\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:timingGenerator\|Equal1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:timingGenerator\|countsec\[1\] " "Info: Detected ripple clock \"timing:timingGenerator\|countsec\[1\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:timingGenerator\|countsec\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:timingGenerator\|countsec\[0\] " "Info: Detected ripple clock \"timing:timingGenerator\|countsec\[0\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:timingGenerator\|countsec\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:timingGenerator\|countsec\[2\] " "Info: Detected ripple clock \"timing:timingGenerator\|countsec\[2\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:timingGenerator\|countsec\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:timingGenerator\|Equal0 " "Info: Detected gated clock \"timing:timingGenerator\|Equal0\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:timingGenerator\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register reg_B:Register_B\|Q\[0\] register ALU:Operation\|Yout\[1\] 255.3 MHz 3.917 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 255.3 MHz between source register \"reg_B:Register_B\|Q\[0\]\" and destination register \"ALU:Operation\|Yout\[1\]\" (period= 3.917 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.548 ns + Longest register register " "Info: + Longest register to register delay is 3.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_B:Register_B\|Q\[0\] 1 REG LCFF_X46_Y6_N19 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y6_N19; Fanout = 13; REG Node = 'reg_B:Register_B\|Q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B:Register_B|Q[0] } "NODE_NAME" } } { "reg_B.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_B.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.420 ns) 0.763 ns ALU:Operation\|Add2~1 2 COMB LCCOMB_X46_Y6_N8 2 " "Info: 2: + IC(0.343 ns) + CELL(0.420 ns) = 0.763 ns; Loc. = LCCOMB_X46_Y6_N8; Fanout = 2; COMB Node = 'ALU:Operation\|Add2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { reg_B:Register_B|Q[0] ALU:Operation|Add2~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.393 ns) 1.597 ns ALU:Operation\|Add2~5 3 COMB LCCOMB_X45_Y6_N4 2 " "Info: 3: + IC(0.441 ns) + CELL(0.393 ns) = 1.597 ns; Loc. = LCCOMB_X45_Y6_N4; Fanout = 2; COMB Node = 'ALU:Operation\|Add2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { ALU:Operation|Add2~1 ALU:Operation|Add2~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.007 ns ALU:Operation\|Add2~8 4 COMB LCCOMB_X45_Y6_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.007 ns; Loc. = LCCOMB_X45_Y6_N6; Fanout = 1; COMB Node = 'ALU:Operation\|Add2~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:Operation|Add2~5 ALU:Operation|Add2~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 2.879 ns ALU:Operation\|Mux4~1 5 COMB LCCOMB_X46_Y6_N22 1 " "Info: 5: + IC(0.452 ns) + CELL(0.420 ns) = 2.879 ns; Loc. = LCCOMB_X46_Y6_N22; Fanout = 1; COMB Node = 'ALU:Operation\|Mux4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:Operation|Add2~8 ALU:Operation|Mux4~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ALU.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 3.464 ns ALU:Operation\|Mux4~2 6 COMB LCCOMB_X47_Y6_N30 1 " "Info: 6: + IC(0.435 ns) + CELL(0.150 ns) = 3.464 ns; Loc. = LCCOMB_X47_Y6_N30; Fanout = 1; COMB Node = 'ALU:Operation\|Mux4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:Operation|Mux4~1 ALU:Operation|Mux4~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ALU.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.548 ns ALU:Operation\|Yout\[1\] 7 REG LCFF_X47_Y6_N31 3 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.548 ns; Loc. = LCFF_X47_Y6_N31; Fanout = 3; REG Node = 'ALU:Operation\|Yout\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ALU:Operation|Mux4~2 ALU:Operation|Yout[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 52.90 % ) " "Info: Total cell delay = 1.877 ns ( 52.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 47.10 % ) " "Info: Total interconnect delay = 1.671 ns ( 47.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.548 ns" { reg_B:Register_B|Q[0] ALU:Operation|Add2~1 ALU:Operation|Add2~5 ALU:Operation|Add2~8 ALU:Operation|Mux4~1 ALU:Operation|Mux4~2 ALU:Operation|Yout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.548 ns" { reg_B:Register_B|Q[0] {} ALU:Operation|Add2~1 {} ALU:Operation|Add2~5 {} ALU:Operation|Add2~8 {} ALU:Operation|Mux4~1 {} ALU:Operation|Mux4~2 {} ALU:Operation|Yout[1] {} } { 0.000ns 0.343ns 0.441ns 0.000ns 0.452ns 0.435ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.410ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.155 ns - Smallest " "Info: - Smallest clock skew is -0.155 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 5.240 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 5.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.787 ns) 2.391 ns timing:timingGenerator\|countsec\[0\] 2 REG LCFF_X31_Y35_N9 7 " "Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 7; REG Node = 'timing:timingGenerator\|countsec\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { CLOCK_27 timing:timingGenerator|countsec[0] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.275 ns) 3.003 ns timing:timingGenerator\|Equal2 3 COMB LCCOMB_X31_Y35_N22 1 " "Info: 3: + IC(0.337 ns) + CELL(0.275 ns) = 3.003 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 1; COMB Node = 'timing:timingGenerator\|Equal2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { timing:timingGenerator|countsec[0] timing:timingGenerator|Equal2 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.000 ns) 3.686 ns timing:timingGenerator\|Equal2~clkctrl 4 COMB CLKCTRL_G11 6 " "Info: 4: + IC(0.683 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'timing:timingGenerator\|Equal2~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { timing:timingGenerator|Equal2 timing:timingGenerator|Equal2~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 5.240 ns ALU:Operation\|Yout\[1\] 5 REG LCFF_X47_Y6_N31 3 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 5.240 ns; Loc. = LCFF_X47_Y6_N31; Fanout = 3; REG Node = 'ALU:Operation\|Yout\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { timing:timingGenerator|Equal2~clkctrl ALU:Operation|Yout[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.578 ns ( 49.20 % ) " "Info: Total cell delay = 2.578 ns ( 49.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.662 ns ( 50.80 % ) " "Info: Total interconnect delay = 2.662 ns ( 50.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { CLOCK_27 timing:timingGenerator|countsec[0] timing:timingGenerator|Equal2 timing:timingGenerator|Equal2~clkctrl ALU:Operation|Yout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[0] {} timing:timingGenerator|Equal2 {} timing:timingGenerator|Equal2~clkctrl {} ALU:Operation|Yout[1] {} } { 0.000ns 0.000ns 0.625ns 0.337ns 0.683ns 1.017ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 5.395 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 5.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.787 ns) 2.391 ns timing:timingGenerator\|countsec\[2\] 2 REG LCFF_X31_Y35_N29 8 " "Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N29; Fanout = 8; REG Node = 'timing:timingGenerator\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { CLOCK_27 timing:timingGenerator|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.419 ns) 3.161 ns timing:timingGenerator\|Equal1 3 COMB LCCOMB_X31_Y35_N20 1 " "Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.161 ns; Loc. = LCCOMB_X31_Y35_N20; Fanout = 1; COMB Node = 'timing:timingGenerator\|Equal1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { timing:timingGenerator|countsec[2] timing:timingGenerator|Equal1 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 3.842 ns timing:timingGenerator\|Equal1~clkctrl 4 COMB CLKCTRL_G10 10 " "Info: 4: + IC(0.681 ns) + CELL(0.000 ns) = 3.842 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'timing:timingGenerator\|Equal1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { timing:timingGenerator|Equal1 timing:timingGenerator|Equal1~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 5.395 ns reg_B:Register_B\|Q\[0\] 5 REG LCFF_X46_Y6_N19 13 " "Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 5.395 ns; Loc. = LCFF_X46_Y6_N19; Fanout = 13; REG Node = 'reg_B:Register_B\|Q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { timing:timingGenerator|Equal1~clkctrl reg_B:Register_B|Q[0] } "NODE_NAME" } } { "reg_B.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_B.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 50.45 % ) " "Info: Total cell delay = 2.722 ns ( 50.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.673 ns ( 49.55 % ) " "Info: Total interconnect delay = 2.673 ns ( 49.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { CLOCK_27 timing:timingGenerator|countsec[2] timing:timingGenerator|Equal1 timing:timingGenerator|Equal1~clkctrl reg_B:Register_B|Q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[2] {} timing:timingGenerator|Equal1 {} timing:timingGenerator|Equal1~clkctrl {} reg_B:Register_B|Q[0] {} } { 0.000ns 0.000ns 0.625ns 0.351ns 0.681ns 1.016ns } { 0.000ns 0.979ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { CLOCK_27 timing:timingGenerator|countsec[0] timing:timingGenerator|Equal2 timing:timingGenerator|Equal2~clkctrl ALU:Operation|Yout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[0] {} timing:timingGenerator|Equal2 {} timing:timingGenerator|Equal2~clkctrl {} ALU:Operation|Yout[1] {} } { 0.000ns 0.000ns 0.625ns 0.337ns 0.683ns 1.017ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { CLOCK_27 timing:timingGenerator|countsec[2] timing:timingGenerator|Equal1 timing:timingGenerator|Equal1~clkctrl reg_B:Register_B|Q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[2] {} timing:timingGenerator|Equal1 {} timing:timingGenerator|Equal1~clkctrl {} reg_B:Register_B|Q[0] {} } { 0.000ns 0.000ns 0.625ns 0.351ns 0.681ns 1.016ns } { 0.000ns 0.979ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_B.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_B.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ALU.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.548 ns" { reg_B:Register_B|Q[0] ALU:Operation|Add2~1 ALU:Operation|Add2~5 ALU:Operation|Add2~8 ALU:Operation|Mux4~1 ALU:Operation|Mux4~2 ALU:Operation|Yout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.548 ns" { reg_B:Register_B|Q[0] {} ALU:Operation|Add2~1 {} ALU:Operation|Add2~5 {} ALU:Operation|Add2~8 {} ALU:Operation|Mux4~1 {} ALU:Operation|Mux4~2 {} ALU:Operation|Yout[1] {} } { 0.000ns 0.343ns 0.441ns 0.000ns 0.452ns 0.435ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.410ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { CLOCK_27 timing:timingGenerator|countsec[0] timing:timingGenerator|Equal2 timing:timingGenerator|Equal2~clkctrl ALU:Operation|Yout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[0] {} timing:timingGenerator|Equal2 {} timing:timingGenerator|Equal2~clkctrl {} ALU:Operation|Yout[1] {} } { 0.000ns 0.000ns 0.625ns 0.337ns 0.683ns 1.017ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { CLOCK_27 timing:timingGenerator|countsec[2] timing:timingGenerator|Equal1 timing:timingGenerator|Equal1~clkctrl reg_B:Register_B|Q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[2] {} timing:timingGenerator|Equal1 {} timing:timingGenerator|Equal1~clkctrl {} reg_B:Register_B|Q[0] {} } { 0.000ns 0.000ns 0.625ns 0.351ns 0.681ns 1.016ns } { 0.000ns 0.979ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "timing:timingGenerator\|countsec\[0\] KEY\[0\] CLOCK_27 5.909 ns register " "Info: tsu for register \"timing:timingGenerator\|countsec\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_27\") is 5.909 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.086 ns + Longest pin register " "Info: + Longest pin to register delay is 8.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.920 ns) + CELL(0.393 ns) 7.175 ns timing:timingGenerator\|countsec\[0\]~7 2 COMB LCCOMB_X31_Y35_N30 2 " "Info: 2: + IC(5.920 ns) + CELL(0.393 ns) = 7.175 ns; Loc. = LCCOMB_X31_Y35_N30; Fanout = 2; COMB Node = 'timing:timingGenerator\|countsec\[0\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.313 ns" { KEY[0] timing:timingGenerator|countsec[0]~7 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.660 ns) 8.086 ns timing:timingGenerator\|countsec\[0\] 3 REG LCFF_X31_Y35_N9 7 " "Info: 3: + IC(0.251 ns) + CELL(0.660 ns) = 8.086 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 7; REG Node = 'timing:timingGenerator\|countsec\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { timing:timingGenerator|countsec[0]~7 timing:timingGenerator|countsec[0] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 23.68 % ) " "Info: Total cell delay = 1.915 ns ( 23.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.171 ns ( 76.32 % ) " "Info: Total interconnect delay = 6.171 ns ( 76.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { KEY[0] timing:timingGenerator|countsec[0]~7 timing:timingGenerator|countsec[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { KEY[0] {} KEY[0]~combout {} timing:timingGenerator|countsec[0]~7 {} timing:timingGenerator|countsec[0] {} } { 0.000ns 0.000ns 5.920ns 0.251ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.141 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 2.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.537 ns) 2.141 ns timing:timingGenerator\|countsec\[0\] 2 REG LCFF_X31_Y35_N9 7 " "Info: 2: + IC(0.625 ns) + CELL(0.537 ns) = 2.141 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 7; REG Node = 'timing:timingGenerator\|countsec\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { CLOCK_27 timing:timingGenerator|countsec[0] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 70.81 % ) " "Info: Total cell delay = 1.516 ns ( 70.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.625 ns ( 29.19 % ) " "Info: Total interconnect delay = 0.625 ns ( 29.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { CLOCK_27 timing:timingGenerator|countsec[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.141 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[0] {} } { 0.000ns 0.000ns 0.625ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { KEY[0] timing:timingGenerator|countsec[0]~7 timing:timingGenerator|countsec[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { KEY[0] {} KEY[0]~combout {} timing:timingGenerator|countsec[0]~7 {} timing:timingGenerator|countsec[0] {} } { 0.000ns 0.000ns 5.920ns 0.251ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { CLOCK_27 timing:timingGenerator|countsec[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.141 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[0] {} } { 0.000ns 0.000ns 0.625ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 HEX7\[5\] reg_A:Register_A\|Q\[2\] 14.560 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"HEX7\[5\]\" through register \"reg_A:Register_A\|Q\[2\]\" is 14.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 5.394 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 5.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.787 ns) 2.391 ns timing:timingGenerator\|countsec\[2\] 2 REG LCFF_X31_Y35_N29 8 " "Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N29; Fanout = 8; REG Node = 'timing:timingGenerator\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { CLOCK_27 timing:timingGenerator|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.419 ns) 3.161 ns timing:timingGenerator\|Equal1 3 COMB LCCOMB_X31_Y35_N20 1 " "Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.161 ns; Loc. = LCCOMB_X31_Y35_N20; Fanout = 1; COMB Node = 'timing:timingGenerator\|Equal1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { timing:timingGenerator|countsec[2] timing:timingGenerator|Equal1 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 3.842 ns timing:timingGenerator\|Equal1~clkctrl 4 COMB CLKCTRL_G10 10 " "Info: 4: + IC(0.681 ns) + CELL(0.000 ns) = 3.842 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'timing:timingGenerator\|Equal1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { timing:timingGenerator|Equal1 timing:timingGenerator|Equal1~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 5.394 ns reg_A:Register_A\|Q\[2\] 5 REG LCFF_X44_Y6_N7 13 " "Info: 5: + IC(1.015 ns) + CELL(0.537 ns) = 5.394 ns; Loc. = LCFF_X44_Y6_N7; Fanout = 13; REG Node = 'reg_A:Register_A\|Q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { timing:timingGenerator|Equal1~clkctrl reg_A:Register_A|Q[2] } "NODE_NAME" } } { "reg_A.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_A.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 50.46 % ) " "Info: Total cell delay = 2.722 ns ( 50.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.672 ns ( 49.54 % ) " "Info: Total interconnect delay = 2.672 ns ( 49.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { CLOCK_27 timing:timingGenerator|countsec[2] timing:timingGenerator|Equal1 timing:timingGenerator|Equal1~clkctrl reg_A:Register_A|Q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[2] {} timing:timingGenerator|Equal1 {} timing:timingGenerator|Equal1~clkctrl {} reg_A:Register_A|Q[2] {} } { 0.000ns 0.000ns 0.625ns 0.351ns 0.681ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_A.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_A.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.916 ns + Longest register pin " "Info: + Longest register to pin delay is 8.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_A:Register_A\|Q\[2\] 1 REG LCFF_X44_Y6_N7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y6_N7; Fanout = 13; REG Node = 'reg_A:Register_A\|Q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A:Register_A|Q[2] } "NODE_NAME" } } { "reg_A.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_A.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.393 ns) 1.116 ns bcd7seg:char7seg_A\|HEXH\[0\]~0 2 COMB LCCOMB_X43_Y6_N0 4 " "Info: 2: + IC(0.723 ns) + CELL(0.393 ns) = 1.116 ns; Loc. = LCCOMB_X43_Y6_N0; Fanout = 4; COMB Node = 'bcd7seg:char7seg_A\|HEXH\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { reg_A:Register_A|Q[2] bcd7seg:char7seg_A|HEXH[0]~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/bcd7seg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.148 ns) + CELL(2.652 ns) 8.916 ns HEX7\[5\] 3 PIN PIN_P9 0 " "Info: 3: + IC(5.148 ns) + CELL(2.652 ns) = 8.916 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'HEX7\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { bcd7seg:char7seg_A|HEXH[0]~0 HEX7[5] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 34.15 % ) " "Info: Total cell delay = 3.045 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.871 ns ( 65.85 % ) " "Info: Total interconnect delay = 5.871 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.916 ns" { reg_A:Register_A|Q[2] bcd7seg:char7seg_A|HEXH[0]~0 HEX7[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.916 ns" { reg_A:Register_A|Q[2] {} bcd7seg:char7seg_A|HEXH[0]~0 {} HEX7[5] {} } { 0.000ns 0.723ns 5.148ns } { 0.000ns 0.393ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { CLOCK_27 timing:timingGenerator|countsec[2] timing:timingGenerator|Equal1 timing:timingGenerator|Equal1~clkctrl reg_A:Register_A|Q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[2] {} timing:timingGenerator|Equal1 {} timing:timingGenerator|Equal1~clkctrl {} reg_A:Register_A|Q[2] {} } { 0.000ns 0.000ns 0.625ns 0.351ns 0.681ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.916 ns" { reg_A:Register_A|Q[2] bcd7seg:char7seg_A|HEXH[0]~0 HEX7[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.916 ns" { reg_A:Register_A|Q[2] {} bcd7seg:char7seg_A|HEXH[0]~0 {} HEX7[5] {} } { 0.000ns 0.723ns 5.148ns } { 0.000ns 0.393ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[14\] LEDR\[14\] 9.898 ns Longest " "Info: Longest tpd from source pin \"SW\[14\]\" to destination pin \"LEDR\[14\]\" is 9.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.258 ns) + CELL(2.798 ns) 9.898 ns LEDR\[14\] 2 PIN PIN_AF13 0 " "Info: 2: + IC(6.258 ns) + CELL(2.798 ns) = 9.898 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'LEDR\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.056 ns" { SW[14] LEDR[14] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 36.78 % ) " "Info: Total cell delay = 3.640 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.258 ns ( 63.22 % ) " "Info: Total interconnect delay = 6.258 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.898 ns" { SW[14] LEDR[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.898 ns" { SW[14] {} SW[14]~combout {} LEDR[14] {} } { 0.000ns 0.000ns 6.258ns } { 0.000ns 0.842ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:InstructionRegister\|Q\[1\] SW\[6\] CLOCK_27 3.048 ns register " "Info: th for register \"IR:InstructionRegister\|Q\[1\]\" (data pin = \"SW\[6\]\", clock pin = \"CLOCK_27\") is 3.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 5.408 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 5.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.787 ns) 2.391 ns timing:timingGenerator\|countsec\[2\] 2 REG LCFF_X31_Y35_N29 8 " "Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N29; Fanout = 8; REG Node = 'timing:timingGenerator\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { CLOCK_27 timing:timingGenerator|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.420 ns) 3.165 ns timing:timingGenerator\|Equal0 3 COMB LCCOMB_X31_Y35_N10 1 " "Info: 3: + IC(0.354 ns) + CELL(0.420 ns) = 3.165 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'timing:timingGenerator\|Equal0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { timing:timingGenerator|countsec[2] timing:timingGenerator|Equal0 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 3.846 ns timing:timingGenerator\|Equal0~clkctrl 4 COMB CLKCTRL_G8 13 " "Info: 4: + IC(0.681 ns) + CELL(0.000 ns) = 3.846 ns; Loc. = CLKCTRL_G8; Fanout = 13; COMB Node = 'timing:timingGenerator\|Equal0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { timing:timingGenerator|Equal0 timing:timingGenerator|Equal0~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 5.408 ns IR:InstructionRegister\|Q\[1\] 5 REG LCFF_X44_Y4_N1 1 " "Info: 5: + IC(1.025 ns) + CELL(0.537 ns) = 5.408 ns; Loc. = LCFF_X44_Y4_N1; Fanout = 1; REG Node = 'IR:InstructionRegister\|Q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { timing:timingGenerator|Equal0~clkctrl IR:InstructionRegister|Q[1] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/IR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 50.35 % ) " "Info: Total cell delay = 2.723 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.685 ns ( 49.65 % ) " "Info: Total interconnect delay = 2.685 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { CLOCK_27 timing:timingGenerator|countsec[2] timing:timingGenerator|Equal0 timing:timingGenerator|Equal0~clkctrl IR:InstructionRegister|Q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[2] {} timing:timingGenerator|Equal0 {} timing:timingGenerator|Equal0~clkctrl {} IR:InstructionRegister|Q[1] {} } { 0.000ns 0.000ns 0.625ns 0.354ns 0.681ns 1.025ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/IR.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.626 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.149 ns) 2.542 ns IR:InstructionRegister\|Q\[1\]~feeder 2 COMB LCCOMB_X44_Y4_N0 1 " "Info: 2: + IC(1.404 ns) + CELL(0.149 ns) = 2.542 ns; Loc. = LCCOMB_X44_Y4_N0; Fanout = 1; COMB Node = 'IR:InstructionRegister\|Q\[1\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { SW[6] IR:InstructionRegister|Q[1]~feeder } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/IR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.626 ns IR:InstructionRegister\|Q\[1\] 3 REG LCFF_X44_Y4_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.626 ns; Loc. = LCFF_X44_Y4_N1; Fanout = 1; REG Node = 'IR:InstructionRegister\|Q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IR:InstructionRegister|Q[1]~feeder IR:InstructionRegister|Q[1] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/IR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 46.53 % ) " "Info: Total cell delay = 1.222 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.404 ns ( 53.47 % ) " "Info: Total interconnect delay = 1.404 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { SW[6] IR:InstructionRegister|Q[1]~feeder IR:InstructionRegister|Q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { SW[6] {} SW[6]~combout {} IR:InstructionRegister|Q[1]~feeder {} IR:InstructionRegister|Q[1] {} } { 0.000ns 0.000ns 1.404ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { CLOCK_27 timing:timingGenerator|countsec[2] timing:timingGenerator|Equal0 timing:timingGenerator|Equal0~clkctrl IR:InstructionRegister|Q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { CLOCK_27 {} CLOCK_27~combout {} timing:timingGenerator|countsec[2] {} timing:timingGenerator|Equal0 {} timing:timingGenerator|Equal0~clkctrl {} IR:InstructionRegister|Q[1] {} } { 0.000ns 0.000ns 0.625ns 0.354ns 0.681ns 1.025ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { SW[6] IR:InstructionRegister|Q[1]~feeder IR:InstructionRegister|Q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { SW[6] {} SW[6]~combout {} IR:InstructionRegister|Q[1]~feeder {} IR:InstructionRegister|Q[1] {} } { 0.000ns 0.000ns 1.404ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 23:06:12 2019 " "Info: Processing ended: Sat Jun 22 23:06:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
