// Seed: 2093009768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  always force id_7 = id_1;
  wire id_8;
  assign id_2 = 1;
  wire id_9 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_4;
  supply1 id_5;
  wire id_6, id_7;
  module_0(
      id_4, id_6, id_7, id_3, id_6, id_1
  );
  always @(posedge id_7) id_4 <= id_4 < 1;
  wand id_8 = 1;
  specify
    if (1 && id_1) (posedge id_9 => (id_10 +: 1)) = (1 == id_5 + 1  : 1  : 1, 1);
  endspecify
endmodule
