

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Tue Jul  9 15:58:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  436259|  436259|  436259|  436259|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1               |    4160|    4160|       130|          -|          -|    32|    no    |
        | + Loop 1.1            |     128|     128|         4|          -|          -|    32|    no    |
        |- Loop 2               |  421064|  421064|     15038|          -|          -|    28|    no    |
        | + conv1_w             |   15036|   15036|       537|          -|          -|    28|    no    |
        |  ++ conv1_w1          |     535|     535|       107|          -|          -|     5|    no    |
        |   +++ conv1_w1.1      |     105|     105|        21|          -|          -|     5|    no    |
        |    ++++ conv1_w1.1.1  |      18|      18|         3|          -|          -|     6|    no    |
        |- Loop 3               |   11032|   11032|       394|          -|          -|    28|    no    |
        | + conv1_b             |     392|     392|        14|          -|          -|    28|    no    |
        |  ++ conv1_b1          |      12|      12|         2|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    773|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      0|    100|    143|    -|
|Memory           |        2|      -|      9|      1|    0|
|Multiplexer      |        -|      -|      -|     48|    -|
|Register         |        -|      -|    372|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      1|    481|    965|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      1|      1|      5|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fpext_32ns_bkb_U1  |lenet_fpext_32ns_bkb  |        0|      0|  100|  143|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  100|  143|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |lenet_mac_muladd_cud_U2  |lenet_mac_muladd_cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |K1_B_V_U  |conv1_K1_B_V  |        0|  9|   1|    0|     6|    9|     1|           54|
    |K1_W_V_U  |conv1_K1_W_V  |        1|  0|   0|    0|   150|   11|     1|         1650|
    |in_V_U    |conv1_in_V    |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |              |        2|  9|   1|    0|  1180|   36|     3|        18088|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1117_10_fu_921_p2   |     +    |      0|  0|    8|           9|           9|
    |add_ln1117_11_fu_927_p2   |     +    |      0|  0|    8|           9|           9|
    |add_ln1117_9_fu_900_p2    |     +    |      0|  0|    8|           6|           6|
    |add_ln1117_fu_894_p2      |     +    |      0|  0|    8|           6|           6|
    |add_ln11_fu_401_p2        |     +    |      0|  0|   10|          10|          10|
    |add_ln1265_4_fu_1030_p2   |     +    |      0|  0|   12|          12|          12|
    |add_ln1265_5_fu_1086_p2   |     +    |      0|  0|   14|          14|          14|
    |add_ln1265_6_fu_937_p2    |     +    |      0|  0|   14|          14|          14|
    |add_ln1265_fu_759_p2      |     +    |      0|  0|   12|          12|          12|
    |add_ln1495_fu_1114_p2     |     +    |      0|  0|   15|          15|          15|
    |add_ln203_fu_396_p2       |     +    |      0|  0|   12|          12|          12|
    |add_ln25_1_fu_836_p2      |     +    |      0|  0|    7|           5|           5|
    |add_ln25_fu_810_p2        |     +    |      0|  0|    7|           5|           5|
    |add_ln581_fu_489_p2       |     +    |      0|  0|   12|           5|          12|
    |add_ln703_fu_1108_p2      |     +    |      0|  0|   16|          16|          16|
    |i_6_fu_703_p2             |     +    |      0|  0|    7|           5|           1|
    |i_7_fu_974_p2             |     +    |      0|  0|    7|           5|           1|
    |i_fu_346_p2               |     +    |      0|  0|    6|           6|           1|
    |j_2_fu_386_p2             |     +    |      0|  0|    6|           6|           1|
    |j_3_fu_1020_p2            |     +    |      0|  0|    7|           5|           1|
    |j_fu_749_p2               |     +    |      0|  0|    7|           5|           1|
    |k_2_fu_868_p2             |     +    |      0|  0|    4|           3|           1|
    |k_fu_1071_p2              |     +    |      0|  0|    4|           3|           1|
    |x_fu_804_p2               |     +    |      0|  0|    4|           3|           1|
    |y_fu_830_p2               |     +    |      0|  0|    4|           3|           1|
    |F2_fu_477_p2              |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_457_p2         |     -    |      0|  0|   54|           1|          54|
    |sub_ln1265_1_fu_1004_p2   |     -    |      0|  0|   11|          11|          11|
    |sub_ln1265_2_fu_788_p2    |     -    |      0|  0|   14|          14|          14|
    |sub_ln1265_3_fu_1059_p2   |     -    |      0|  0|   14|          14|          14|
    |sub_ln1265_fu_733_p2      |     -    |      0|  0|   11|          11|          11|
    |sub_ln581_fu_495_p2       |     -    |      0|  0|   12|           4|          12|
    |and_ln581_fu_608_p2       |    and   |      0|  0|    1|           1|           1|
    |and_ln582_fu_593_p2       |    and   |      0|  0|    1|           1|           1|
    |and_ln585_1_fu_625_p2     |    and   |      0|  0|    1|           1|           1|
    |and_ln585_fu_619_p2       |    and   |      0|  0|    1|           1|           1|
    |and_ln603_fu_642_p2       |    and   |      0|  0|    1|           1|           1|
    |ashr_ln586_fu_551_p2      |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln15_fu_697_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln17_fu_743_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln19_fu_798_p2       |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln21_fu_824_p2       |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln23_fu_862_p2       |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln32_fu_968_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln34_fu_1014_p2      |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln36_fu_1065_p2      |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln571_fu_471_p2      |   icmp   |      0|  0|   23|          63|           1|
    |icmp_ln581_fu_483_p2      |   icmp   |      0|  0|    5|          12|           4|
    |icmp_ln582_fu_509_p2      |   icmp   |      0|  0|    5|          12|           4|
    |icmp_ln585_fu_542_p2      |   icmp   |      0|  0|    5|          12|           6|
    |icmp_ln603_fu_529_p2      |   icmp   |      0|  0|    4|           8|           1|
    |icmp_ln7_fu_340_p2        |   icmp   |      0|  0|    3|           6|           7|
    |icmp_ln9_fu_380_p2        |   icmp   |      0|  0|    3|           6|           7|
    |or_ln581_fu_631_p2        |    or    |      0|  0|    1|           1|           1|
    |or_ln582_fu_598_p2        |    or    |      0|  0|    1|           1|           1|
    |or_ln603_1_fu_668_p2      |    or    |      0|  0|    1|           1|           1|
    |or_ln603_2_fu_682_p2      |    or    |      0|  0|    1|           1|           1|
    |or_ln603_fu_655_p2        |    or    |      0|  0|    1|           1|           1|
    |in_V_d0                   |  select  |      0|  0|   16|           1|          16|
    |man_V_2_fu_463_p3         |  select  |      0|  0|   54|           1|          54|
    |select_ln39_fu_1128_p3    |  select  |      0|  0|   15|           1|           1|
    |select_ln588_fu_571_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_661_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_2_fu_674_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_fu_647_p3    |  select  |      0|  0|   16|           1|          16|
    |sh_amt_fu_501_p3          |  select  |      0|  0|   12|           1|          12|
    |shl_ln604_fu_583_p2       |    shl   |      0|  0|   35|          16|          16|
    |xor_ln571_fu_588_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_636_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_602_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_613_p2       |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  773|         503|         574|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   8|         19|    1|         19|
    |i4_0_reg_245    |   3|          2|    5|         10|
    |i6_0_reg_303    |   3|          2|    5|         10|
    |i_0_reg_223     |   3|          2|    6|         12|
    |in_V_address0   |   3|          3|   10|         30|
    |j5_0_reg_257    |   3|          2|    5|         10|
    |j7_0_reg_314    |   3|          2|    5|         10|
    |j_0_reg_234     |   3|          2|    6|         12|
    |k8_0_reg_325    |   3|          2|    3|          6|
    |k_0_reg_292     |   3|          2|    3|          6|
    |out_V_address0  |   4|          5|   13|         65|
    |out_V_d0        |   3|          3|   16|         48|
    |x_0_reg_269     |   3|          2|    3|          6|
    |y_0_reg_280     |   3|          2|    3|          6|
    +----------------+----+-----------+-----+-----------+
    |Total           |  48|         50|   84|        250|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln203_reg_1175      |  12|   0|   12|          0|
    |add_ln25_reg_1265       |   5|   0|    5|          0|
    |ap_CS_fsm               |  18|   0|   18|          0|
    |i4_0_reg_245            |   5|   0|    5|          0|
    |i6_0_reg_303            |   5|   0|    5|          0|
    |i_0_reg_223             |   6|   0|    6|          0|
    |i_6_reg_1234            |   5|   0|    5|          0|
    |i_7_reg_1324            |   5|   0|    5|          0|
    |i_reg_1152              |   6|   0|    6|          0|
    |icmp_ln571_reg_1196     |   1|   0|    1|          0|
    |icmp_ln581_reg_1202     |   1|   0|    1|          0|
    |icmp_ln582_reg_1214     |   1|   0|    1|          0|
    |icmp_ln603_reg_1226     |   1|   0|    1|          0|
    |input_load_reg_1185     |  32|   0|   32|          0|
    |j5_0_reg_257            |   5|   0|    5|          0|
    |j7_0_reg_314            |   5|   0|    5|          0|
    |j_0_reg_234             |   6|   0|    6|          0|
    |j_2_reg_1170            |   6|   0|    6|          0|
    |j_3_reg_1337            |   5|   0|    5|          0|
    |j_reg_1247              |   5|   0|    5|          0|
    |k8_0_reg_325            |   3|   0|    3|          0|
    |k_0_reg_292             |   3|   0|    3|          0|
    |k_2_reg_1301            |   3|   0|    3|          0|
    |k_reg_1350              |   3|   0|    3|          0|
    |man_V_2_reg_1191        |  54|   0|   54|          0|
    |out_V_addr_5_reg_1311   |  13|   0|   13|          0|
    |out_V_addr_reg_1355     |  13|   0|   13|          0|
    |sext_ln1192_reg_1293    |  26|   0|   26|          0|
    |sext_ln1265_1_reg_1329  |  10|   0|   12|          2|
    |sext_ln1265_reg_1239    |  10|   0|   12|          2|
    |sh_amt_reg_1208         |  12|   0|   12|          0|
    |shl_ln_reg_1162         |   5|   0|   10|          5|
    |sub_ln1265_2_reg_1252   |  13|   0|   14|          1|
    |sub_ln1265_3_reg_1342   |  13|   0|   14|          1|
    |trunc_ln583_reg_1220    |  16|   0|   16|          0|
    |trunc_ln_reg_1316       |  16|   0|   16|          0|
    |x_0_reg_269             |   3|   0|    3|          0|
    |x_reg_1260              |   3|   0|    3|          0|
    |y_0_reg_280             |   3|   0|    3|          0|
    |y_reg_1278              |   3|   0|    3|          0|
    |zext_ln1116_8_reg_1288  |   3|   0|    9|          6|
    |zext_ln11_reg_1157      |   6|   0|   12|          6|
    |zext_ln21_1_reg_1270    |   3|   0|    6|          3|
    +------------------------+----+----+-----+-----------+
    |Total                   | 372|   0|  398|         26|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     conv1    | return value |
|input_r_Addr_A  | out |   32|    bram    |    input_r   |     array    |
|input_r_EN_A    | out |    1|    bram    |    input_r   |     array    |
|input_r_WEN_A   | out |    4|    bram    |    input_r   |     array    |
|input_r_Din_A   | out |   32|    bram    |    input_r   |     array    |
|input_r_Dout_A  |  in |   32|    bram    |    input_r   |     array    |
|out_V_address0  | out |   13|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0        |  in |   16|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 15 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 12 
12 --> 13 10 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 15 
17 --> 18 16 
18 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %input_r, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str117, [1 x i8]* @p_str117, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str117) nounwind"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.77ns)   --->   "%in_V = alloca [1024 x i16], align 2" [function.cpp:5]   --->   Operation 20 'alloca' 'in_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "br label %.preheader228" [function.cpp:7]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %.preheader228.preheader ], [ %i, %.preheader228.loopexit ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.07ns)   --->   "%icmp_ln7 = icmp eq i6 %i_0, -32" [function.cpp:7]   --->   Operation 23 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.28ns)   --->   "%i = add i6 %i_0, 1" [function.cpp:7]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader226.preheader, label %.preheader227.preheader" [function.cpp:7]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0, i5 0)" [function.cpp:11]   --->   Operation 27 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %tmp_12 to i12" [function.cpp:11]   --->   Operation 28 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i6 %i_0 to i5" [function.cpp:11]   --->   Operation 29 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln11, i5 0)" [function.cpp:11]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "br label %.preheader227" [function.cpp:9]   --->   Operation 31 'br' <Predicate = (!icmp_ln7)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "br label %.preheader226" [function.cpp:15]   --->   Operation 32 'br' <Predicate = (icmp_ln7)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j_2, %_ifconv ], [ 0, %.preheader227.preheader ]"   --->   Operation 33 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i6 %j_0 to i10" [function.cpp:9]   --->   Operation 34 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.07ns)   --->   "%icmp_ln9 = icmp eq i6 %j_0, -32" [function.cpp:9]   --->   Operation 35 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 36 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.28ns)   --->   "%j_2 = add i6 %j_0, 1" [function.cpp:9]   --->   Operation 37 'add' 'j_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.preheader228.loopexit, label %_ifconv" [function.cpp:9]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %j_0 to i12" [function.cpp:11]   --->   Operation 39 'zext' 'zext_ln203' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.48ns)   --->   "%add_ln203 = add i12 %zext_ln11, %zext_ln203" [function.cpp:11]   --->   Operation 40 'add' 'add_ln203' <Predicate = (!icmp_ln9)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.41ns)   --->   "%add_ln11 = add i10 %shl_ln, %zext_ln9" [function.cpp:11]   --->   Operation 41 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i10 %add_ln11 to i64" [function.cpp:11]   --->   Operation 42 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x float]* %input_r, i64 0, i64 %zext_ln11_1" [function.cpp:11]   --->   Operation 43 'getelementptr' 'input_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%input_load = load float* %input_addr, align 4" [function.cpp:11]   --->   Operation 44 'load' 'input_load' <Predicate = (!icmp_ln9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader228"   --->   Operation 45 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 46 [1/2] (2.77ns)   --->   "%input_load = load float* %input_addr, align 4" [function.cpp:11]   --->   Operation 46 'load' 'input_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 47 [2/2] (3.15ns)   --->   "%d_assign = fpext float %input_load to double" [function.cpp:11]   --->   Operation 47 'fpext' 'd_assign' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 48 [1/2] (3.15ns)   --->   "%d_assign = fpext float %input_load to double" [function.cpp:11]   --->   Operation 48 'fpext' 'd_assign' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [function.cpp:11]   --->   Operation 49 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [function.cpp:11]   --->   Operation 50 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [function.cpp:11]   --->   Operation 51 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [function.cpp:11]   --->   Operation 52 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [function.cpp:11]   --->   Operation 53 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [function.cpp:11]   --->   Operation 54 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [function.cpp:11]   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp to i54" [function.cpp:11]   --->   Operation 56 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.41ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [function.cpp:11]   --->   Operation 57 'sub' 'man_V_1' <Predicate = true> <Delay = 2.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.86ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9" [function.cpp:11]   --->   Operation 58 'select' 'man_V_2' <Predicate = true> <Delay = 0.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (2.26ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [function.cpp:11]   --->   Operation 59 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [function.cpp:11]   --->   Operation 60 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [function.cpp:11]   --->   Operation 61 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [function.cpp:11]   --->   Operation 62 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [function.cpp:11]   --->   Operation 63 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.59ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [function.cpp:11]   --->   Operation 64 'select' 'sh_amt' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.82ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [function.cpp:11]   --->   Operation 65 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [function.cpp:11]   --->   Operation 66 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [function.cpp:11]   --->   Operation 67 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.31ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_20, 0" [function.cpp:11]   --->   Operation 68 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i12 %add_ln203 to i64" [function.cpp:11]   --->   Operation 69 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [1024 x i16]* %in_V, i64 0, i64 %zext_ln203_11" [function.cpp:11]   --->   Operation 70 'getelementptr' 'in_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [function.cpp:11]   --->   Operation 71 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.82ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [function.cpp:11]   --->   Operation 72 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [function.cpp:11]   --->   Operation 73 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [function.cpp:11]   --->   Operation 74 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [function.cpp:11]   --->   Operation 75 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %input_load to i32" [function.cpp:11]   --->   Operation 76 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [function.cpp:11]   --->   Operation 77 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_21, i16 -1, i16 0" [function.cpp:11]   --->   Operation 78 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [function.cpp:11]   --->   Operation 79 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [function.cpp:11]   --->   Operation 80 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [function.cpp:11]   --->   Operation 81 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [function.cpp:11]   --->   Operation 82 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.80ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [function.cpp:11]   --->   Operation 83 'or' 'or_ln582' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [function.cpp:11]   --->   Operation 84 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [function.cpp:11]   --->   Operation 85 'and' 'and_ln581' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [function.cpp:11]   --->   Operation 86 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [function.cpp:11]   --->   Operation 87 'and' 'and_ln585' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [function.cpp:11]   --->   Operation 88 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [function.cpp:11]   --->   Operation 89 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [function.cpp:11]   --->   Operation 90 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [function.cpp:11]   --->   Operation 91 'and' 'and_ln603' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (3.56ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [function.cpp:11]   --->   Operation 92 'select' 'select_ln603' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [function.cpp:11]   --->   Operation 93 'or' 'or_ln603' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [function.cpp:11]   --->   Operation 94 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [function.cpp:11]   --->   Operation 95 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [function.cpp:11]   --->   Operation 96 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [function.cpp:11]   --->   Operation 97 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [function.cpp:11]   --->   Operation 98 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (2.77ns)   --->   "store i16 %select_ln603_3, i16* %in_V_addr, align 2" [function.cpp:11]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader227" [function.cpp:9]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.41>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%i4_0 = phi i5 [ %i_6, %.preheader226.loopexit ], [ 0, %.preheader226.preheader ]"   --->   Operation 101 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.97ns)   --->   "%icmp_ln15 = icmp eq i5 %i4_0, -4" [function.cpp:15]   --->   Operation 102 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 103 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.02ns)   --->   "%i_6 = add i5 %i4_0, 1" [function.cpp:15]   --->   Operation 104 'add' 'i_6' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.preheader223.preheader, label %.preheader225.preheader" [function.cpp:15]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i4_0, i5 0)" [function.cpp:25]   --->   Operation 106 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1265_8 = zext i10 %tmp_13 to i11" [function.cpp:25]   --->   Operation 107 'zext' 'zext_ln1265_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i4_0, i2 0)" [function.cpp:25]   --->   Operation 108 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1265_9 = zext i7 %tmp_14 to i11" [function.cpp:25]   --->   Operation 109 'zext' 'zext_ln1265_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.41ns)   --->   "%sub_ln1265 = sub i11 %zext_ln1265_8, %zext_ln1265_9" [function.cpp:25]   --->   Operation 110 'sub' 'sub_ln1265' <Predicate = (!icmp_ln15)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i11 %sub_ln1265 to i12" [function.cpp:25]   --->   Operation 111 'sext' 'sext_ln1265' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.46ns)   --->   "br label %.preheader225" [function.cpp:17]   --->   Operation 112 'br' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_7 : Operation 113 [1/1] (0.46ns)   --->   "br label %.preheader223" [function.cpp:32]   --->   Operation 113 'br' <Predicate = (icmp_ln15)> <Delay = 0.46>

State 8 <SV = 3> <Delay = 3.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%j5_0 = phi i5 [ %j, %conv1_w_end ], [ 0, %.preheader225.preheader ]"   --->   Operation 114 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.97ns)   --->   "%icmp_ln17 = icmp eq i5 %j5_0, -4" [function.cpp:17]   --->   Operation 115 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 116 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.02ns)   --->   "%j = add i5 %j5_0, 1" [function.cpp:17]   --->   Operation 117 'add' 'j' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader226.loopexit, label %conv1_w_begin" [function.cpp:17]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str) nounwind" [function.cpp:18]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str)" [function.cpp:18]   --->   Operation 120 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1265_12 = zext i5 %j5_0 to i12" [function.cpp:25]   --->   Operation 121 'zext' 'zext_ln1265_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.48ns)   --->   "%add_ln1265 = add i12 %sext_ln1265, %zext_ln1265_12" [function.cpp:25]   --->   Operation 122 'add' 'add_ln1265' <Predicate = (!icmp_ln17)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i12 %add_ln1265 to i11" [function.cpp:25]   --->   Operation 123 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265, i3 0)" [function.cpp:25]   --->   Operation 124 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_22 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265, i1 false)" [function.cpp:25]   --->   Operation 125 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i13 %tmp_22 to i14" [function.cpp:25]   --->   Operation 126 'sext' 'sext_ln1265_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.52ns)   --->   "%sub_ln1265_2 = sub i14 %p_shl2_cast, %sext_ln1265_2" [function.cpp:25]   --->   Operation 127 'sub' 'sub_ln1265_2' <Predicate = (!icmp_ln17)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.46ns)   --->   "br label %0" [function.cpp:19]   --->   Operation 128 'br' <Predicate = (!icmp_ln17)> <Delay = 0.46>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader226"   --->   Operation 129 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.02>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %conv1_w_begin ], [ %x, %conv1_w1_end ]"   --->   Operation 130 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i3 %x_0 to i5" [function.cpp:19]   --->   Operation 131 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.98ns)   --->   "%icmp_ln19 = icmp eq i3 %x_0, -3" [function.cpp:19]   --->   Operation 132 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 133 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.76ns)   --->   "%x = add i3 %x_0, 1" [function.cpp:19]   --->   Operation 134 'add' 'x' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %conv1_w_end, label %conv1_w1_begin" [function.cpp:19]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [function.cpp:20]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [function.cpp:20]   --->   Operation 137 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.02ns)   --->   "%add_ln25 = add i5 %i4_0, %zext_ln19" [function.cpp:25]   --->   Operation 138 'add' 'add_ln25' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i3 %x_0 to i6" [function.cpp:21]   --->   Operation 139 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:21]   --->   Operation 140 'br' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str, i32 %tmp_9)" [function.cpp:29]   --->   Operation 141 'specregionend' 'empty_63' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader225" [function.cpp:17]   --->   Operation 142 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.79>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ 0, %conv1_w1_begin ], [ %y, %.loopexit.loopexit ]"   --->   Operation 143 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %y_0 to i5" [function.cpp:21]   --->   Operation 144 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.98ns)   --->   "%icmp_ln21 = icmp eq i3 %y_0, -3" [function.cpp:21]   --->   Operation 145 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 146 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.76ns)   --->   "%y = add i3 %y_0, 1" [function.cpp:21]   --->   Operation 147 'add' 'y' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %conv1_w1_end, label %.preheader224.preheader" [function.cpp:21]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (1.02ns)   --->   "%add_ln25_1 = add i5 %zext_ln21, %j5_0" [function.cpp:25]   --->   Operation 149 'add' 'add_ln25_1' <Predicate = (!icmp_ln21)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln25, i5 %add_ln25_1)" [function.cpp:25]   --->   Operation 150 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %tmp_17 to i64" [function.cpp:25]   --->   Operation 151 'zext' 'zext_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%in_V_addr_1 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %zext_ln1116" [function.cpp:25]   --->   Operation 152 'getelementptr' 'in_V_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (2.77ns)   --->   "%in_V_load = load i16* %in_V_addr_1, align 2" [function.cpp:25]   --->   Operation 153 'load' 'in_V_load' <Predicate = (!icmp_ln21)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1)" [function.cpp:28]   --->   Operation 154 'specregionend' 'empty_62' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "br label %0" [function.cpp:19]   --->   Operation 155 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.77>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i3 %y_0 to i9" [function.cpp:25]   --->   Operation 156 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/2] (2.77ns)   --->   "%in_V_load = load i16* %in_V_addr_1, align 2" [function.cpp:25]   --->   Operation 157 'load' 'in_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %in_V_load to i26" [function.cpp:25]   --->   Operation 158 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.46ns)   --->   "br label %.preheader224" [function.cpp:23]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.46>

State 12 <SV = 7> <Delay = 8.61>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k_2, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader224.preheader ]"   --->   Operation 160 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.98ns)   --->   "%icmp_ln23 = icmp eq i3 %k_0, -2" [function.cpp:23]   --->   Operation 161 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 162 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.76ns)   --->   "%k_2 = add i3 %k_0, 1" [function.cpp:23]   --->   Operation 163 'add' 'k_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [function.cpp:23]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i3 %k_0 to i14" [function.cpp:25]   --->   Operation 165 'zext' 'zext_ln1117' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i3 %k_0 to i6" [function.cpp:25]   --->   Operation 166 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [function.cpp:25]   --->   Operation 167 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i5 %tmp_18 to i6" [function.cpp:25]   --->   Operation 168 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117 = add i6 %zext_ln1117_13, %zext_ln1117_12" [function.cpp:25]   --->   Operation 169 'add' 'add_ln1117' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 170 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln1117_9 = add i6 %zext_ln21_1, %add_ln1117" [function.cpp:25]   --->   Operation 170 'add' 'add_ln1117_9' <Predicate = (!icmp_ln23)> <Delay = 2.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i6 %add_ln1117_9 to i9" [function.cpp:25]   --->   Operation 171 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln1117_9, i2 0)" [function.cpp:25]   --->   Operation 172 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i8 %tmp_25 to i9" [function.cpp:25]   --->   Operation 173 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_10 = add i9 %zext_ln1117_15, %zext_ln1117_14" [function.cpp:25]   --->   Operation 174 'add' 'add_ln1117_10' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 175 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_11 = add i9 %zext_ln1116_8, %add_ln1117_10" [function.cpp:25]   --->   Operation 175 'add' 'add_ln1117_11' <Predicate = (!icmp_ln23)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i9 %add_ln1117_11 to i64" [function.cpp:25]   --->   Operation 176 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%K1_W_V_addr = getelementptr [150 x i11]* @K1_W_V, i64 0, i64 %zext_ln1117_16" [function.cpp:25]   --->   Operation 177 'getelementptr' 'K1_W_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (1.52ns)   --->   "%add_ln1265_6 = add i14 %zext_ln1117, %sub_ln1265_2" [function.cpp:25]   --->   Operation 178 'add' 'add_ln1265_6' <Predicate = (!icmp_ln23)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1265_16 = zext i14 %add_ln1265_6 to i64" [function.cpp:25]   --->   Operation 179 'zext' 'zext_ln1265_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%out_V_addr_5 = getelementptr [4704 x i16]* %out_V, i64 0, i64 %zext_ln1265_16" [function.cpp:25]   --->   Operation 180 'getelementptr' 'out_V_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 181 [2/2] (2.77ns)   --->   "%K1_W_V_load = load i11* %K1_W_V_addr, align 2" [function.cpp:25]   --->   Operation 181 'load' 'K1_W_V_load' <Predicate = (!icmp_ln23)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_12 : Operation 182 [2/2] (2.77ns)   --->   "%p_Val2_16 = load i16* %out_V_addr_5, align 2" [function.cpp:25]   --->   Operation 182 'load' 'p_Val2_16' <Predicate = (!icmp_ln23)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 183 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 8.32>
ST_13 : Operation 184 [1/2] (2.77ns)   --->   "%K1_W_V_load = load i11* %K1_W_V_addr, align 2" [function.cpp:25]   --->   Operation 184 'load' 'K1_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i11 %K1_W_V_load to i26" [function.cpp:25]   --->   Operation 185 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (2.82ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i26 %sext_ln1192, %sext_ln1192_5" [function.cpp:25]   --->   Operation 186 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 187 [1/2] (2.77ns)   --->   "%p_Val2_16 = load i16* %out_V_addr_5, align 2" [function.cpp:25]   --->   Operation 187 'load' 'p_Val2_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_16, i10 0)" [function.cpp:25]   --->   Operation 188 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V = add i26 %lhs_V, %mul_ln1192" [function.cpp:25]   --->   Operation 189 'add' 'ret_V' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)" [function.cpp:25]   --->   Operation 190 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.77>
ST_14 : Operation 191 [1/1] (2.77ns)   --->   "store i16 %trunc_ln, i16* %out_V_addr_5, align 2" [function.cpp:25]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader224" [function.cpp:23]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 1.41>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%i6_0 = phi i5 [ %i_7, %.preheader223.loopexit ], [ 0, %.preheader223.preheader ]"   --->   Operation 193 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.97ns)   --->   "%icmp_ln32 = icmp eq i5 %i6_0, -4" [function.cpp:32]   --->   Operation 194 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 195 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.02ns)   --->   "%i_7 = add i5 %i6_0, 1" [function.cpp:32]   --->   Operation 196 'add' 'i_7' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %2, label %.preheader.preheader" [function.cpp:32]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i6_0, i5 0)" [function.cpp:38]   --->   Operation 198 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1265_10 = zext i10 %tmp_15 to i11" [function.cpp:38]   --->   Operation 199 'zext' 'zext_ln1265_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i6_0, i2 0)" [function.cpp:38]   --->   Operation 200 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1265_11 = zext i7 %tmp_16 to i11" [function.cpp:38]   --->   Operation 201 'zext' 'zext_ln1265_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (1.41ns)   --->   "%sub_ln1265_1 = sub i11 %zext_ln1265_10, %zext_ln1265_11" [function.cpp:38]   --->   Operation 202 'sub' 'sub_ln1265_1' <Predicate = (!icmp_ln32)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i11 %sub_ln1265_1 to i12" [function.cpp:38]   --->   Operation 203 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:34]   --->   Operation 204 'br' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "ret void" [function.cpp:46]   --->   Operation 205 'ret' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 3.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%j7_0 = phi i5 [ %j_3, %conv1_b_end ], [ 0, %.preheader.preheader ]"   --->   Operation 206 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.97ns)   --->   "%icmp_ln34 = icmp eq i5 %j7_0, -4" [function.cpp:34]   --->   Operation 207 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 208 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (1.02ns)   --->   "%j_3 = add i5 %j7_0, 1" [function.cpp:34]   --->   Operation 209 'add' 'j_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader223.loopexit, label %conv1_b_begin" [function.cpp:34]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [function.cpp:35]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2)" [function.cpp:35]   --->   Operation 212 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1265_13 = zext i5 %j7_0 to i12" [function.cpp:38]   --->   Operation 213 'zext' 'zext_ln1265_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.48ns)   --->   "%add_ln1265_4 = add i12 %sext_ln1265_1, %zext_ln1265_13" [function.cpp:38]   --->   Operation 214 'add' 'add_ln1265_4' <Predicate = (!icmp_ln34)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1265_1 = trunc i12 %add_ln1265_4 to i11" [function.cpp:38]   --->   Operation 215 'trunc' 'trunc_ln1265_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265_1, i3 0)" [function.cpp:38]   --->   Operation 216 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_23 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265_4, i1 false)" [function.cpp:38]   --->   Operation 217 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1265_3 = sext i13 %tmp_23 to i14" [function.cpp:38]   --->   Operation 218 'sext' 'sext_ln1265_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (1.52ns)   --->   "%sub_ln1265_3 = sub i14 %p_shl8_cast, %sext_ln1265_3" [function.cpp:38]   --->   Operation 219 'sub' 'sub_ln1265_3' <Predicate = (!icmp_ln34)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:36]   --->   Operation 220 'br' <Predicate = (!icmp_ln34)> <Delay = 0.46>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader223"   --->   Operation 221 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 4.29>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%k8_0 = phi i3 [ 0, %conv1_b_begin ], [ %k, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ]"   --->   Operation 222 'phi' 'k8_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.98ns)   --->   "%icmp_ln36 = icmp eq i3 %k8_0, -2" [function.cpp:36]   --->   Operation 223 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 224 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.76ns)   --->   "%k = add i3 %k8_0, 1" [function.cpp:36]   --->   Operation 225 'add' 'k' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %conv1_b_end, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [function.cpp:36]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %k8_0 to i64" [function.cpp:38]   --->   Operation 227 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1265_14 = zext i3 %k8_0 to i14" [function.cpp:38]   --->   Operation 228 'zext' 'zext_ln1265_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (1.52ns)   --->   "%add_ln1265_5 = add i14 %sub_ln1265_3, %zext_ln1265_14" [function.cpp:38]   --->   Operation 229 'add' 'add_ln1265_5' <Predicate = (!icmp_ln36)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1265_15 = zext i14 %add_ln1265_5 to i64" [function.cpp:38]   --->   Operation 230 'zext' 'zext_ln1265_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [4704 x i16]* %out_V, i64 0, i64 %zext_ln1265_15" [function.cpp:38]   --->   Operation 231 'getelementptr' 'out_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 232 [2/2] (2.77ns)   --->   "%p_Val2_14 = load i16* %out_V_addr, align 2" [function.cpp:38]   --->   Operation 232 'load' 'p_Val2_14' <Predicate = (!icmp_ln36)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%K1_B_V_addr = getelementptr [6 x i9]* @K1_B_V, i64 0, i64 %zext_ln38" [function.cpp:38]   --->   Operation 233 'getelementptr' 'K1_B_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 234 [2/2] (2.77ns)   --->   "%p_Val2_15 = load i9* %K1_B_V_addr, align 2" [function.cpp:38]   --->   Operation 234 'load' 'p_Val2_15' <Predicate = (!icmp_ln36)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_s)" [function.cpp:44]   --->   Operation 235 'specregionend' 'empty_67' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:34]   --->   Operation 236 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 7.69>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [function.cpp:37]   --->   Operation 237 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/2] (2.77ns)   --->   "%p_Val2_14 = load i16* %out_V_addr, align 2" [function.cpp:38]   --->   Operation 238 'load' 'p_Val2_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_18 : Operation 239 [1/2] (2.77ns)   --->   "%p_Val2_15 = load i9* %K1_B_V_addr, align 2" [function.cpp:38]   --->   Operation 239 'load' 'p_Val2_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i9 %p_Val2_15 to i16" [function.cpp:38]   --->   Operation 240 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %p_Val2_15 to i15" [function.cpp:38]   --->   Operation 241 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i16 %p_Val2_14 to i15" [function.cpp:38]   --->   Operation 242 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (1.54ns)   --->   "%add_ln703 = add i16 %p_Val2_14, %zext_ln1265" [function.cpp:38]   --->   Operation 243 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (1.53ns)   --->   "%add_ln1495 = add i15 %zext_ln703, %trunc_ln703" [function.cpp:39]   --->   Operation 244 'add' 'add_ln1495' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [function.cpp:39]   --->   Operation 245 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.60ns)   --->   "%select_ln39 = select i1 %tmp_24, i15 0, i15 %add_ln1495" [function.cpp:39]   --->   Operation 246 'select' 'select_ln39' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %select_ln39 to i16" [function.cpp:39]   --->   Operation 247 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (2.77ns)   --->   "store i16 %zext_ln39, i16* %out_V_addr, align 2" [function.cpp:38]   --->   Operation 248 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:36]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ K1_W_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ K1_B_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
in_V              (alloca           ) [ 0011111111111110000]
br_ln7            (br               ) [ 0111111000000000000]
i_0               (phi              ) [ 0010000000000000000]
icmp_ln7          (icmp             ) [ 0011111000000000000]
empty             (speclooptripcount) [ 0000000000000000000]
i                 (add              ) [ 0111111000000000000]
br_ln7            (br               ) [ 0000000000000000000]
tmp_12            (bitconcatenate   ) [ 0000000000000000000]
zext_ln11         (zext             ) [ 0001111000000000000]
trunc_ln11        (trunc            ) [ 0000000000000000000]
shl_ln            (bitconcatenate   ) [ 0001111000000000000]
br_ln9            (br               ) [ 0011111000000000000]
br_ln15           (br               ) [ 0011111111111110000]
j_0               (phi              ) [ 0001000000000000000]
zext_ln9          (zext             ) [ 0000000000000000000]
icmp_ln9          (icmp             ) [ 0011111000000000000]
empty_56          (speclooptripcount) [ 0000000000000000000]
j_2               (add              ) [ 0011111000000000000]
br_ln9            (br               ) [ 0000000000000000000]
zext_ln203        (zext             ) [ 0000000000000000000]
add_ln203         (add              ) [ 0000111000000000000]
add_ln11          (add              ) [ 0000000000000000000]
zext_ln11_1       (zext             ) [ 0000000000000000000]
input_addr        (getelementptr    ) [ 0000100000000000000]
br_ln0            (br               ) [ 0111111000000000000]
input_load        (load             ) [ 0000011000000000000]
d_assign          (fpext            ) [ 0000000000000000000]
ireg_V            (bitcast          ) [ 0000000000000000000]
trunc_ln556       (trunc            ) [ 0000000000000000000]
p_Result_s        (bitselect        ) [ 0000000000000000000]
exp_tmp_V         (partselect       ) [ 0000000000000000000]
zext_ln461        (zext             ) [ 0000000000000000000]
trunc_ln565       (trunc            ) [ 0000000000000000000]
tmp               (bitconcatenate   ) [ 0000000000000000000]
p_Result_9        (zext             ) [ 0000000000000000000]
man_V_1           (sub              ) [ 0000000000000000000]
man_V_2           (select           ) [ 0000001000000000000]
icmp_ln571        (icmp             ) [ 0000001000000000000]
F2                (sub              ) [ 0000000000000000000]
icmp_ln581        (icmp             ) [ 0000001000000000000]
add_ln581         (add              ) [ 0000000000000000000]
sub_ln581         (sub              ) [ 0000000000000000000]
sh_amt            (select           ) [ 0000001000000000000]
icmp_ln582        (icmp             ) [ 0000001000000000000]
trunc_ln583       (trunc            ) [ 0000001000000000000]
tmp_20            (partselect       ) [ 0000000000000000000]
icmp_ln603        (icmp             ) [ 0000001000000000000]
zext_ln203_11     (zext             ) [ 0000000000000000000]
in_V_addr         (getelementptr    ) [ 0000000000000000000]
sext_ln581        (sext             ) [ 0000000000000000000]
icmp_ln585        (icmp             ) [ 0000000000000000000]
zext_ln586        (zext             ) [ 0000000000000000000]
ashr_ln586        (ashr             ) [ 0000000000000000000]
trunc_ln586       (trunc            ) [ 0000000000000000000]
bitcast_ln696     (bitcast          ) [ 0000000000000000000]
tmp_21            (bitselect        ) [ 0000000000000000000]
select_ln588      (select           ) [ 0000000000000000000]
sext_ln581cast    (trunc            ) [ 0000000000000000000]
shl_ln604         (shl              ) [ 0000000000000000000]
xor_ln571         (xor              ) [ 0000000000000000000]
and_ln582         (and              ) [ 0000000000000000000]
or_ln582          (or               ) [ 0000000000000000000]
xor_ln582         (xor              ) [ 0000000000000000000]
and_ln581         (and              ) [ 0000000000000000000]
xor_ln585         (xor              ) [ 0000000000000000000]
and_ln585         (and              ) [ 0000000000000000000]
and_ln585_1       (and              ) [ 0000000000000000000]
or_ln581          (or               ) [ 0000000000000000000]
xor_ln581         (xor              ) [ 0000000000000000000]
and_ln603         (and              ) [ 0000000000000000000]
select_ln603      (select           ) [ 0000000000000000000]
or_ln603          (or               ) [ 0000000000000000000]
select_ln603_1    (select           ) [ 0000000000000000000]
or_ln603_1        (or               ) [ 0000000000000000000]
select_ln603_2    (select           ) [ 0000000000000000000]
or_ln603_2        (or               ) [ 0000000000000000000]
select_ln603_3    (select           ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
br_ln9            (br               ) [ 0011111000000000000]
i4_0              (phi              ) [ 0000000101111110000]
icmp_ln15         (icmp             ) [ 0000000111111110000]
empty_57          (speclooptripcount) [ 0000000000000000000]
i_6               (add              ) [ 0010000111111110000]
br_ln15           (br               ) [ 0000000000000000000]
tmp_13            (bitconcatenate   ) [ 0000000000000000000]
zext_ln1265_8     (zext             ) [ 0000000000000000000]
tmp_14            (bitconcatenate   ) [ 0000000000000000000]
zext_ln1265_9     (zext             ) [ 0000000000000000000]
sub_ln1265        (sub              ) [ 0000000000000000000]
sext_ln1265       (sext             ) [ 0000000011111110000]
br_ln17           (br               ) [ 0000000111111110000]
br_ln32           (br               ) [ 0000000111111111111]
j5_0              (phi              ) [ 0000000010111110000]
icmp_ln17         (icmp             ) [ 0000000111111110000]
empty_58          (speclooptripcount) [ 0000000000000000000]
j                 (add              ) [ 0000000111111110000]
br_ln17           (br               ) [ 0000000000000000000]
specloopname_ln18 (specloopname     ) [ 0000000000000000000]
tmp_9             (specregionbegin  ) [ 0000000001111110000]
zext_ln1265_12    (zext             ) [ 0000000000000000000]
add_ln1265        (add              ) [ 0000000000000000000]
trunc_ln1265      (trunc            ) [ 0000000000000000000]
p_shl2_cast       (bitconcatenate   ) [ 0000000000000000000]
tmp_22            (bitconcatenate   ) [ 0000000000000000000]
sext_ln1265_2     (sext             ) [ 0000000000000000000]
sub_ln1265_2      (sub              ) [ 0000000001111110000]
br_ln19           (br               ) [ 0000000111111110000]
br_ln0            (br               ) [ 0010000111111110000]
x_0               (phi              ) [ 0000000001000000000]
zext_ln19         (zext             ) [ 0000000000000000000]
icmp_ln19         (icmp             ) [ 0000000111111110000]
empty_59          (speclooptripcount) [ 0000000000000000000]
x                 (add              ) [ 0000000111111110000]
br_ln19           (br               ) [ 0000000000000000000]
specloopname_ln20 (specloopname     ) [ 0000000000000000000]
tmp_1             (specregionbegin  ) [ 0000000000111110000]
add_ln25          (add              ) [ 0000000000111110000]
zext_ln21_1       (zext             ) [ 0000000000111110000]
br_ln21           (br               ) [ 0000000111111110000]
empty_63          (specregionend    ) [ 0000000000000000000]
br_ln17           (br               ) [ 0000000111111110000]
y_0               (phi              ) [ 0000000000110000000]
zext_ln21         (zext             ) [ 0000000000000000000]
icmp_ln21         (icmp             ) [ 0000000111111110000]
empty_60          (speclooptripcount) [ 0000000000000000000]
y                 (add              ) [ 0000000111111110000]
br_ln21           (br               ) [ 0000000000000000000]
add_ln25_1        (add              ) [ 0000000000000000000]
tmp_17            (bitconcatenate   ) [ 0000000000000000000]
zext_ln1116       (zext             ) [ 0000000000000000000]
in_V_addr_1       (getelementptr    ) [ 0000000000010000000]
empty_62          (specregionend    ) [ 0000000000000000000]
br_ln19           (br               ) [ 0000000111111110000]
zext_ln1116_8     (zext             ) [ 0000000000001110000]
in_V_load         (load             ) [ 0000000000000000000]
sext_ln1192       (sext             ) [ 0000000000001110000]
br_ln23           (br               ) [ 0000000111111110000]
k_0               (phi              ) [ 0000000000001000000]
icmp_ln23         (icmp             ) [ 0000000111111110000]
empty_61          (speclooptripcount) [ 0000000000000000000]
k_2               (add              ) [ 0000000111111110000]
br_ln23           (br               ) [ 0000000000000000000]
zext_ln1117       (zext             ) [ 0000000000000000000]
zext_ln1117_12    (zext             ) [ 0000000000000000000]
tmp_18            (bitconcatenate   ) [ 0000000000000000000]
zext_ln1117_13    (zext             ) [ 0000000000000000000]
add_ln1117        (add              ) [ 0000000000000000000]
add_ln1117_9      (add              ) [ 0000000000000000000]
zext_ln1117_14    (zext             ) [ 0000000000000000000]
tmp_25            (bitconcatenate   ) [ 0000000000000000000]
zext_ln1117_15    (zext             ) [ 0000000000000000000]
add_ln1117_10     (add              ) [ 0000000000000000000]
add_ln1117_11     (add              ) [ 0000000000000000000]
zext_ln1117_16    (zext             ) [ 0000000000000000000]
K1_W_V_addr       (getelementptr    ) [ 0000000000000100000]
add_ln1265_6      (add              ) [ 0000000000000000000]
zext_ln1265_16    (zext             ) [ 0000000000000000000]
out_V_addr_5      (getelementptr    ) [ 0000000000000110000]
br_ln0            (br               ) [ 0000000111111110000]
K1_W_V_load       (load             ) [ 0000000000000000000]
sext_ln1192_5     (sext             ) [ 0000000000000000000]
mul_ln1192        (mul              ) [ 0000000000000000000]
p_Val2_16         (load             ) [ 0000000000000000000]
lhs_V             (bitconcatenate   ) [ 0000000000000000000]
ret_V             (add              ) [ 0000000000000000000]
trunc_ln          (partselect       ) [ 0000000000000010000]
store_ln25        (store            ) [ 0000000000000000000]
br_ln23           (br               ) [ 0000000111111110000]
i6_0              (phi              ) [ 0000000000000001000]
icmp_ln32         (icmp             ) [ 0000000000000001111]
empty_64          (speclooptripcount) [ 0000000000000000000]
i_7               (add              ) [ 0000000100000001111]
br_ln32           (br               ) [ 0000000000000000000]
tmp_15            (bitconcatenate   ) [ 0000000000000000000]
zext_ln1265_10    (zext             ) [ 0000000000000000000]
tmp_16            (bitconcatenate   ) [ 0000000000000000000]
zext_ln1265_11    (zext             ) [ 0000000000000000000]
sub_ln1265_1      (sub              ) [ 0000000000000000000]
sext_ln1265_1     (sext             ) [ 0000000000000000111]
br_ln34           (br               ) [ 0000000000000001111]
ret_ln46          (ret              ) [ 0000000000000000000]
j7_0              (phi              ) [ 0000000000000000100]
icmp_ln34         (icmp             ) [ 0000000000000001111]
empty_65          (speclooptripcount) [ 0000000000000000000]
j_3               (add              ) [ 0000000000000001111]
br_ln34           (br               ) [ 0000000000000000000]
specloopname_ln35 (specloopname     ) [ 0000000000000000000]
tmp_s             (specregionbegin  ) [ 0000000000000000011]
zext_ln1265_13    (zext             ) [ 0000000000000000000]
add_ln1265_4      (add              ) [ 0000000000000000000]
trunc_ln1265_1    (trunc            ) [ 0000000000000000000]
p_shl8_cast       (bitconcatenate   ) [ 0000000000000000000]
tmp_23            (bitconcatenate   ) [ 0000000000000000000]
sext_ln1265_3     (sext             ) [ 0000000000000000000]
sub_ln1265_3      (sub              ) [ 0000000000000000011]
br_ln36           (br               ) [ 0000000000000001111]
br_ln0            (br               ) [ 0000000100000001111]
k8_0              (phi              ) [ 0000000000000000010]
icmp_ln36         (icmp             ) [ 0000000000000001111]
empty_66          (speclooptripcount) [ 0000000000000000000]
k                 (add              ) [ 0000000000000001111]
br_ln36           (br               ) [ 0000000000000000000]
zext_ln38         (zext             ) [ 0000000000000000000]
zext_ln1265_14    (zext             ) [ 0000000000000000000]
add_ln1265_5      (add              ) [ 0000000000000000000]
zext_ln1265_15    (zext             ) [ 0000000000000000000]
out_V_addr        (getelementptr    ) [ 0000000000000000001]
K1_B_V_addr       (getelementptr    ) [ 0000000000000000001]
empty_67          (specregionend    ) [ 0000000000000000000]
br_ln34           (br               ) [ 0000000000000001111]
specloopname_ln37 (specloopname     ) [ 0000000000000000000]
p_Val2_14         (load             ) [ 0000000000000000000]
p_Val2_15         (load             ) [ 0000000000000000000]
zext_ln1265       (zext             ) [ 0000000000000000000]
zext_ln703        (zext             ) [ 0000000000000000000]
trunc_ln703       (trunc            ) [ 0000000000000000000]
add_ln703         (add              ) [ 0000000000000000000]
add_ln1495        (add              ) [ 0000000000000000000]
tmp_24            (bitselect        ) [ 0000000000000000000]
select_ln39       (select           ) [ 0000000000000000000]
zext_ln39         (zext             ) [ 0000000000000000000]
store_ln38        (store            ) [ 0000000000000000000]
br_ln36           (br               ) [ 0000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K1_W_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K1_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K1_B_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K1_B_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="in_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="in_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="12" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/6 in_V_load/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="in_V_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr_1/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="K1_W_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="9" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K1_W_V_addr/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_V_addr_5_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="14" slack="0"/>
<pin id="187" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr_5/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="K1_W_V_load/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_16/12 store_ln25/14 p_Val2_14/17 store_ln38/18 "/>
</bind>
</comp>

<comp id="202" class="1004" name="out_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="14" slack="0"/>
<pin id="206" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/17 "/>
</bind>
</comp>

<comp id="210" class="1004" name="K1_B_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K1_B_V_addr/17 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/17 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="1"/>
<pin id="236" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="j_0_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i4_0_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="i4_0_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/7 "/>
</bind>
</comp>

<comp id="257" class="1005" name="j5_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j5_0 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="j5_0_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_0/8 "/>
</bind>
</comp>

<comp id="269" class="1005" name="x_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="1"/>
<pin id="271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="x_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="y_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="y_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/10 "/>
</bind>
</comp>

<comp id="292" class="1005" name="k_0_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="1"/>
<pin id="294" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="k_0_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/12 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i6_0_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i6_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="i6_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0/15 "/>
</bind>
</comp>

<comp id="314" class="1005" name="j7_0_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j7_0 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="j7_0_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7_0/16 "/>
</bind>
</comp>

<comp id="325" class="1005" name="k8_0_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="1"/>
<pin id="327" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k8_0 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="k8_0_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k8_0/17 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln7_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_12_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln11_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln11_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="shl_ln_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln9_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln9_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln203_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln203_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="1"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln11_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="1"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln11_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="ireg_V_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln556_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_Result_s_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="exp_tmp_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="0"/>
<pin id="430" dir="0" index="2" bw="7" slack="0"/>
<pin id="431" dir="0" index="3" bw="7" slack="0"/>
<pin id="432" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln461_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln565_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="53" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="52" slack="0"/>
<pin id="449" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_9_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="53" slack="0"/>
<pin id="455" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_9/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="man_V_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="53" slack="0"/>
<pin id="460" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="man_V_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="54" slack="0"/>
<pin id="466" dir="0" index="2" bw="54" slack="0"/>
<pin id="467" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln571_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="63" slack="0"/>
<pin id="473" dir="0" index="1" bw="63" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="F2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="0" index="1" bw="11" slack="0"/>
<pin id="480" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln581_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="0" index="1" bw="12" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln581_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="12" slack="0"/>
<pin id="492" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sub_ln581_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="12" slack="0"/>
<pin id="498" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sh_amt_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="12" slack="0"/>
<pin id="504" dir="0" index="2" bw="12" slack="0"/>
<pin id="505" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln582_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="0"/>
<pin id="511" dir="0" index="1" bw="12" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln583_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="54" slack="0"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_20_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="12" slack="0"/>
<pin id="522" dir="0" index="2" bw="4" slack="0"/>
<pin id="523" dir="0" index="3" bw="5" slack="0"/>
<pin id="524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln603_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln203_11_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="3"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln581_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln585_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="1"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln586_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="0"/>
<pin id="549" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="ashr_ln586_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="54" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln586_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="54" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="bitcast_ln696_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="2"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_21_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln588_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="0" index="2" bw="16" slack="0"/>
<pin id="575" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln581cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="shl_ln604_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="0" index="1" bw="16" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln571_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln582_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln582_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="1"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln582_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="and_ln581_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln585_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln585_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="and_ln585_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln581_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="1"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln581_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln603_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln603_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="16" slack="0"/>
<pin id="650" dir="0" index="2" bw="16" slack="0"/>
<pin id="651" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="or_ln603_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln603_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="0" index="2" bw="16" slack="1"/>
<pin id="665" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln603_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln603_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="0" index="2" bw="16" slack="0"/>
<pin id="678" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_ln603_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="select_ln603_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="0"/>
<pin id="691" dir="0" index="2" bw="16" slack="0"/>
<pin id="692" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln15_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="0" index="1" bw="5" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_13_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="0"/>
<pin id="711" dir="0" index="1" bw="5" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln1265_8_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="0"/>
<pin id="719" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_8/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_14_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="0"/>
<pin id="723" dir="0" index="1" bw="5" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln1265_9_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_9/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sub_ln1265_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="0" index="1" bw="7" slack="0"/>
<pin id="736" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln1265_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln17_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="0" index="1" bw="5" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="j_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln1265_12_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="0"/>
<pin id="757" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_12/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln1265_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="1"/>
<pin id="761" dir="0" index="1" bw="5" slack="0"/>
<pin id="762" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln1265_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="12" slack="0"/>
<pin id="766" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1265/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_shl2_cast_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="0"/>
<pin id="770" dir="0" index="1" bw="11" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_22_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="13" slack="0"/>
<pin id="778" dir="0" index="1" bw="12" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln1265_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="0"/>
<pin id="786" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_2/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sub_ln1265_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="14" slack="0"/>
<pin id="790" dir="0" index="1" bw="13" slack="0"/>
<pin id="791" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265_2/8 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln19_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="0"/>
<pin id="796" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln19_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="0"/>
<pin id="800" dir="0" index="1" bw="3" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="x_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln25_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="2"/>
<pin id="812" dir="0" index="1" bw="3" slack="0"/>
<pin id="813" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln21_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="0"/>
<pin id="818" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln21_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_ln21_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="3" slack="0"/>
<pin id="826" dir="0" index="1" bw="3" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/10 "/>
</bind>
</comp>

<comp id="830" class="1004" name="y_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="3" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln25_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="0" index="1" bw="5" slack="2"/>
<pin id="839" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_17_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="10" slack="0"/>
<pin id="844" dir="0" index="1" bw="5" slack="1"/>
<pin id="845" dir="0" index="2" bw="5" slack="0"/>
<pin id="846" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln1116_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="0"/>
<pin id="851" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/10 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln1116_8_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="1"/>
<pin id="856" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_8/11 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sext_ln1192_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="0"/>
<pin id="860" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/11 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln23_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="0" index="1" bw="3" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/12 "/>
</bind>
</comp>

<comp id="868" class="1004" name="k_2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/12 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1117_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/12 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln1117_12_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="0"/>
<pin id="880" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_12/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_18_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="0"/>
<pin id="884" dir="0" index="1" bw="3" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln1117_13_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_13/12 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln1117_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="0" index="1" bw="3" slack="0"/>
<pin id="897" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/12 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln1117_9_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="3"/>
<pin id="902" dir="0" index="1" bw="6" slack="0"/>
<pin id="903" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_9/12 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln1117_14_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_14/12 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_25_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="6" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln1117_15_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_15/12 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln1117_10_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="6" slack="0"/>
<pin id="924" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_10/12 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln1117_11_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="1"/>
<pin id="929" dir="0" index="1" bw="9" slack="0"/>
<pin id="930" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_11/12 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln1117_16_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="9" slack="0"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_16/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln1265_6_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="3" slack="0"/>
<pin id="939" dir="0" index="1" bw="14" slack="4"/>
<pin id="940" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265_6/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln1265_16_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="14" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_16/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln1192_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="11" slack="0"/>
<pin id="949" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/13 "/>
</bind>
</comp>

<comp id="951" class="1004" name="lhs_V_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="26" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="0"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="trunc_ln_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="0"/>
<pin id="961" dir="0" index="1" bw="26" slack="0"/>
<pin id="962" dir="0" index="2" bw="5" slack="0"/>
<pin id="963" dir="0" index="3" bw="6" slack="0"/>
<pin id="964" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="icmp_ln32_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="5" slack="0"/>
<pin id="970" dir="0" index="1" bw="5" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/15 "/>
</bind>
</comp>

<comp id="974" class="1004" name="i_7_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/15 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_15_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="10" slack="0"/>
<pin id="982" dir="0" index="1" bw="5" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="988" class="1004" name="zext_ln1265_10_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="0"/>
<pin id="990" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_10/15 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_16_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="7" slack="0"/>
<pin id="994" dir="0" index="1" bw="5" slack="0"/>
<pin id="995" dir="0" index="2" bw="1" slack="0"/>
<pin id="996" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln1265_11_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="7" slack="0"/>
<pin id="1002" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_11/15 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="sub_ln1265_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="10" slack="0"/>
<pin id="1006" dir="0" index="1" bw="7" slack="0"/>
<pin id="1007" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265_1/15 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln1265_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="0"/>
<pin id="1012" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_1/15 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="icmp_ln34_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="0"/>
<pin id="1016" dir="0" index="1" bw="5" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/16 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="j_3_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="5" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/16 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln1265_13_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="5" slack="0"/>
<pin id="1028" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_13/16 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln1265_4_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="11" slack="1"/>
<pin id="1032" dir="0" index="1" bw="5" slack="0"/>
<pin id="1033" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265_4/16 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="trunc_ln1265_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="12" slack="0"/>
<pin id="1037" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1265_1/16 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="p_shl8_cast_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="14" slack="0"/>
<pin id="1041" dir="0" index="1" bw="11" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/16 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_23_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="13" slack="0"/>
<pin id="1049" dir="0" index="1" bw="12" slack="0"/>
<pin id="1050" dir="0" index="2" bw="1" slack="0"/>
<pin id="1051" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/16 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln1265_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="13" slack="0"/>
<pin id="1057" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_3/16 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sub_ln1265_3_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="14" slack="0"/>
<pin id="1061" dir="0" index="1" bw="13" slack="0"/>
<pin id="1062" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265_3/16 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="icmp_ln36_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="3" slack="0"/>
<pin id="1067" dir="0" index="1" bw="3" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/17 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="k_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="3" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/17 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln38_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="3" slack="0"/>
<pin id="1079" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/17 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln1265_14_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_14/17 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln1265_5_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="14" slack="1"/>
<pin id="1088" dir="0" index="1" bw="3" slack="0"/>
<pin id="1089" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265_5/17 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln1265_15_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="14" slack="0"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_15/17 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln1265_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="9" slack="0"/>
<pin id="1098" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/18 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln703_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="9" slack="0"/>
<pin id="1102" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/18 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="trunc_ln703_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="0"/>
<pin id="1106" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/18 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="add_ln703_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="0"/>
<pin id="1110" dir="0" index="1" bw="9" slack="0"/>
<pin id="1111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/18 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="add_ln1495_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="0"/>
<pin id="1116" dir="0" index="1" bw="15" slack="0"/>
<pin id="1117" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495/18 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_24_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="16" slack="0"/>
<pin id="1123" dir="0" index="2" bw="5" slack="0"/>
<pin id="1124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/18 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="select_ln39_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="15" slack="0"/>
<pin id="1131" dir="0" index="2" bw="15" slack="0"/>
<pin id="1132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/18 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="zext_ln39_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="15" slack="0"/>
<pin id="1138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/18 "/>
</bind>
</comp>

<comp id="1141" class="1007" name="grp_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="2"/>
<pin id="1143" dir="0" index="1" bw="11" slack="0"/>
<pin id="1144" dir="0" index="2" bw="26" slack="0"/>
<pin id="1145" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/13 ret_V/13 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="i_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="6" slack="0"/>
<pin id="1154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1157" class="1005" name="zext_ln11_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="12" slack="1"/>
<pin id="1159" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="shl_ln_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="1"/>
<pin id="1164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1170" class="1005" name="j_2_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="6" slack="0"/>
<pin id="1172" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="add_ln203_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="12" slack="3"/>
<pin id="1177" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="input_addr_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="1"/>
<pin id="1182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1185" class="1005" name="input_load_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="1"/>
<pin id="1187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1191" class="1005" name="man_V_2_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="54" slack="1"/>
<pin id="1193" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="icmp_ln571_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="1"/>
<pin id="1198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="icmp_ln581_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="sh_amt_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="12" slack="1"/>
<pin id="1210" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1214" class="1005" name="icmp_ln582_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="trunc_ln583_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="1"/>
<pin id="1222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="icmp_ln603_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="1"/>
<pin id="1228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln603 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="i_6_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="0"/>
<pin id="1236" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="sext_ln1265_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="12" slack="1"/>
<pin id="1241" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1265 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="j_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="5" slack="0"/>
<pin id="1249" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1252" class="1005" name="sub_ln1265_2_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="14" slack="4"/>
<pin id="1254" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln1265_2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="x_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="3" slack="0"/>
<pin id="1262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1265" class="1005" name="add_ln25_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="5" slack="1"/>
<pin id="1267" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="zext_ln21_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="6" slack="3"/>
<pin id="1272" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln21_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="y_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="3" slack="0"/>
<pin id="1280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1283" class="1005" name="in_V_addr_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="10" slack="1"/>
<pin id="1285" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="zext_ln1116_8_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="9" slack="1"/>
<pin id="1290" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116_8 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="sext_ln1192_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="26" slack="2"/>
<pin id="1295" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="k_2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="3" slack="0"/>
<pin id="1303" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="K1_W_V_addr_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="1"/>
<pin id="1308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="K1_W_V_addr "/>
</bind>
</comp>

<comp id="1311" class="1005" name="out_V_addr_5_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="13" slack="1"/>
<pin id="1313" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr_5 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="trunc_ln_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="1"/>
<pin id="1318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1324" class="1005" name="i_7_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="5" slack="0"/>
<pin id="1326" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="sext_ln1265_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="12" slack="1"/>
<pin id="1331" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1265_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="j_3_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="5" slack="0"/>
<pin id="1339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="sub_ln1265_3_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="14" slack="1"/>
<pin id="1344" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265_3 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="k_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="3" slack="0"/>
<pin id="1352" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1355" class="1005" name="out_V_addr_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="13" slack="1"/>
<pin id="1357" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="1360" class="1005" name="K1_B_V_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="3" slack="1"/>
<pin id="1362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="K1_B_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="176" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="183" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="96" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="96" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="96" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="151" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="227" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="227" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="227" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="227" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="238" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="238" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="238" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="238" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="376" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="414"><net_src comp="336" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="36" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="411" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="411" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="42" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="44" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="411" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="419" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="415" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="437" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="477" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="483" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="489" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="477" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="463" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="501" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="62" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="64" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="533"><net_src comp="519" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="66" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="546"><net_src comp="68" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="568"><net_src comp="70" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="72" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="74" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="76" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="539" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="48" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="48" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="542" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="48" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="608" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="608" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="542" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="598" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="583" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="556" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="642" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="625" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="619" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="571" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="619" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="593" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="655" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="647" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="661" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="655" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="668" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="674" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="76" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="696"><net_src comp="688" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="701"><net_src comp="249" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="78" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="249" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="82" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="32" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="249" pin="4"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="30" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="84" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="249" pin="4"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="86" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="721" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="717" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="261" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="78" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="261" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="82" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="261" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="94" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="96" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="759" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="100" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="768" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="273" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="273" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="102" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="273" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="106" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="245" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="794" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="273" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="284" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="284" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="102" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="284" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="106" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="820" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="257" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="32" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="836" pin="2"/><net_sink comp="842" pin=2"/></net>

<net id="852"><net_src comp="842" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="857"><net_src comp="280" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="163" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="296" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="112" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="296" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="106" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="296" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="296" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="116" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="296" pin="4"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="86" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="878" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="900" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="118" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="900" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="86" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="920"><net_src comp="909" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="905" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="921" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="935"><net_src comp="927" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="941"><net_src comp="874" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="950"><net_src comp="190" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="956"><net_src comp="120" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="196" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="122" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="965"><net_src comp="124" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="126" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="967"><net_src comp="128" pin="0"/><net_sink comp="959" pin=3"/></net>

<net id="972"><net_src comp="307" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="78" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="307" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="82" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="985"><net_src comp="32" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="307" pin="4"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="30" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="980" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="84" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="307" pin="4"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="86" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1003"><net_src comp="992" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="988" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="318" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="78" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="318" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="82" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="318" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1038"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="94" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="96" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1052"><net_src comp="98" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="1030" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="100" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1058"><net_src comp="1047" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1063"><net_src comp="1039" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1055" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="329" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="112" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="329" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="106" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="329" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1085"><net_src comp="329" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1094"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1099"><net_src comp="217" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="217" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="196" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1112"><net_src comp="196" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1096" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="1100" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1104" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1125"><net_src comp="134" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1108" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="136" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1133"><net_src comp="1120" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="138" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="1114" pin="2"/><net_sink comp="1128" pin=2"/></net>

<net id="1139"><net_src comp="1128" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="1146"><net_src comp="947" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1147"><net_src comp="951" pin="3"/><net_sink comp="1141" pin=2"/></net>

<net id="1148"><net_src comp="1141" pin="3"/><net_sink comp="959" pin=1"/></net>

<net id="1155"><net_src comp="346" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1160"><net_src comp="360" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1165"><net_src comp="368" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1173"><net_src comp="386" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1178"><net_src comp="396" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1183"><net_src comp="144" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1188"><net_src comp="151" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1194"><net_src comp="463" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1199"><net_src comp="471" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1205"><net_src comp="483" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1211"><net_src comp="501" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1217"><net_src comp="509" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1223"><net_src comp="515" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="1229"><net_src comp="529" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1237"><net_src comp="703" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1242"><net_src comp="739" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1250"><net_src comp="749" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1255"><net_src comp="788" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1263"><net_src comp="804" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1268"><net_src comp="810" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1273"><net_src comp="816" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1281"><net_src comp="830" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1286"><net_src comp="169" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1291"><net_src comp="854" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1296"><net_src comp="858" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1304"><net_src comp="868" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1309"><net_src comp="176" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1314"><net_src comp="183" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1319"><net_src comp="959" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="1327"><net_src comp="974" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1332"><net_src comp="1010" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1340"><net_src comp="1020" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1345"><net_src comp="1059" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1353"><net_src comp="1071" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1358"><net_src comp="202" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1363"><net_src comp="210" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="217" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: out_V | {14 18 }
	Port: K1_W_V | {}
	Port: K1_B_V | {}
 - Input state : 
	Port: conv1 : input_r | {3 4 }
	Port: conv1 : out_V | {12 13 17 18 }
	Port: conv1 : K1_W_V | {12 13 }
	Port: conv1 : K1_B_V | {17 18 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
		tmp_12 : 1
		zext_ln11 : 2
		trunc_ln11 : 1
		shl_ln : 2
	State 3
		zext_ln9 : 1
		icmp_ln9 : 1
		j_2 : 1
		br_ln9 : 2
		zext_ln203 : 1
		add_ln203 : 2
		add_ln11 : 2
		zext_ln11_1 : 3
		input_addr : 4
		input_load : 5
	State 4
		d_assign : 1
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp : 3
		p_Result_9 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		icmp_ln582 : 5
		trunc_ln583 : 7
		tmp_20 : 7
		icmp_ln603 : 8
	State 6
		in_V_addr : 1
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		tmp_21 : 1
		select_ln588 : 2
		sext_ln581cast : 1
		shl_ln604 : 2
		xor_ln585 : 1
		store_ln11 : 1
	State 7
		icmp_ln15 : 1
		i_6 : 1
		br_ln15 : 2
		tmp_13 : 1
		zext_ln1265_8 : 2
		tmp_14 : 1
		zext_ln1265_9 : 2
		sub_ln1265 : 3
		sext_ln1265 : 4
	State 8
		icmp_ln17 : 1
		j : 1
		br_ln17 : 2
		zext_ln1265_12 : 1
		add_ln1265 : 2
		trunc_ln1265 : 3
		p_shl2_cast : 4
		tmp_22 : 3
		sext_ln1265_2 : 4
		sub_ln1265_2 : 5
	State 9
		zext_ln19 : 1
		icmp_ln19 : 1
		x : 1
		br_ln19 : 2
		add_ln25 : 2
		zext_ln21_1 : 1
	State 10
		zext_ln21 : 1
		icmp_ln21 : 1
		y : 1
		br_ln21 : 2
		add_ln25_1 : 2
		tmp_17 : 3
		zext_ln1116 : 4
		in_V_addr_1 : 5
		in_V_load : 6
	State 11
		sext_ln1192 : 1
	State 12
		icmp_ln23 : 1
		k_2 : 1
		br_ln23 : 2
		zext_ln1117 : 1
		zext_ln1117_12 : 1
		tmp_18 : 1
		zext_ln1117_13 : 2
		add_ln1117 : 3
		add_ln1117_9 : 4
		zext_ln1117_14 : 5
		tmp_25 : 5
		zext_ln1117_15 : 6
		add_ln1117_10 : 7
		add_ln1117_11 : 8
		zext_ln1117_16 : 9
		K1_W_V_addr : 10
		add_ln1265_6 : 2
		zext_ln1265_16 : 3
		out_V_addr_5 : 4
		K1_W_V_load : 11
		p_Val2_16 : 5
	State 13
		sext_ln1192_5 : 1
		mul_ln1192 : 2
		lhs_V : 1
		ret_V : 3
		trunc_ln : 4
	State 14
	State 15
		icmp_ln32 : 1
		i_7 : 1
		br_ln32 : 2
		tmp_15 : 1
		zext_ln1265_10 : 2
		tmp_16 : 1
		zext_ln1265_11 : 2
		sub_ln1265_1 : 3
		sext_ln1265_1 : 4
	State 16
		icmp_ln34 : 1
		j_3 : 1
		br_ln34 : 2
		zext_ln1265_13 : 1
		add_ln1265_4 : 2
		trunc_ln1265_1 : 3
		p_shl8_cast : 4
		tmp_23 : 3
		sext_ln1265_3 : 4
		sub_ln1265_3 : 5
	State 17
		icmp_ln36 : 1
		k : 1
		br_ln36 : 2
		zext_ln38 : 1
		zext_ln1265_14 : 1
		add_ln1265_5 : 2
		zext_ln1265_15 : 3
		out_V_addr : 4
		p_Val2_14 : 5
		K1_B_V_addr : 2
		p_Val2_15 : 3
	State 18
		zext_ln1265 : 1
		zext_ln703 : 1
		trunc_ln703 : 1
		add_ln703 : 2
		add_ln1495 : 2
		tmp_24 : 3
		select_ln39 : 4
		zext_ln39 : 5
		store_ln38 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fpext  |       grp_fu_336       |    0    |   100   |   143   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_346        |    0    |    0    |    6    |
|          |       j_2_fu_386       |    0    |    0    |    6    |
|          |    add_ln203_fu_396    |    0    |    0    |    11   |
|          |     add_ln11_fu_401    |    0    |    0    |    10   |
|          |    add_ln581_fu_489    |    0    |    0    |    12   |
|          |       i_6_fu_703       |    0    |    0    |    7    |
|          |        j_fu_749        |    0    |    0    |    7    |
|          |    add_ln1265_fu_759   |    0    |    0    |    11   |
|          |        x_fu_804        |    0    |    0    |    4    |
|          |     add_ln25_fu_810    |    0    |    0    |    7    |
|          |        y_fu_830        |    0    |    0    |    4    |
|          |    add_ln25_1_fu_836   |    0    |    0    |    7    |
|    add   |       k_2_fu_868       |    0    |    0    |    4    |
|          |    add_ln1117_fu_894   |    0    |    0    |    8    |
|          |   add_ln1117_9_fu_900  |    0    |    0    |    8    |
|          |  add_ln1117_10_fu_921  |    0    |    0    |    8    |
|          |  add_ln1117_11_fu_927  |    0    |    0    |    8    |
|          |   add_ln1265_6_fu_937  |    0    |    0    |    14   |
|          |       i_7_fu_974       |    0    |    0    |    7    |
|          |       j_3_fu_1020      |    0    |    0    |    7    |
|          |  add_ln1265_4_fu_1030  |    0    |    0    |    11   |
|          |        k_fu_1071       |    0    |    0    |    4    |
|          |  add_ln1265_5_fu_1086  |    0    |    0    |    14   |
|          |    add_ln703_fu_1108   |    0    |    0    |    16   |
|          |   add_ln1495_fu_1114   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_551   |    0    |    0    |   162   |
|----------|------------------------|---------|---------|---------|
|          |     man_V_2_fu_463     |    0    |    0    |    54   |
|          |      sh_amt_fu_501     |    0    |    0    |    12   |
|          |   select_ln588_fu_571  |    0    |    0    |    16   |
|  select  |   select_ln603_fu_647  |    0    |    0    |    16   |
|          |  select_ln603_1_fu_661 |    0    |    0    |    16   |
|          |  select_ln603_2_fu_674 |    0    |    0    |    16   |
|          |  select_ln603_3_fu_688 |    0    |    0    |    16   |
|          |   select_ln39_fu_1128  |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     man_V_1_fu_457     |    0    |    0    |    53   |
|          |        F2_fu_477       |    0    |    0    |    12   |
|          |    sub_ln581_fu_495    |    0    |    0    |    12   |
|    sub   |    sub_ln1265_fu_733   |    0    |    0    |    10   |
|          |   sub_ln1265_2_fu_788  |    0    |    0    |    14   |
|          |  sub_ln1265_1_fu_1004  |    0    |    0    |    10   |
|          |  sub_ln1265_3_fu_1059  |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |     icmp_ln7_fu_340    |    0    |    0    |    3    |
|          |     icmp_ln9_fu_380    |    0    |    0    |    3    |
|          |    icmp_ln571_fu_471   |    0    |    0    |    23   |
|          |    icmp_ln581_fu_483   |    0    |    0    |    5    |
|          |    icmp_ln582_fu_509   |    0    |    0    |    5    |
|          |    icmp_ln603_fu_529   |    0    |    0    |    4    |
|          |    icmp_ln585_fu_542   |    0    |    0    |    5    |
|   icmp   |    icmp_ln15_fu_697    |    0    |    0    |    2    |
|          |    icmp_ln17_fu_743    |    0    |    0    |    2    |
|          |    icmp_ln19_fu_798    |    0    |    0    |    2    |
|          |    icmp_ln21_fu_824    |    0    |    0    |    2    |
|          |    icmp_ln23_fu_862    |    0    |    0    |    2    |
|          |    icmp_ln32_fu_968    |    0    |    0    |    2    |
|          |    icmp_ln34_fu_1014   |    0    |    0    |    2    |
|          |    icmp_ln36_fu_1065   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln604_fu_583    |    0    |    0    |    35   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln582_fu_593    |    0    |    0    |    1    |
|          |    and_ln581_fu_608    |    0    |    0    |    1    |
|    and   |    and_ln585_fu_619    |    0    |    0    |    1    |
|          |   and_ln585_1_fu_625   |    0    |    0    |    1    |
|          |    and_ln603_fu_642    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln582_fu_598    |    0    |    0    |    1    |
|          |     or_ln581_fu_631    |    0    |    0    |    1    |
|    or    |     or_ln603_fu_655    |    0    |    0    |    1    |
|          |    or_ln603_1_fu_668   |    0    |    0    |    1    |
|          |    or_ln603_2_fu_682   |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln571_fu_588    |    0    |    0    |    1    |
|    xor   |    xor_ln582_fu_602    |    0    |    0    |    1    |
|          |    xor_ln585_fu_613    |    0    |    0    |    1    |
|          |    xor_ln581_fu_636    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1141      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_12_fu_352     |    0    |    0    |    0    |
|          |      shl_ln_fu_368     |    0    |    0    |    0    |
|          |       tmp_fu_445       |    0    |    0    |    0    |
|          |      tmp_13_fu_709     |    0    |    0    |    0    |
|          |      tmp_14_fu_721     |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_768   |    0    |    0    |    0    |
|          |      tmp_22_fu_776     |    0    |    0    |    0    |
|bitconcatenate|      tmp_17_fu_842     |    0    |    0    |    0    |
|          |      tmp_18_fu_882     |    0    |    0    |    0    |
|          |      tmp_25_fu_909     |    0    |    0    |    0    |
|          |      lhs_V_fu_951      |    0    |    0    |    0    |
|          |      tmp_15_fu_980     |    0    |    0    |    0    |
|          |      tmp_16_fu_992     |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_1039  |    0    |    0    |    0    |
|          |     tmp_23_fu_1047     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln11_fu_360    |    0    |    0    |    0    |
|          |     zext_ln9_fu_376    |    0    |    0    |    0    |
|          |    zext_ln203_fu_392   |    0    |    0    |    0    |
|          |   zext_ln11_1_fu_406   |    0    |    0    |    0    |
|          |    zext_ln461_fu_437   |    0    |    0    |    0    |
|          |    p_Result_9_fu_453   |    0    |    0    |    0    |
|          |  zext_ln203_11_fu_535  |    0    |    0    |    0    |
|          |    zext_ln586_fu_547   |    0    |    0    |    0    |
|          |  zext_ln1265_8_fu_717  |    0    |    0    |    0    |
|          |  zext_ln1265_9_fu_729  |    0    |    0    |    0    |
|          |  zext_ln1265_12_fu_755 |    0    |    0    |    0    |
|          |    zext_ln19_fu_794    |    0    |    0    |    0    |
|          |   zext_ln21_1_fu_816   |    0    |    0    |    0    |
|          |    zext_ln21_fu_820    |    0    |    0    |    0    |
|          |   zext_ln1116_fu_849   |    0    |    0    |    0    |
|   zext   |  zext_ln1116_8_fu_854  |    0    |    0    |    0    |
|          |   zext_ln1117_fu_874   |    0    |    0    |    0    |
|          |  zext_ln1117_12_fu_878 |    0    |    0    |    0    |
|          |  zext_ln1117_13_fu_890 |    0    |    0    |    0    |
|          |  zext_ln1117_14_fu_905 |    0    |    0    |    0    |
|          |  zext_ln1117_15_fu_917 |    0    |    0    |    0    |
|          |  zext_ln1117_16_fu_932 |    0    |    0    |    0    |
|          |  zext_ln1265_16_fu_942 |    0    |    0    |    0    |
|          |  zext_ln1265_10_fu_988 |    0    |    0    |    0    |
|          | zext_ln1265_11_fu_1000 |    0    |    0    |    0    |
|          | zext_ln1265_13_fu_1026 |    0    |    0    |    0    |
|          |    zext_ln38_fu_1077   |    0    |    0    |    0    |
|          | zext_ln1265_14_fu_1082 |    0    |    0    |    0    |
|          | zext_ln1265_15_fu_1091 |    0    |    0    |    0    |
|          |   zext_ln1265_fu_1096  |    0    |    0    |    0    |
|          |   zext_ln703_fu_1100   |    0    |    0    |    0    |
|          |    zext_ln39_fu_1136   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln11_fu_364   |    0    |    0    |    0    |
|          |   trunc_ln556_fu_415   |    0    |    0    |    0    |
|          |   trunc_ln565_fu_441   |    0    |    0    |    0    |
|          |   trunc_ln583_fu_515   |    0    |    0    |    0    |
|   trunc  |   trunc_ln586_fu_556   |    0    |    0    |    0    |
|          |  sext_ln581cast_fu_579 |    0    |    0    |    0    |
|          |   trunc_ln1265_fu_764  |    0    |    0    |    0    |
|          | trunc_ln1265_1_fu_1035 |    0    |    0    |    0    |
|          |   trunc_ln703_fu_1104  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_419   |    0    |    0    |    0    |
| bitselect|      tmp_21_fu_563     |    0    |    0    |    0    |
|          |     tmp_24_fu_1120     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    exp_tmp_V_fu_427    |    0    |    0    |    0    |
|partselect|      tmp_20_fu_519     |    0    |    0    |    0    |
|          |     trunc_ln_fu_959    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln581_fu_539   |    0    |    0    |    0    |
|          |   sext_ln1265_fu_739   |    0    |    0    |    0    |
|          |  sext_ln1265_2_fu_784  |    0    |    0    |    0    |
|   sext   |   sext_ln1192_fu_858   |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_947  |    0    |    0    |    0    |
|          |  sext_ln1265_1_fu_1010 |    0    |    0    |    0    |
|          |  sext_ln1265_3_fu_1055 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   100   |   920   |
|----------|------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|in_V|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| K1_B_V_addr_reg_1360 |    3   |
| K1_W_V_addr_reg_1306 |    8   |
|  add_ln203_reg_1175  |   12   |
|   add_ln25_reg_1265  |    5   |
|     i4_0_reg_245     |    5   |
|     i6_0_reg_303     |    5   |
|      i_0_reg_223     |    6   |
|     i_6_reg_1234     |    5   |
|     i_7_reg_1324     |    5   |
|      i_reg_1152      |    6   |
|  icmp_ln571_reg_1196 |    1   |
|  icmp_ln581_reg_1202 |    1   |
|  icmp_ln582_reg_1214 |    1   |
|  icmp_ln603_reg_1226 |    1   |
| in_V_addr_1_reg_1283 |   10   |
|  input_addr_reg_1180 |   10   |
|  input_load_reg_1185 |   32   |
|     j5_0_reg_257     |    5   |
|     j7_0_reg_314     |    5   |
|      j_0_reg_234     |    6   |
|     j_2_reg_1170     |    6   |
|     j_3_reg_1337     |    5   |
|      j_reg_1247      |    5   |
|     k8_0_reg_325     |    3   |
|      k_0_reg_292     |    3   |
|     k_2_reg_1301     |    3   |
|      k_reg_1350      |    3   |
|   man_V_2_reg_1191   |   54   |
| out_V_addr_5_reg_1311|   13   |
|  out_V_addr_reg_1355 |   13   |
| sext_ln1192_reg_1293 |   26   |
|sext_ln1265_1_reg_1329|   12   |
| sext_ln1265_reg_1239 |   12   |
|    sh_amt_reg_1208   |   12   |
|    shl_ln_reg_1162   |   10   |
| sub_ln1265_2_reg_1252|   14   |
| sub_ln1265_3_reg_1342|   14   |
| trunc_ln583_reg_1220 |   16   |
|   trunc_ln_reg_1316  |   16   |
|      x_0_reg_269     |    3   |
|      x_reg_1260      |    3   |
|      y_0_reg_280     |    3   |
|      y_reg_1278      |    3   |
|zext_ln1116_8_reg_1288|    9   |
|  zext_ln11_reg_1157  |   12   |
| zext_ln21_1_reg_1270 |    6   |
+----------------------+--------+
|         Total        |   411  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_163 |  p0  |   3  |  10  |   30   ||    3    |
| grp_access_fu_190 |  p0  |   2  |   8  |   16   ||    3    |
| grp_access_fu_196 |  p0  |   4  |  13  |   52   ||    3    |
| grp_access_fu_196 |  p1  |   2  |  16  |   32   ||    3    |
| grp_access_fu_217 |  p0  |   2  |   3  |    6   ||    3    |
|    i4_0_reg_245   |  p0  |   2  |   5  |   10   ||    3    |
|    j5_0_reg_257   |  p0  |   2  |   5  |   10   ||    3    |
|    y_0_reg_280    |  p0  |   2  |   3  |    6   ||    3    |
|     grp_fu_336    |  p0  |   2  |  32  |   64   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   246  ||  5.607  ||    30   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   100  |   920  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   30   |    -   |
|  Register |    -   |    -   |    -   |   411  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    5   |   511  |   950  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
