module dds_out
(
	input clk_400M,
	input rst_n,
	output [6:0] address,
	output adc_clock
);

reg [1:0] counter;
reg [6:0] address_reg;
reg adc_clock_reg;

assign address=address_reg;
assign adc_clock=adc_clock_reg;

always@(posedge clk_400M)
if(!rst_n)
	counter<=2'b0;
else
	counter<=counter+1'b1;



always@(posedge clk_400M)
	if(!rst_n)
		address_reg<=7'd0;
	else if(counter==2'd0)begin
		address_reg<=address_reg+1'b1;
		adc_clock_reg<=1'b0;
	end
	else if(counter==2'd2)
		adc_clock_reg<=1'b1;
