/*******************************************************************************
* Copyright 2023-2025 Intel Corporation
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/

#include "gpu/intel/pool/jit.hpp"

#include "common/c_types_map.hpp"
#include "common/utils.hpp"
#include "gpu/intel/jit/ir/kernel_info.hpp"
#include "gpu/intel/jit/ir/post_ops.hpp"
#include "gpu/intel/jit/ir/tensor_config.hpp"
#include "gpu/intel/pool/jit/kernel.hpp"
#include "ngen_register_allocator.hpp"
#include <cstdio>

namespace dnnl {
namespace impl {
namespace gpu {
namespace intel {
namespace pool {

using namespace jit;

status_t gen_fwd_t::pd_t::init(impl::engine_t *engine) {
    using namespace data_type;
    using namespace prop_kind;
    using namespace alg_kind;
    auto *intel_engine = utils::downcast<intel::engine_t *>(engine);
    auto arch = intel_engine->device_info()->gpu_arch();
    auto src_data_t = src_md()->data_type;
    auto dst_data_t = dst_md()->data_type;
    auto acc_data_t = desc()->accum_data_type;

    // TODO: add training(?), add bwd
    VDISPATCH_POOLING_SC(set_default_params(), VERBOSE_UNSUPPORTED_TAG);
    VDISPATCH_POOLING(utils::one_of(desc()->prop_kind,
                              /*forward_training,*/ forward_inference),
            VERBOSE_BAD_PROPKIND);
    VDISPATCH_POOLING(
            utils::one_of(desc()->alg_kind, pooling_max,
                    pooling_avg_include_padding, pooling_avg_exclude_padding),
            VERBOSE_BAD_ALGORITHM);
    VDISPATCH_POOLING(
            (utils::everyone_is(f32, src_data_t, dst_data_t, acc_data_t)
                    || utils::everyone_is(f16, src_data_t, dst_data_t)
                    || utils::everyone_is(bf16, src_data_t, dst_data_t)
                    || utils::everyone_is(u8, src_data_t, dst_data_t)
                    || utils::everyone_is(s8, src_data_t, dst_data_t)),
            VERBOSE_UNSUPPORTED_DT);
    VDISPATCH_POOLING(IMPLICATION(utils::one_of(src_data_t, f16, s8, u8),
                              desc()->prop_kind == forward_inference),
            VERBOSE_UNSUPPORTED_DT_CFG);
    VDISPATCH_POOLING_SC(
            attr_.set_default_formats(dst_md(0)), VERBOSE_UNSUPPORTED_TAG);
    VDISPATCH_POOLING(!is_dilated(), VERBOSE_UNSUPPORTED_FEATURE,
            "does not support dilations");
    VDISPATCH_POOLING(!utils::one_of(f64, src_data_t, dst_data_t),
            VERBOSE_UNSUPPORTED_DT_CFG);
    VDISPATCH_POOLING(
            intel_engine->mayiuse(compute::device_ext_t::intel_subgroups),
            VERBOSE_UNSUPPORTED_DEVICE_FEATURE, "subgroups");
    VDISPATCH_POOLING(
            IMPLICATION(src_data_t == f16,
                    intel_engine->mayiuse(compute::device_ext_t::khr_fp16)
                            && intel_engine->mayiuse(compute::device_ext_t::
                                            intel_subgroups_short)),
            VERBOSE_UNSUPPORTED_DT_CFG);
    VDISPATCH_POOLING(IMPLICATION(src_data_t == bf16,
                              arch >= compute::gpu_arch_t::xe_hpc),
            VERBOSE_UNSUPPORTED_DT_CFG);

    src = std::make_shared<layout_t>(make_layout(*invariant_src_md()));
    dst = std::make_shared<layout_t>(make_layout(*invariant_dst_md()));
    VDISPATCH_POOLING(src->ndims() == dst->ndims(),
            VERBOSE_INCONSISTENT_NDIMS_WITH_VALS, "src", "dst",
            into<int>(src->ndims()), into<int>(dst->ndims()));

    conf = std::make_shared<conf_t>();
    set_default_conf(
            *conf, *desc(), *invariant_src_md(), *invariant_dst_md(), *attr());

    auto *gpu_attr
            = utils::downcast<gpu_primitive_attr_t *>(attr()->gpu_attr_.get());
    hw_t hw(make_ir_hw(engine));
    options = std::make_shared<kernel::options_t>(hw);
    options->set_regs(prefer_large_grf(hw, gpu_attr) ? 256 : 128);
    options->set_simd(16);

    VDISPATCH_POOLING(config_t::check_compatibility(*conf, *options, *src,
                              attr()->post_ops_, dst->type()),
            "incompatible pooling configuration");
    return status::success;
}

status_t gen_fwd_t::init(impl::engine_t *engine) {
    cfg_ = config_t(*pd()->options, *pd()->conf, *pd()->src, *pd()->dst);
    zero_points_config_t zp_cfg(pd());
    cfg_.set_zp_cfg(zp_cfg);
    cfg_.compute_grid();

    if (auto blob = cache_blob()) {
        int32_t version;
        CHECK(blob.get_value((uint8_t *)&version, sizeof(version)));
        while (version--)
            cfg_.cut();
    }

    tensor_config_t tensor_cfg;
    tensor_cfg.add_tensor("src", DNNL_ARG_SRC, true, false,
            cfg_.src_layout().user(), cfg_.src_layout().user());
    tensor_cfg.add_tensor("dst", DNNL_ARG_DST, true, true,
            cfg_.dst_layout().user(), cfg_.dst_layout().user());

    init_extra_tensors(cfg_.zp_cfg(), *pd()->attr(), nullptr, *pd()->dst_md(),
            /* ic = */ 1, /* oc = */ 1, tensor_cfg);

    kernel_info_ = kernel_info_t();
    kernel_info_.set_nd_range(cfg_.nd_range());

    // Initialize kernel arguments.
    for (auto &t : tensor_cfg.tensors()) {
        gpu_assert(!t.needs_reorder);
        gpu_assert(!t.needs_zero_out);

        if (t.arg_key == DNNL_ARG_UNDEF) {
            gpu_error_not_expected();
            continue;
        }
        kernel_info_.register_user_arg(make_buffer(t.name), t.arg_key,
                /*is_input=*/t.is_input && !t.is_output);
    }

    // ===== PRINT POOLING LAYER INFO BEFORE KERNEL GENERATION =====
    auto &desc = *pd()->desc();
    auto src_dims = pd()->src_md()->dims;
    auto dst_dims = pd()->dst_md()->dims;
    auto ker_dims = desc.kernel;
    auto str_dims = desc.strides;
    auto pad_l = desc.padding[0];
    auto pad_r = desc.padding[1];
    auto dil_dims = desc.dilation;

    const char* alg_str = (desc.alg_kind == alg_kind::pooling_max) ? "MAX" :
                          (desc.alg_kind == alg_kind::pooling_avg_include_padding) ? "AVG_P" :
                          (desc.alg_kind == alg_kind::pooling_avg_exclude_padding) ? "AVG_NP" : "UNKNOWN";

    const char* dt_str = (pd()->src_md()->data_type == data_type::f16) ? "f16" :
                         (pd()->src_md()->data_type == data_type::f32) ? "f32" :
                         (pd()->src_md()->data_type == data_type::bf16) ? "bf16" : "unknown";

    // Get layout information
    auto src_layout_str = cfg_.src_layout().user().str();
    auto dst_layout_str = cfg_.dst_layout().user().str();

    // Check for post-ops
    const auto &attr = *pd()->attr();
    bool has_post_ops = attr.post_ops_.len() > 0;

    // Use printf to ensure output is visible
    printf("\n============ GENERATING POOLING KERNEL - LAYER INFO ============\n");
    printf("Algorithm: %s\n", alg_str);
    printf("Data type: %s\n", dt_str);
    printf("Source dims [N,C,H,W]: [%d,%d,%d,%d]\n", (int)src_dims[0], (int)src_dims[1], (int)src_dims[2], (int)src_dims[3]);
    printf("Dest dims [N,C,H,W]: [%d,%d,%d,%d]\n", (int)dst_dims[0], (int)dst_dims[1], (int)dst_dims[2], (int)dst_dims[3]);
    printf("Has post-ops: %s\n", has_post_ops ? "YES" : "NO");
    if (has_post_ops) {
        printf("Post-ops count: %d\n", attr.post_ops_.len());
        for (int i = 0; i < attr.post_ops_.len(); i++) {
            auto kind = attr.post_ops_.entry_[i].kind;
            printf("  Post-op %d: ", i);
            if (kind == primitive_kind::binary) printf("BINARY\n");
            else if (kind == primitive_kind::eltwise) printf("ELTWISE\n");
            else if (kind == primitive_kind::sum) printf("SUM\n");
            else printf("OTHER (%d)\n", (int)kind);
        }
    }
    printf("Kernel [H,W]: [%d,%d]\n", ker_dims[0], ker_dims[1]);
    printf("Stride [H,W]: [%d,%d]\n", str_dims[0], str_dims[1]);
    printf("Padding L [H,W]: [%d,%d]\n", pad_l[0], pad_l[1]);
    printf("Padding R [H,W]: [%d,%d]\n", pad_r[0], pad_r[1]);
    printf("Dilation [H,W]: [%d,%d]\n", dil_dims[0], dil_dims[1]);
    printf("Config n_cuts: %d\n", cfg_.n_cuts());
    printf("Source layout: %s\n", src_layout_str.c_str());
    printf("Dest layout: %s\n", dst_layout_str.c_str());
    printf("\n=== BENCHDNN COMMAND EXPLANATION ===\n");
    printf("Parameter mapping from this layer to benchdnn:\n");
    printf("  mb (minibatch) = %d (from src_dims[0] = N)\n", (int)src_dims[0]);
    printf("  ic (input channels) = %d (from src_dims[1] = C)\n", (int)src_dims[1]);
    printf("  ih (input height) = %d (from src_dims[2] = H)\n", (int)src_dims[2]);
    printf("  iw (input width) = %d (from src_dims[3] = W)\n", (int)src_dims[3]);
    printf("  oh (output height) = %d (from dst_dims[2] = H)\n", (int)dst_dims[2]);
    printf("  ow (output width) = %d (from dst_dims[3] = W)\n", (int)dst_dims[3]);
    printf("  kh (kernel height) = %d (from ker_dims[0])\n", ker_dims[0]);
    printf("  kw (kernel width) = %d (from ker_dims[1])\n", ker_dims[1]);
    printf("  sh (stride height) = %d (from str_dims[0])\n", str_dims[0]);
    printf("  sw (stride width) = %d (from str_dims[1])\n", str_dims[1]);
    printf("  ph (padding height) = %d (from pad_l[0])\n", pad_l[0]);
    printf("  pw (padding width) = %d (from pad_l[1])\n", pad_l[1]);
    printf("  dh (dilation height) = %d (from dil_dims[0])\n", dil_dims[0]);
    printf("  dw (dilation width) = %d (from dil_dims[1])\n", dil_dims[1]);
    printf("  --tag = layout format (aBcd16b means blocked format with 16-element blocks)\n");
    printf("          Source layout '%s' suggests using --tag=aBcd16b\n", src_layout_str.c_str());
    printf("\n=== BENCHDNN COMMAND TO REPRODUCE ===\n");
    printf("NOTE: benchdnn uses simple memory layout by default.\n");
    printf("The actual error may only occur with blocked layouts like shown above.\n");
    printf("Try adding --tag parameter matching the layout if test passes.\n");
    printf("\nCommand WITHOUT post-ops (use this if post-ops = NO above):\n");
    printf("set PATH=E:\\openvino\\src\\plugins\\intel_gpu\\thirdparty\\onednn_gpu\\build\\src\\Debug;%%PATH%% && ^\n");
    printf("E:\\openvino\\src\\plugins\\intel_gpu\\thirdparty\\onednn_gpu\\build\\tests\\benchdnn\\Debug\\benchdnn.exe ^\n");
    printf("  --pool ^\n");
    printf("  --engine=gpu ^\n");
    printf("  --dir=FWD_I ^\n");
    printf("  --alg=%s ^\n", alg_str);
    printf("  --dt=%s ^\n", dt_str);
    printf("  --tag=aBcd16b ^\n");
    printf("  mb%dic%d_ih%doh%dkh%dsh%ddh%dph%d_iw%dow%dkw%dsw%ddw%dpw%d\n",
        (int)src_dims[0], (int)src_dims[1], (int)src_dims[2], (int)dst_dims[2],
        ker_dims[0], str_dims[0], dil_dims[0], pad_l[0],
        (int)src_dims[3], (int)dst_dims[3], ker_dims[1], str_dims[1], dil_dims[1], pad_l[1]);

    if (has_post_ops) {
        printf("\nCommand WITH post-ops (use this if post-ops = YES above):\n");
        printf("set PATH=E:\\openvino\\src\\plugins\\intel_gpu\\thirdparty\\onednn_gpu\\build\\src\\Debug;%%PATH%% && ^\n");
        printf("E:\\openvino\\src\\plugins\\intel_gpu\\thirdparty\\onednn_gpu\\build\\tests\\benchdnn\\Debug\\benchdnn.exe ^\n");
        printf("  --pool ^\n");
        printf("  --engine=gpu ^\n");
        printf("  --dir=FWD_I ^\n");
        printf("  --alg=%s ^\n", alg_str);
        printf("  --dt=%s ^\n", dt_str);
        printf("  --tag=aBcd16b ^\n");
        printf("  --attr-post-ops=binary_add:f16:14:aBcd16b ^\n");
        printf("  mb%dic%d_ih%doh%dkh%dsh%ddh%dph%d_iw%dow%dkw%dsw%ddw%dpw%d\n",
            (int)src_dims[0], (int)src_dims[1], (int)src_dims[2], (int)dst_dims[2],
            ker_dims[0], str_dims[0], dil_dims[0], pad_l[0],
            (int)src_dims[3], (int)dst_dims[3], ker_dims[1], str_dims[1], dil_dims[1], pad_l[1]);
    }
    printf("================================================================\n");
    fflush(stdout);

    while (!kernel_) {
        try {
            kernel_ = make_kernel<kernel_t>(
                    this, engine, cfg_, "gen_pooling_fwd", kernel_info_, *pd());
            break;
        } catch (const ngen::out_of_registers_exception &exc) {
            UNUSED(exc);
            gpu_warning() << "loop too large: cut and retry!";
            kernel_ = {};
            if (!cfg_.cut()) {
                gpu_error_not_expected() << "minimal loop too large!";
                break;
            }
        } catch (const std::exception &exc) {
            gpu_error_not_expected() << exc.what();
            kernel_ = {};
            break;
        }
    }
    set_version(cfg_.n_cuts());
    return (kernel_) ? status::success : status::runtime_error;
}

status_t gen_fwd_t::execute(const exec_ctx_t &ctx) const {
    std::vector<memory_storage_wrapper_t> storage_list;
    kernel_info_.init_memory_storage_list(storage_list, ctx, this);

    compute::kernel_arg_list_t arg_list;
    kernel_info_.set_args(arg_list, storage_list);

    return parallel_for(ctx, cfg_.nd_range(), kernel_, arg_list);
}

} // namespace pool
} // namespace intel
} // namespace gpu
} // namespace impl
} // namespace dnnl
