// Seed: 3801789561
module module_0;
  wire id_2;
endmodule
module module_1 ();
  module_0 modCall_1 ();
  wire id_1;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    output wor id_5,
    output wire id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri id_9,
    output logic id_10
);
  assign id_5 = 1 ? id_8 : 1;
  always @(1) begin : LABEL_0
    id_10 <= #id_1 $display(1);
  end
  module_0 modCall_1 ();
  assign id_6 = id_1;
endmodule
