<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p9/procedures/xml/attribute_info/pm_hwp_attributes.xml $ -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- EKB Project                                                            -->
<!--                                                                        -->
<!-- COPYRIGHT 2015,2016                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- pm_plat_attributes.xml -->
<!--                                                                        -->
<!-- XML file specifying Power Management HWPF attributes.                  -->
<!-- These attributes are initialized by the platform.                      -->
<attributes>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_STOPGPE_BOOT_COPIER_IVPR_OFFSET</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>Set by p9_hcode_image build with the offset value from
      the HOMER base where the SGPE Boot Copier interrupt vectors reside.  This
      value must be 512B aligned. The HOMER base address will be pre-establish 
      in PBABAR0 so the address needs to be off the form  0x8XXXXX00. The SGPE 
      will be Sreset after this value is established.  
      </description>
      <valueType>uint32</valueType>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_PSTATEGPE_BOOT_COPIER_IVPR_OFFSET</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>Set by p9_hcode_image build with the offset value from
      the HOMER base where the PGPE Boot Copier interrupt vectors reside. This
      value must be 512B aligned. The HOMER base address will be pre-establish 
      in PBABAR0 so the address needs to be off the form  0x8XXXXX00. The PGPE 
      will be Sreset after this value is established
      </description>
      <valueType>uint32</valueType>
  </attribute> 
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_OCC_LFIR</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>The attribute stores the Local FIR value of OCC taken
      during the reset phase.
      </description>
      <valueType>uint32</valueType>
      <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_PBA_LFIR</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>The attribute stores the Local FIR value of PBA taken
      during the reset phase.
      </description>
      <valueType>uint32</valueType>
      <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_PM_FIRINIT_DONE_ONCE_FLAG</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>
      0 = OCC has never been loaded and FIR Masks have never been initialized,
      1 = FIR masks have been initialized and the hardware should reflect correct values,
      2 = FIR masks have been initialized but the current hardware state is the reset value
      </description>
      <valueType>uint8</valueType>
      <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_QUAD_PPM_ERRMASK</id>
       <targetType>TARGET_TYPE_EQ</targetType>
       <description>The error mask value that has to be restored to the PPM
       ERRMASK register for the Quad. This value will be stored during the
       reset phase when the ERRMASK will be cleared as part of the
       cleanup action.
       </description>
       <valueType>uint32</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_CORE_PPM_ERRMASK</id>
       <targetType>TARGET_TYPE_CORE</targetType>
       <description>The error mask value that has to be restored to the PPM
       ERRMASK register for the CORE. This value will be stored during the
       reset phase when the ERRMASK will be cleared as part of the
       cleanup action.
       </description>
       <valueType>uint32</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_CME_LOCAL_FIRMASK</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>The FIR mask value that has to be restored to the CME FIR
       register. This value will be stored during the reset phase when the
       FIRMASK will be cleared as part of the cleanup action.
       </description>
       <valueType>uint32</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_L2_IS_SCOMABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates the L2 region has clocks running and scommable
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_L3_IS_SCOMABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates the L3 region has clocks running and scommable
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_C0_EXEC_IS_SCOMABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates the execution units in core 0 have clocks running and scommable
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_C1_EXEC_IS_SCOMABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates the execution units in core 1 have clocks running and scommable
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_C0_PC_IS_SCOMABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates the core pervasive unit in core 0 has clocks running and scommable
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_C1_PC_IS_SCOMABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates the core pervasive unit in core 1 has clocks running and scommable
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_L2_IS_SCANABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates L2 has power and has valid latch state that could be scanned
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_L3_IS_SCANABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates L3 has power and has valid latch state that could be scanned
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_C0_IS_SCANABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates core 0 has power and has valid latch state that could be scanned
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
       <id>ATTR_C1_IS_SCANABLE</id>
       <targetType>TARGET_TYPE_EX</targetType>
       <description>Indicates core 1 has power and has valid latch state that could be scanned
       </description>
       <valueType>uint8</valueType>
       <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
</attributes>
