C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis  -sap  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\aufgabe1.sap  -otap  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\aufgabe1.tap  -omap  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\aufgabe1.map   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\synlog\report\aufgabe1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.aufgabe1  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\scratchproject.prs  -multisrs  -oedif  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\aufgabe1.edn   -freq 100.000   -tcl  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\designer\aufgabe1\synthesis.fdc  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\synwork\aufgabe1_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\syntmp\aufgabe1.plg  -osyn  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\aufgabe1.srm  -prjdir  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\  -prjname  aufgabe1_syn  -log  Z:\digitalesysteme\digitalesysteme_bence\aufgabe1\synthesis\synlog\aufgabe1_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\aufgabe1.sap -otap ..\aufgabe1.tap -omap ..\aufgabe1.map -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\aufgabe1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.aufgabe1 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -oedif ..\aufgabe1.edn -freq 100.000 -tcl ..\..\designer\aufgabe1\synthesis.fdc ..\synwork\aufgabe1_prem.srd -devicelib C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam aufgabe1.plg -osyn ..\aufgabe1.srm -prjdir ..\ -prjname aufgabe1_syn -log ..\synlog\aufgabe1_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\aufgabe1.sap|io:o|time:1700555155|size:117|exec:0|csum:
file:..\aufgabe1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\aufgabe1.map|io:o|time:1700555157|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1700554800|size:2700|exec:0|csum:
file:..\aufgabe1.edn|io:o|time:1700555156|size:18956|exec:0|csum:
file:..\..\designer\aufgabe1\synthesis.fdc|io:i|time:1700555152|size:54|exec:0|csum:42C0714D16B04083A783BE66974328C1
file:..\synwork\aufgabe1_prem.srd|io:i|time:1700555154|size:3943|exec:0|csum:C76CF516037B1F5C44C5AF6D50DA028F
file:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1691490345|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:aufgabe1.plg|io:o|time:1700555157|size:376|exec:0|csum:
file:..\aufgabe1.srm|io:o|time:1700555156|size:6041|exec:0|csum:
file:..\synlog\aufgabe1_fpga_mapper.srr|io:o|time:1700555157|size:8948|exec:0|csum:
file:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1691490330|size:50508288|exec:1|csum:14830ADE17C8CEBF4CCBD03A62E37054
