INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/MemIn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemIn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/MemOut copy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemOut'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/UART_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/UART_TX_1B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_1B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/UART_TX_KB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_KB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/sevenSeg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sevenSeg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/top_circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_circuit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sim_1/new/top_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_circuit_tb'
