{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655975470711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655975470712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 17:11:10 2022 " "Processing started: Thu Jun 23 17:11:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655975470712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655975470712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655975470712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655975471065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Desktop/project2/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tc.v 1 1 " "Found 1 design units, including 1 entities, in source file tc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TC " "Found entity 1: TC" {  } { { "TC.v" "" { Text "D:/Desktop/project2/TC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "register.v" "" { Text "D:/Desktop/project2/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/Desktop/project2/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "npc.v 1 1 " "Found 1 design units, including 1 entities, in source file npc.v" { { "Info" "ISGN_ENTITY_NAME" "1 npc " "Found entity 1: npc" {  } { { "npc.v" "" { Text "D:/Desktop/project2/npc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.v 1 1 " "Found 1 design units, including 1 entities, in source file machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 mach " "Found entity 1: mach" {  } { { "machine.v" "" { Text "D:/Desktop/project2/machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "D:/Desktop/project2/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/Desktop/project2/IM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "D:/Desktop/project2/GPR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.v 1 1 " "Found 1 design units, including 1 entities, in source file ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Found entity 1: EXT" {  } { { "ext.v" "" { Text "D:/Desktop/project2/ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm " "Found entity 1: dm" {  } { { "DM.v" "" { Text "D:/Desktop/project2/DM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devout.v 1 1 " "Found 1 design units, including 1 entities, in source file devout.v" { { "Info" "ISGN_ENTITY_NAME" "1 devout " "Found entity 1: devout" {  } { { "devout.v" "" { Text "D:/Desktop/project2/devout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devin.v 1 1 " "Found 1 design units, including 1 entities, in source file devin.v" { { "Info" "ISGN_ENTITY_NAME" "1 devin " "Found entity 1: devin" {  } { { "devin.v" "" { Text "D:/Desktop/project2/devin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp0.v 1 1 " "Found 1 design units, including 1 entities, in source file cp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cp0 " "Found entity 1: cp0" {  } { { "cp0.v" "" { Text "D:/Desktop/project2/cp0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge " "Found entity 1: bridge" {  } { { "bridge.v" "" { Text "D:/Desktop/project2/bridge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Desktop/project2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655975471174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655975471174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irwr mips.v(24) " "Verilog HDL Implicit Net warning at mips.v(24): created implicit net for \"irwr\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "extop mips.v(25) " "Verilog HDL Implicit Net warning at mips.v(25): created implicit net for \"extop\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero mips.v(26) " "Verilog HDL Implicit Net warning at mips.v(26): created implicit net for \"zero\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow mips.v(26) " "Verilog HDL Implicit Net warning at mips.v(26): created implicit net for \"overflow\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addi mips.v(26) " "Verilog HDL Implicit Net warning at mips.v(26): created implicit net for \"addi\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regwr mips.v(30) " "Verilog HDL Implicit Net warning at mips.v(30): created implicit net for \"regwr\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcwr mips.v(33) " "Verilog HDL Implicit Net warning at mips.v(33): created implicit net for \"pcwr\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lb mips.v(36) " "Verilog HDL Implicit Net warning at mips.v(36): created implicit net for \"lb\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sb mips.v(36) " "Verilog HDL Implicit Net warning at mips.v(36): created implicit net for \"sb\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alusrc mips.v(36) " "Verilog HDL Implicit Net warning at mips.v(36): created implicit net for \"alusrc\"" {  } { { "mips.v" "" { Text "D:/Desktop/project2/mips.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rtype ctr.v(16) " "Verilog HDL Implicit Net warning at ctr.v(16): created implicit net for \"rtype\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addu ctr.v(17) " "Verilog HDL Implicit Net warning at ctr.v(17): created implicit net for \"addu\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subu ctr.v(18) " "Verilog HDL Implicit Net warning at ctr.v(18): created implicit net for \"subu\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slt ctr.v(19) " "Verilog HDL Implicit Net warning at ctr.v(19): created implicit net for \"slt\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ori ctr.v(20) " "Verilog HDL Implicit Net warning at ctr.v(20): created implicit net for \"ori\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lw ctr.v(21) " "Verilog HDL Implicit Net warning at ctr.v(21): created implicit net for \"lw\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw ctr.v(22) " "Verilog HDL Implicit Net warning at ctr.v(22): created implicit net for \"sw\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "beq ctr.v(23) " "Verilog HDL Implicit Net warning at ctr.v(23): created implicit net for \"beq\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j ctr.v(24) " "Verilog HDL Implicit Net warning at ctr.v(24): created implicit net for \"j\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lui ctr.v(25) " "Verilog HDL Implicit Net warning at ctr.v(25): created implicit net for \"lui\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addiu ctr.v(26) " "Verilog HDL Implicit Net warning at ctr.v(26): created implicit net for \"addiu\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addi ctr.v(27) " "Verilog HDL Implicit Net warning at ctr.v(27): created implicit net for \"addi\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jr ctr.v(29) " "Verilog HDL Implicit Net warning at ctr.v(29): created implicit net for \"jr\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jal ctr.v(30) " "Verilog HDL Implicit Net warning at ctr.v(30): created implicit net for \"jal\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mtc0 ctr.v(31) " "Verilog HDL Implicit Net warning at ctr.v(31): created implicit net for \"mtc0\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eret ctr.v(32) " "Verilog HDL Implicit Net warning at ctr.v(32): created implicit net for \"eret\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mfc0 ctr.v(33) " "Verilog HDL Implicit Net warning at ctr.v(33): created implicit net for \"mfc0\"" {  } { { "ctr.v" "" { Text "D:/Desktop/project2/ctr.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655975471176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ir " "Elaborating entity \"ir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655975471207 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "IRWr ir.v(1) " "Verilog HDL Module Declaration warning at ir.v(1): port \"IRWr\" already exists in the list of ports" {  } { { "ir.v" "" { Text "D:/Desktop/project2/ir.v" 1 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Quartus II" 0 -1 1655975471208 "|ir"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IRWr ir.v(2) " "Can't resolve multiple constant drivers for net \"IRWr\" at ir.v(2)" {  } { { "ir.v" "" { Text "D:/Desktop/project2/ir.v" 2 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655975471209 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1655975471210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655975471285 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 23 17:11:11 2022 " "Processing ended: Thu Jun 23 17:11:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655975471285 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655975471285 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655975471285 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655975471285 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 29 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 29 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655975471977 ""}
