<!DOCTYPE html>
<html>
 <head>
   <meta charset="UTF-8">
   <title>A look at several memory management units...</title>
   <link rel="stylesheet" href="style.css">
   <style></style>
   
 </head>
 <body>
   <a name="mm-units"></a><div class="column"><header>A look at several memory management units...</header>
<a name="mm-units-00000"></a><p>An interesting <a href="http://www.engr.umd.edu/~blj/papers/asplos98.pdf">paper</a> (via <a href="http://www.livejournal.com/users/mulix/157621.html">Muli Ben-Yehuda</a>) that describes, in particular, VM organization of several platforms. A bit I didn&#x27;t knew: ULTRIX uses two level page tables that are traversed <i>bottom-up</i>: leaf level of the tree lives in the virtual space and is contiguous in it. As a result, to handle TLB miss at the virtual address A it&#x27;s enough to do:</p>
<a name="mm-units-00001"></a><p>ULTRIX page-fault handler. V0</p>
<a name="mm-units-00002"></a><pre><code style="margin-left: 3em;">phys_address = LEAF_TABLE[A &gt;&gt; PTABLE_SHIFT_LEAF];</code></pre>
<a name="mm-units-00003"></a><p>Obviously it is somewhat more involved in reality, because appropriate portion of <code class="inline">LEAF_TABLE[]</code> can be not in the TLB itself. In the latter case, root node of the tree is consulted:</p>
<a name="mm-units-00004"></a><p>ULTRIX page-fault handler. V1</p>
<a name="mm-units-00005"></a><pre><code>        if (tlb_miss(LEAF_TABLE + (A &gt;&gt; PTABLE_SHIFT_LEAF))
                tlb_load(ROOT_NODE[A &gt;&gt; PTABLE_SHIFT_ROOT],
                         LEAF_TABLE + (A &gt;&gt; PTABLE_SHIFT_LEAF));
        phys_address = LEAF_TABLE[A &gt;&gt; PTABLE_SHIFT_LEAF];</code></pre>
<a name="mm-units-00006"></a><p>Root node is wired down into unmapped (physical) memory.</p>
<a name="mm-units-00007"></a><p>This design provides following advantages:</p>
<a name="mm-units-00008"></a><p style="margin-left: 3em;">TLB miss handling requires one memory access in the best case, and two in the  worst. In top-to-bottom page tables <i>a la</i> Intel, two (or three) accesses are  necessary for every TLB refill;</p>
<a name="mm-units-00009"></a><p style="margin-left: 3em;">This integrates nicely with virtually indexed processor caches;</p>
<a name="mm-units-00010"></a><p style="margin-left: 3em;">This allows parts of page tables to be paged out easily.</p>
<a name="mm-units-00011"></a><p>Unfortunately Digital screwed this design by using slow software filled TLB.</p><footer><a href="macro.html#macro">&lt;</a>&nbsp;<a href="series_blog.html">blog</a>&nbsp;<a href="modest-proposal.html#modest-proposal">&gt;</a>&nbsp;&nbsp;&nbsp;<a href="named-formals.html#named-formals">&lt;</a>&nbsp;<a href="series_timeline.html">timeline</a>&nbsp;<a href="plug-crash.html#plug-crash">&gt;</a>&nbsp;&nbsp;&nbsp;</footer></div>
 </body>
</html>
