,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_16_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/Y_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_16_8:1,WRITE_1_7,< -2.31,-3.06,"< (-0.7 * VAR(""VDDW""))",,pass,-3.173,-2.915,< -2.31,-3.109,< -2.31,-3.047,< -2.31,-2.915,< -2.31,-3.173
THESIS:TB_TOP_64_16_8:1,WRITE_1_6,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.535,2.627,> 2.31,2.613,> 2.31,2.563,> 2.31,2.535,> 2.31,2.627
THESIS:TB_TOP_64_16_8:1,WRITE_1_5,< -2.31,-3.043,"< (-0.7 * VAR(""VDDW""))",,pass,-3.167,-2.89,< -2.31,-3.093,< -2.31,-3.028,< -2.31,-2.89,< -2.31,-3.167
THESIS:TB_TOP_64_16_8:1,WRITE_1_4,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.534,2.626,> 2.31,2.613,> 2.31,2.562,> 2.31,2.534,> 2.31,2.626
THESIS:TB_TOP_64_16_8:1,WRITE_1_3,< -2.31,-3.044,"< (-0.7 * VAR(""VDDW""))",,pass,-3.168,-2.891,< -2.31,-3.094,< -2.31,-3.029,< -2.31,-2.891,< -2.31,-3.168
THESIS:TB_TOP_64_16_8:1,WRITE_1_2,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.534,2.627,> 2.31,2.613,> 2.31,2.563,> 2.31,2.534,> 2.31,2.627
THESIS:TB_TOP_64_16_8:1,WRITE_1_1,< -2.31,-3.047,"< (-0.7 * VAR(""VDDW""))",,pass,-3.171,-2.892,< -2.31,-3.098,< -2.31,-3.032,< -2.31,-2.892,< -2.31,-3.171
THESIS:TB_TOP_64_16_8:1,WRITE_1_0,> 2.31,2.597,"> (0.7 * VAR(""VDDW""))",,pass,2.544,2.627,> 2.31,2.617,> 2.31,2.572,> 2.31,2.544,> 2.31,2.627
THESIS:TB_TOP_64_16_8:1,WRITE_2_7,> 2.31,2.599,"> (0.7 * VAR(""VDDW""))",,pass,2.539,2.629,> 2.31,2.616,> 2.31,2.572,> 2.31,2.539,> 2.31,2.629
THESIS:TB_TOP_64_16_8:1,WRITE_2_6,< -2.31,-3.071,"< (-0.7 * VAR(""VDDW""))",,pass,-3.184,-2.875,< -2.31,-3.121,< -2.31,-3.036,< -2.31,-2.875,< -2.31,-3.184
THESIS:TB_TOP_64_16_8:1,WRITE_2_5,> 2.31,2.595,"> (0.7 * VAR(""VDDW""))",,pass,2.533,2.632,> 2.31,2.616,> 2.31,2.563,> 2.31,2.533,> 2.31,2.632
THESIS:TB_TOP_64_16_8:1,WRITE_2_4,< -2.31,-3.071,"< (-0.7 * VAR(""VDDW""))",,pass,-3.184,-2.878,< -2.31,-3.121,< -2.31,-3.038,< -2.31,-2.878,< -2.31,-3.184
THESIS:TB_TOP_64_16_8:1,WRITE_2_3,> 2.31,2.597,"> (0.7 * VAR(""VDDW""))",,pass,2.534,2.633,> 2.31,2.616,> 2.31,2.565,> 2.31,2.534,> 2.31,2.633
THESIS:TB_TOP_64_16_8:1,WRITE_2_2,< -2.31,-3.072,"< (-0.7 * VAR(""VDDW""))",,pass,-3.186,-2.88,< -2.31,-3.122,< -2.31,-3.039,< -2.31,-2.88,< -2.31,-3.186
THESIS:TB_TOP_64_16_8:1,WRITE_2_1,> 2.31,2.597,"> (0.7 * VAR(""VDDW""))",,pass,2.532,2.634,> 2.31,2.617,> 2.31,2.565,> 2.31,2.532,> 2.31,2.634
THESIS:TB_TOP_64_16_8:1,WRITE_2_0,< -2.31,-3.087,"< (-0.7 * VAR(""VDDW""))",,pass,-3.193,-2.9,< -2.31,-3.137,< -2.31,-3.057,< -2.31,-2.9,< -2.31,-3.193
THESIS:TB_TOP_64_16_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_1,,-15.37e-6,< 0.3,,fail,-15.37e-6,1.799,,1.799,,34.7e-6,,-8.686e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_3,,1.799,< 0.3,,fail,-13.31e-6,1.799,,1.799,,-13.31e-6,,-12.2e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_5,,1.799,< 0.3,,fail,-31.65e-6,1.799,,-7.058e-6,,-17.65e-6,,-31.65e-6,,-8.026e-6
THESIS:TB_TOP_64_16_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_7,,1.799,< 0.3,,fail,-17.3e-6,1.799,,-17e-6,,-17.3e-6,,-13.36e-6,,-16.43e-6
THESIS:TB_TOP_64_16_8:1,READ_2_0,,39.63e-6,< 0.3,,pass,-710.1e-9,40.56e-6,,2.721e-6,,14.33e-6,,-710.1e-9,,40.56e-6
THESIS:TB_TOP_64_16_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_2,,12.77e-6,< 0.3,,fail,-585.9e-9,1.799,,589.5e-9,,-585.9e-9,,47.78e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_4,,-5.882e-6,< 0.3,,fail,-18.6e-6,1.799,,-804.4e-9,,-7.847e-6,,-18.6e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_6,,-35.01e-6,< 0.3,,fail,-35.01e-6,1.799,,1.799,,-30.51e-6,,-2.825e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1,,13,,,,5,15,,15,,5,,5,,15

