#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x157e04840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x157e049b0 .scope module, "top_level_tb" "top_level_tb" 3 4;
 .timescale -9 -12;
v0x600000019050_0 .var "btn", 3 0;
v0x6000000190e0_0 .var "clk_in", 0 0;
v0x600000019170_0 .net "pmoda", 7 0, L_0x600000318140;  1 drivers
v0x600000019200_0 .net "rgb0", 2 0, v0x600000018c60_0;  1 drivers
v0x600000019290_0 .net "rgb1", 2 0, v0x600000018cf0_0;  1 drivers
S_0x157e07520 .scope module, "uut" "top_level" 3 11, 4 4 0, S_0x157e049b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 4 "btn";
    .port_info 2 /OUTPUT 3 "rgb0";
    .port_info 3 /OUTPUT 3 "rgb1";
    .port_info 4 /OUTPUT 8 "pmoda";
P_0x600002710ec0 .param/l "num_led" 0 4 18, +C4<00000000000000000000000000010100>;
enum0x600001c18480 .enum2/s (32)
   "IDLE" 0,
   "START_BLOCK" 1,
   "IN_BLOCK" 2,
   "END_BLOCK" 3
 ;
v0x600000018990_0 .net "btn", 3 0, v0x600000019050_0;  1 drivers
v0x600000018a20_0 .net "clk_100mhz", 0 0, v0x6000000190e0_0;  1 drivers
v0x600000018ab0_0 .net "finished", 0 0, v0x6000000185a0_0;  1 drivers
v0x600000018b40_0 .var "led_counter", 23 0;
v0x600000018bd0_0 .net "pmoda", 7 0, L_0x600000318140;  alias, 1 drivers
v0x600000018c60_0 .var "rgb0", 2 0;
v0x600000018cf0_0 .var "rgb1", 2 0;
v0x600000018d80_0 .net "sys_rst", 0 0, L_0x6000003180a0;  1 drivers
L_0x148078010 .functor BUFT 1, C4<111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000018e10_0 .net "test_pattern", 23 0, L_0x148078010;  1 drivers
v0x600000018ea0_0 .var/2s "top_state", 31 0;
v0x600000018f30_0 .var "transmitting", 0 0;
v0x600000018fc0_0 .var "valid_in", 0 0;
L_0x6000003180a0 .part v0x600000019050_0, 0, 1;
L_0x600000318140 .part/pv v0x6000000187e0_0, 0, 1, 8;
S_0x157e07690 .scope module, "uut_led" "led_driver" 4 76, 5 4 0, S_0x157e07520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "rgb_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "signal_out";
    .port_info 5 /OUTPUT 1 "finished_led";
enum0x600001c18500 .enum2/s (32)
   "IDLE" 0,
   "RECEIVED_INPUT" 1,
   "TRANSMIT_1" 2,
   "TRANSMIT_0" 3
 ;
v0x6000000183f0_0 .var "bit_counter", 5 0;
v0x600000018480_0 .net "clk_in", 0 0, v0x6000000190e0_0;  alias, 1 drivers
v0x600000018510_0 .var "counter", 8 0;
v0x6000000185a0_0 .var "finished_led", 0 0;
v0x600000018630_0 .var "rgb_buffer", 23 0;
v0x6000000186c0_0 .net "rgb_in", 23 0, L_0x148078010;  alias, 1 drivers
v0x600000018750_0 .net "rst_in", 0 0, L_0x6000003180a0;  alias, 1 drivers
v0x6000000187e0_0 .var "signal_out", 0 0;
v0x600000018870_0 .var/2s "tx_state", 31 0;
v0x600000018900_0 .net "valid_in", 0 0, v0x600000018fc0_0;  1 drivers
E_0x600002710f40 .event posedge, v0x600000018480_0;
    .scope S_0x157e07690;
T_0 ;
    %wait E_0x600002710f40;
    %load/vec4 v0x600000018750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000000183f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000018870_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000018630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000185a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000018870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x600000018900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x6000000186c0_0;
    %assign/vec4 v0x600000018630_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600000018870_0, 0;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000185a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000000183f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x6000000183f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000000183f0_0, 0;
    %load/vec4 v0x6000000183f0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000018870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000185a0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x600000018630_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v0x600000018630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x600000018630_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x600000018870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x600000018630_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %load/vec4 v0x600000018630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x600000018630_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x600000018870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
T_0.13 ;
T_0.12 ;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x600000018510_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %load/vec4 v0x600000018510_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x600000018510_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %load/vec4 v0x600000018510_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600000018870_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
T_0.18 ;
T_0.16 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x600000018510_0;
    %pad/u 32;
    %cmpi/u 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.19, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %load/vec4 v0x600000018510_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x600000018510_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.21, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %load/vec4 v0x600000018510_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000187e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600000018870_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000018510_0, 0;
T_0.22 ;
T_0.20 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x157e07520;
T_1 ;
    %wait E_0x600002710f40;
    %load/vec4 v0x600000018d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000018ea0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000018b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000018f30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000018ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000018c60_0, 0;
    %load/vec4 v0x600000018b40_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600000018ea0_0, 0;
    %load/vec4 v0x600000018b40_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x600000018b40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000018c60_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000018fc0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x600000018ea0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000018fc0_0, 0;
    %load/vec4 v0x600000018ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000018ea0_0, 0;
T_1.8 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x157e049b0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x6000000190e0_0;
    %nor/r;
    %store/vec4 v0x6000000190e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x157e049b0;
T_3 ;
    %vpi_call/w 3 23 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x157e049b0 {0 0 0};
    %vpi_call/w 3 25 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000190e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000019050_0, 4, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000019050_0, 4, 1;
    %delay 1500000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000019050_0, 4, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000019050_0, 4, 1;
    %delay 1500000000, 0;
    %vpi_call/w 3 37 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/top_level_tb.sv";
    "hdl/top_level.sv";
    "hdl/led_driver.sv";
