IP Upgrade report for DE5QGen3x4If128
Mon Feb  3 15:23:27 2020
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; IP Upgrade Summary                                                        ;
+------------------------------+--------------------------------------------+
; IP Components Upgrade Status ; Passed - Mon Feb  3 15:23:27 2020          ;
; Quartus Prime Version        ; 18.1.0 Build 222 09/21/2018 SJ Pro Edition ;
; Revision Name                ; DE5QGen3x4If128                            ;
; Top-level Entity Name        ; DE5QGen3x4If128                            ;
; Family                       ; Arria 10                                   ;
+------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                                                                                         ;
+-------------------------------------+---------------------+---------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+---------+
; Entity Name                         ; Component Name      ; Version ; Original Source File                                                ; Generation File Path                                                ; New Source File ; Message ;
+-------------------------------------+---------------------+---------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+---------+
; QSysDE5QGen3x4If128_PCIeGen3x4If128 ; altera_pcie_a10_hip ; 17.1    ; ../ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.ip ; ../ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.ip ;                 ;         ;
; ram_2port                           ; ram_2port           ; 17.1    ; ../ip/ram_2port.ip                                                  ; ../ip/ram_2port.ip                                                  ;                 ;         ;
; ram_1port                           ; ram_1port           ; 17.1    ; ../ip/ram_1port.ip                                                  ; ../ip/ram_1port.ip                                                  ;                 ;         ;
+-------------------------------------+---------------------+---------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.ip" to "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.BAK.ip"
Info (11902): Backing up file "../ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/synth/QSysDE5QGen3x4If128_PCIeGen3x4If128.v" to "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.BAK.v"
Info (11902): Backing up file "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port.ip" to "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port.BAK.ip"
Info (11902): Backing up file "../ip/ram_2port/synth/ram_2port.v" to "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port.BAK.v"
Info (11902): Backing up file "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port.ip" to "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port.BAK.ip"
Info (11902): Backing up file "../ip/ram_1port/synth/ram_1port.v" to "C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port.BAK.v"
Info (20325): 2020.02.03.15:21:37 Info: Batch generation will generate the listed files in this order: C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.ip, ../ip/ram_2port.ip, ../ip/ram_1port.ip
Info (20325): 2020.02.03.15:22:05 Info: Starting to upgrade the IP cores in the Platform Designer system
Info (20325): 2020.02.03.15:22:05 Info: Finished upgrading the ip cores
Info (20325): 2020.02.03.15:22:06 Info: Starting to upgrade the IP cores in the Platform Designer system
Info (20325): 2020.02.03.15:22:06 Info: Finished upgrading the ip cores
Info (20325): 2020.02.03.15:22:07 Info: Starting to upgrade the IP cores in the Platform Designer system
Info (20325): 2020.02.03.15:22:07 Info: Finished upgrading the ip cores
Info (20325): 2020.02.03.15:22:09 Info: Batch generation will generate the listed files in this order: C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.ip, ../ip/ram_2port.ip, ../ip/ram_1port.ip
Info (20325): 2020.02.03.15:22:39 Info: Saving generation log to C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128_generation.rpt
Info (20325): 2020.02.03.15:22:39 Info: Generated by version: 18.1 build 222
Info (20325): 2020.02.03.15:22:39 Info: Starting: Create simulation model
Info (20325): 2020.02.03.15:22:39 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ip\QSysDE5QGen3x4If128\QSysDE5QGen3x4If128_PCIeGen3x4If128.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ip\QSysDE5QGen3x4If128\QSysDE5QGen3x4If128_PCIeGen3x4If128 --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:22:41 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: device_family is Arria 10
Info (20325): 2020.02.03.15:22:41 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: base_device is NIGHTFURY5
Info (20325): 2020.02.03.15:22:41 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: part_trait_device is 10AX115S2F45I1SG
Info (20325): 2020.02.03.15:22:41 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: Gen3 (8.0 Gbps) x4 128-bit
Warning (20326): 2020.02.03.15:22:41 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset
Warning (20326): 2020.02.03.15:22:41 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset
Warning (20326): 2020.02.03.15:22:41 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset
Warning (20326): 2020.02.03.15:22:41 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset
Warning (20326): 2020.02.03.15:22:41 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st
Warning (20326): 2020.02.03.15:22:41 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:43 Warning: PCIeGen3x4If128.phy_g3x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info (20325): 2020.02.03.15:22:44 Info: PCIeGen3x4If128.fpll_g3: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info (20325): 2020.02.03.15:22:44 Info: PCIeGen3x4If128.fpll_g3: For the selected device(Unknown), PLL speed grade is 2.
Info (20325): 2020.02.03.15:22:44 Info: PCIeGen3x4If128.lcpll_g3xn: For the selected device(Unknown), PLL speed grade is 2.
Info (20325): 2020.02.03.15:22:44 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Transforming system: QSysDE5QGen3x4If128_PCIeGen3x4If128"
Info (20325): 2020.02.03.15:22:45 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Naming system components in system: QSysDE5QGen3x4If128_PCIeGen3x4If128"
Info (20325): 2020.02.03.15:22:45 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Processing generation queue"
Info (20325): 2020.02.03.15:22:45 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128"
Info (20325): 2020.02.03.15:22:45 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128_altera_pcie_a10_hip_181_fxqom5y"
Info (20325): 2020.02.03.15:22:47 Info: phy_g3x4: "Generating: phy_g3x4"
Info (20325): 2020.02.03.15:22:47 Info: fpll_g3: "Generating: fpll_g3"
Info (20325): 2020.02.03.15:22:47 Info: lcpll_g3xn: "Generating: lcpll_g3xn"
Info (20325): 2020.02.03.15:22:47 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: phy_g3x4"
Info (20325): 2020.02.03.15:22:47 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: fpll_g3"
Info (20325): 2020.02.03.15:22:47 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: lcpll_g3xn"
Info (20325): 2020.02.03.15:22:47 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128_altera_xcvr_native_a10_181_ziln47i"
Info (20325): 2020.02.03.15:22:47 Info: phy_g3x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (20325): 2020.02.03.15:22:47 Info: phy_g3x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info (20325): 2020.02.03.15:22:47 Info: phy_g3x4: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:47 Info: phy_g3x4: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:47 Info: phy_g3x4: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info (20325): 2020.02.03.15:22:47 Info: phy_g3x4: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info (20325): 2020.02.03.15:22:48 Info: phy_g3x4: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info (20325): 2020.02.03.15:22:48 Info: phy_g3x4: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info (20325): 2020.02.03.15:22:48 Info: phy_g3x4: add_fileset_file ./mentor/twentynm_pcs.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pcs.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:48 Info: phy_g3x4: add_fileset_file ./mentor/twentynm_pma.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pma.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:48 Info: phy_g3x4: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:48 Info: phy_g3x4: add_fileset_file ./mentor/twentynm_xcvr_native.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_native.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:48 Info: phy_g3x4: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info (20325): 2020.02.03.15:22:49 Info: phy_g3x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Building configuration data for reconfiguration profile 0
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Validating reconfiguration profile 0
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Current IP configuration matches reconfiguration profile 0
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Building configuration data for reconfiguration profile 1
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Validating reconfiguration profile 1
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:22:50 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: Current IP configuration matches reconfiguration profile 1
Info (20325): 2020.02.03.15:22:50 Info: phy_g3x4: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Info (20325): 2020.02.03.15:22:52 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: altera_xcvr_fpll_a10"
Info (20325): 2020.02.03.15:22:52 Info: fpll_g3: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info (20325): 2020.02.03.15:22:52 Info: fpll_g3: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:52 Info: fpll_g3: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (20325): 2020.02.03.15:22:52 Info: fpll_g3: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:52 Info: fpll_g3: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info (20325): 2020.02.03.15:22:53 Info: fpll_g3: add_fileset_file ./mentor/altera_xcvr_fpll_a10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/altera_xcvr_fpll_a10.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:53 Info: fpll_g3: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info (20325): 2020.02.03.15:22:53 Info: fpll_g3: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info (20325): 2020.02.03.15:22:53 Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info (20325): 2020.02.03.15:22:53 Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info (20325): 2020.02.03.15:22:53 Info: fpll_g3: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:53 Info: fpll_g3: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:53 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128_altera_xcvr_atx_pll_a10_181_vm26yay"
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info (20325): 2020.02.03.15:22:53 Info: lcpll_g3xn: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./mentor/alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_atx_pll_rcfg_arb.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./mentor/a10_xcvr_atx_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/a10_xcvr_atx_pll.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:54 Info: lcpll_g3xn: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info (20325): 2020.02.03.15:22:55 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: Done "QSysDE5QGen3x4If128_PCIeGen3x4If128" with 8 modules, 107 files
Info (20325): 2020.02.03.15:22:55 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/sim/ directory:
Info (20325): 2020.02.03.15:22:55 Info:     common/modelsim_files.tcl
Info (20325): 2020.02.03.15:22:55 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/sim/ directory:
Info (20325): 2020.02.03.15:22:55 Info:     common/riviera_files.tcl
Info (20325): 2020.02.03.15:22:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/sim/.
Info (20325): 2020.02.03.15:22:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2020.02.03.15:22:55 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:22:55 Info: Finished: Create simulation model
Info (20325): 2020.02.03.15:22:55 Info: Starting: Create Modelsim Project.
Info (20325): 2020.02.03.15:22:55 Info: sim-script-gen --system-file=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ip\QSysDE5QGen3x4If128\QSysDE5QGen3x4If128_PCIeGen3x4If128.ip --output-directory=C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/sim/ --use-relative-paths=true
Info (20325): 2020.02.03.15:22:59 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/sim/ directory:
Info (20325): 2020.02.03.15:23:00 Info:     mentor/msim_setup.tcl
Info (20325): 2020.02.03.15:23:00 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/sim/ directory:
Info (20325): 2020.02.03.15:23:00 Info:     aldec/rivierapro_setup.tcl
Info (20325): 2020.02.03.15:23:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128/sim/.
Info (20325): 2020.02.03.15:23:00 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2020.02.03.15:23:00 Info: Finished: Create Modelsim Project.
Info (20325): 2020.02.03.15:23:00 Info: Starting: Create block symbol file (.bsf)
Info (20325): 2020.02.03.15:23:00 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ip\QSysDE5QGen3x4If128\QSysDE5QGen3x4If128_PCIeGen3x4If128.ip --block-symbol-file --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ip\QSysDE5QGen3x4If128\QSysDE5QGen3x4If128_PCIeGen3x4If128 --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:02 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: device_family is Arria 10
Info (20325): 2020.02.03.15:23:02 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: base_device is NIGHTFURY5
Info (20325): 2020.02.03.15:23:02 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: part_trait_device is 10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:02 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: Gen3 (8.0 Gbps) x4 128-bit
Warning (20326): 2020.02.03.15:23:02 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset
Warning (20326): 2020.02.03.15:23:02 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset
Warning (20326): 2020.02.03.15:23:02 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset
Warning (20326): 2020.02.03.15:23:02 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset
Warning (20326): 2020.02.03.15:23:02 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st
Warning (20326): 2020.02.03.15:23:02 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st
Info (20325): 2020.02.03.15:23:05 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:05 Info: Finished: Create block symbol file (.bsf)
Info (20325): 2020.02.03.15:23:05 Info:
Info (20325): 2020.02.03.15:23:05 Info: Starting: Create HDL design files for synthesis
Info (20325): 2020.02.03.15:23:05 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ip\QSysDE5QGen3x4If128\QSysDE5QGen3x4If128_PCIeGen3x4If128.ip --synthesis=VERILOG --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ip\QSysDE5QGen3x4If128\QSysDE5QGen3x4If128_PCIeGen3x4If128 --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:07 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: device_family is Arria 10
Info (20325): 2020.02.03.15:23:07 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: base_device is NIGHTFURY5
Info (20325): 2020.02.03.15:23:07 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: part_trait_device is 10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:07 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128: Gen3 (8.0 Gbps) x4 128-bit
Warning (20326): 2020.02.03.15:23:07 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset
Warning (20326): 2020.02.03.15:23:07 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset
Warning (20326): 2020.02.03.15:23:07 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset
Warning (20326): 2020.02.03.15:23:07 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset
Warning (20326): 2020.02.03.15:23:07 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st
Warning (20326): 2020.02.03.15:23:07 Warning: QSysDE5QGen3x4If128_PCIeGen3x4If128: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:09 Warning: PCIeGen3x4If128.phy_g3x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info (20325): 2020.02.03.15:23:10 Info: PCIeGen3x4If128.fpll_g3: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info (20325): 2020.02.03.15:23:10 Info: PCIeGen3x4If128.fpll_g3: For the selected device(Unknown), PLL speed grade is 2.
Info (20325): 2020.02.03.15:23:10 Info: PCIeGen3x4If128.lcpll_g3xn: For the selected device(Unknown), PLL speed grade is 2.
Info (20325): 2020.02.03.15:23:10 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Transforming system: QSysDE5QGen3x4If128_PCIeGen3x4If128"
Info (20325): 2020.02.03.15:23:10 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Naming system components in system: QSysDE5QGen3x4If128_PCIeGen3x4If128"
Info (20325): 2020.02.03.15:23:10 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Processing generation queue"
Info (20325): 2020.02.03.15:23:10 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128"
Info (20325): 2020.02.03.15:23:10 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128_altera_pcie_a10_hip_181_fxqom5y"
Info (20325): 2020.02.03.15:23:11 Info: phy_g3x4: "Generating: phy_g3x4"
Info (20325): 2020.02.03.15:23:11 Info: fpll_g3: "Generating: fpll_g3"
Info (20325): 2020.02.03.15:23:11 Info: lcpll_g3xn: "Generating: lcpll_g3xn"
Info (20325): 2020.02.03.15:23:11 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: phy_g3x4"
Info (20325): 2020.02.03.15:23:11 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: fpll_g3"
Info (20325): 2020.02.03.15:23:11 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: lcpll_g3xn"
Info (20325): 2020.02.03.15:23:11 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128_altera_xcvr_native_a10_181_ziln47i"
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info (20325): 2020.02.03.15:23:12 Info: phy_g3x4: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: Building configuration data for reconfiguration profile 0
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: Validating reconfiguration profile 0
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: Current IP configuration matches reconfiguration profile 0
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info (20325): 2020.02.03.15:23:13 Info: phy_g3x4: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Warning (20326): 2020.02.03.15:23:13 Warning: phy_g3x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info (20325): 2020.02.03.15:23:14 Info: phy_g3x4: Building configuration data for reconfiguration profile 1
Info (20325): 2020.02.03.15:23:14 Info: phy_g3x4: Validating reconfiguration profile 1
Info (20325): 2020.02.03.15:23:14 Info: phy_g3x4: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning (20326): 2020.02.03.15:23:14 Warning: phy_g3x4: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info (20325): 2020.02.03.15:23:14 Info: phy_g3x4: Current IP configuration matches reconfiguration profile 1
Info (20325): 2020.02.03.15:23:14 Info: phy_g3x4: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Info (20325): 2020.02.03.15:23:15 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: altera_xcvr_fpll_a10"
Info (20325): 2020.02.03.15:23:15 Info: fpll_g3: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info (20325): 2020.02.03.15:23:15 Info: fpll_g3: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (20325): 2020.02.03.15:23:15 Info: fpll_g3: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info (20325): 2020.02.03.15:23:15 Info: fpll_g3: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info (20325): 2020.02.03.15:23:15 Info: fpll_g3: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info (20325): 2020.02.03.15:23:15 Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info (20325): 2020.02.03.15:23:15 Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info (20325): 2020.02.03.15:23:15 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: "Generating: QSysDE5QGen3x4If128_PCIeGen3x4If128_altera_xcvr_atx_pll_a10_181_vm26yay"
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info (20325): 2020.02.03.15:23:15 Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info (20325): 2020.02.03.15:23:15 Info: QSysDE5QGen3x4If128_PCIeGen3x4If128: Done "QSysDE5QGen3x4If128_PCIeGen3x4If128" with 8 modules, 80 files
Info (20325): 2020.02.03.15:23:16 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:16 Info: Finished: Create HDL design files for synthesis
Info (20325): 2020.02.03.15:23:18 Info: Saving generation log to C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/ram_2port_generation.rpt
Info (20325): 2020.02.03.15:23:18 Info: Generated by version: 18.1 build 222
Info (20325): 2020.02.03.15:23:18 Info: Starting: Create simulation model
Info (20325): 2020.02.03.15:23:18 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_2port.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ram_2port --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:19 Info: ram_2port.ram_2port_0: Targeting device family: Arria 10.
Info (20325): 2020.02.03.15:23:19 Info: ram_2port.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
Info (20325): 2020.02.03.15:23:19 Info: ram_2port.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info (20325): 2020.02.03.15:23:19 Info: ram_2port: "Transforming system: ram_2port"
Info (20325): 2020.02.03.15:23:19 Info: ram_2port: "Naming system components in system: ram_2port"
Info (20325): 2020.02.03.15:23:19 Info: ram_2port: "Processing generation queue"
Info (20325): 2020.02.03.15:23:19 Info: ram_2port: "Generating: ram_2port"
Info (20325): 2020.02.03.15:23:19 Info: ram_2port: "Generating: ram_2port_ram_2port_181_lw4h56i"
Info (20325): 2020.02.03.15:23:19 Info: ram_2port: Done "ram_2port" with 2 modules, 2 files
Info (20325): 2020.02.03.15:23:19 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/sim/ directory:
Info (20325): 2020.02.03.15:23:19 Info:     common/modelsim_files.tcl
Info (20325): 2020.02.03.15:23:19 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/sim/ directory:
Info (20325): 2020.02.03.15:23:19 Info:     common/riviera_files.tcl
Info (20325): 2020.02.03.15:23:19 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/sim/.
Info (20325): 2020.02.03.15:23:19 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2020.02.03.15:23:19 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:19 Info: Finished: Create simulation model
Info (20325): 2020.02.03.15:23:19 Info: Starting: Create Modelsim Project.
Info (20325): 2020.02.03.15:23:19 Info: sim-script-gen --system-file=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_2port.ip --output-directory=C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/sim/ --use-relative-paths=true
Info (20325): 2020.02.03.15:23:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/sim/ directory:
Info (20325): 2020.02.03.15:23:21 Info:     mentor/msim_setup.tcl
Info (20325): 2020.02.03.15:23:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/sim/ directory:
Info (20325): 2020.02.03.15:23:21 Info:     aldec/rivierapro_setup.tcl
Info (20325): 2020.02.03.15:23:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_2port/sim/.
Info (20325): 2020.02.03.15:23:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2020.02.03.15:23:21 Info: Finished: Create Modelsim Project.
Info (20325): 2020.02.03.15:23:21 Info: Starting: Create block symbol file (.bsf)
Info (20325): 2020.02.03.15:23:21 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_2port.ip --block-symbol-file --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ram_2port --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:21 Info: ram_2port.ram_2port_0: Targeting device family: Arria 10.
Info (20325): 2020.02.03.15:23:21 Info: ram_2port.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
Info (20325): 2020.02.03.15:23:21 Info: ram_2port.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info (20325): 2020.02.03.15:23:22 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:22 Info: Finished: Create block symbol file (.bsf)
Info (20325): 2020.02.03.15:23:22 Info:
Info (20325): 2020.02.03.15:23:22 Info: Starting: Create HDL design files for synthesis
Info (20325): 2020.02.03.15:23:22 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_2port.ip --synthesis=VERILOG --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ram_2port --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:23 Info: ram_2port.ram_2port_0: Targeting device family: Arria 10.
Info (20325): 2020.02.03.15:23:23 Info: ram_2port.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
Info (20325): 2020.02.03.15:23:23 Info: ram_2port.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info (20325): 2020.02.03.15:23:23 Info: ram_2port: "Transforming system: ram_2port"
Info (20325): 2020.02.03.15:23:23 Info: ram_2port: "Naming system components in system: ram_2port"
Info (20325): 2020.02.03.15:23:23 Info: ram_2port: "Processing generation queue"
Info (20325): 2020.02.03.15:23:23 Info: ram_2port: "Generating: ram_2port"
Info (20325): 2020.02.03.15:23:23 Info: ram_2port: "Generating: ram_2port_ram_2port_181_lw4h56i"
Info (20325): 2020.02.03.15:23:23 Info: ram_2port: Done "ram_2port" with 2 modules, 2 files
Info (20325): 2020.02.03.15:23:23 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:23 Info: Finished: Create HDL design files for synthesis
Info (20325): 2020.02.03.15:23:24 Info: Saving generation log to C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/ram_1port_generation.rpt
Info (20325): 2020.02.03.15:23:24 Info: Generated by version: 18.1 build 222
Info (20325): 2020.02.03.15:23:24 Info: Starting: Create simulation model
Info (20325): 2020.02.03.15:23:24 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_1port.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ram_1port --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:24 Info: ram_1port.ram_1port_0: Targeting device family: Arria 10.
Info (20325): 2020.02.03.15:23:24 Info: ram_1port: "Transforming system: ram_1port"
Info (20325): 2020.02.03.15:23:24 Info: ram_1port: "Naming system components in system: ram_1port"
Info (20325): 2020.02.03.15:23:24 Info: ram_1port: "Processing generation queue"
Info (20325): 2020.02.03.15:23:24 Info: ram_1port: "Generating: ram_1port"
Info (20325): 2020.02.03.15:23:24 Info: ram_1port: "Generating: ram_1port_ram_1port_181_2vvrula"
Info (20325): 2020.02.03.15:23:24 Info: ram_1port: Done "ram_1port" with 2 modules, 2 files
Info (20325): 2020.02.03.15:23:24 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/sim/ directory:
Info (20325): 2020.02.03.15:23:24 Info:     common/modelsim_files.tcl
Info (20325): 2020.02.03.15:23:24 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/sim/ directory:
Info (20325): 2020.02.03.15:23:24 Info:     common/riviera_files.tcl
Info (20325): 2020.02.03.15:23:24 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/sim/.
Info (20325): 2020.02.03.15:23:24 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2020.02.03.15:23:24 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:24 Info: Finished: Create simulation model
Info (20325): 2020.02.03.15:23:24 Info: Starting: Create Modelsim Project.
Info (20325): 2020.02.03.15:23:24 Info: sim-script-gen --system-file=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_1port.ip --output-directory=C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/sim/ --use-relative-paths=true
Info (20325): 2020.02.03.15:23:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/sim/ directory:
Info (20325): 2020.02.03.15:23:26 Info:     mentor/msim_setup.tcl
Info (20325): 2020.02.03.15:23:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/sim/ directory:
Info (20325): 2020.02.03.15:23:26 Info:     aldec/rivierapro_setup.tcl
Info (20325): 2020.02.03.15:23:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Saleh/Share1/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/ram_1port/sim/.
Info (20325): 2020.02.03.15:23:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2020.02.03.15:23:26 Info: Finished: Create Modelsim Project.
Info (20325): 2020.02.03.15:23:26 Info: Starting: Create block symbol file (.bsf)
Info (20325): 2020.02.03.15:23:26 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_1port.ip --block-symbol-file --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ram_1port --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:26 Info: ram_1port.ram_1port_0: Targeting device family: Arria 10.
Info (20325): 2020.02.03.15:23:27 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:27 Info: Finished: Create block symbol file (.bsf)
Info (20325): 2020.02.03.15:23:27 Info:
Info (20325): 2020.02.03.15:23:27 Info: Starting: Create HDL design files for synthesis
Info (20325): 2020.02.03.15:23:27 Info: qsys-generate C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\prj\..\ip\ram_1port.ip --synthesis=VERILOG --output-directory=C:\Users\Saleh\Share1\riffa_arria10\fpga\altera\de5\DE5QGen3x4If128\ip\ram_1port --family="Arria 10" --part=10AX115S2F45I1SG
Info (20325): 2020.02.03.15:23:27 Info: ram_1port.ram_1port_0: Targeting device family: Arria 10.
Info (20325): 2020.02.03.15:23:27 Info: ram_1port: "Transforming system: ram_1port"
Info (20325): 2020.02.03.15:23:27 Info: ram_1port: "Naming system components in system: ram_1port"
Info (20325): 2020.02.03.15:23:27 Info: ram_1port: "Processing generation queue"
Info (20325): 2020.02.03.15:23:27 Info: ram_1port: "Generating: ram_1port"
Info (20325): 2020.02.03.15:23:27 Info: ram_1port: "Generating: ram_1port_ram_1port_181_2vvrula"
Info (20325): 2020.02.03.15:23:27 Info: ram_1port: Done "ram_1port" with 2 modules, 2 files
Info (20325): 2020.02.03.15:23:27 Info: qsys-generate succeeded.
Info (20325): 2020.02.03.15:23:27 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component altera_pcie_a10_hip with file "../ip/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128_PCIeGen3x4If128.ip"
Info (11131): Completed upgrading IP component ram_2port with file "../ip/ram_2port.ip"
Info (11131): Completed upgrading IP component ram_1port with file "../ip/ram_1port.ip"
Info (23030): Evaluation of Tcl script c:/intelfpga_pro/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 5048 megabytes
    Info: Processing ended: Mon Feb  3 15:23:29 2020
    Info: Elapsed time: 00:02:21


