AuthorID,Author,Date,Content,Attachments,Reactions
"220639106915368960","tholin","2025-12-06T01:48:22.9730000+00:00","Wait","",""
"220639106915368960","tholin","2025-12-06T01:48:27.9520000+00:00","I messed something up","",""
"220639106915368960","tholin","2025-12-06T01:48:37.5770000+00:00","There is traces and standard cells clipping into my silicon art","",""
"220639106915368960","tholin","2025-12-06T01:48:57.4360000+00:00","That is a big yikes","",""
"220639106915368960","tholin","2025-12-06T01:49:14.4920000+00:00","Besides the DRC errors this brings, wanna bet its responsible for the false antenna positives?","",""
"1365118310701600900","rtimothyedwards_19428","2025-12-06T01:51:54.9940000+00:00","Maybe.  Top level metal is rarely involved in antenna violations because it is almost guaranteed to be connected to diffusion somewhere.  The only way to go is down.","",""
"220639106915368960","tholin","2025-12-06T02:04:19.7240000+00:00","I may or may not have duplicated the artwork pixels onto every metal layer, as well as Poly2","",""
"220639106915368960","tholin","2025-12-06T02:07:54.6670000+00:00","I have a fillblock over every piece of artwork because I am afraid of the fillers messing it up visually. So that‚Äôs why the artwork is on every layer. To prevent minimum density violations.","",""
"220639106915368960","tholin","2025-12-06T02:07:59.7990000+00:00","The art IS my fill pattern!","","üíú (1)"
"169786952432746498","mithro_","2025-12-06T02:10:52.0310000+00:00","I have to run very soon, but it looks like the prechecks are running okay on platform (even if there is still a bit of a queue) and are detecting antenna issues now?","",""
"169786952432746498","mithro_","2025-12-06T02:13:46.0810000+00:00","I didn't get a chance to deploy the functionality which lets me crank the number of simultaneous prechecks up yet but I think that will happen today.","",""
"169786952432746498","mithro_","2025-12-06T02:19:10.1930000+00:00","Also if you haven't already seen, there is a great post from Matt Venn @ https://www.zerotoasiccourse.com/post/excited_by_silicon/ about his thoughts on the state of open silicon.","","üíú (2)"
"1365118310701600900","rtimothyedwards_19428","2025-12-06T02:20:15.9100000+00:00","I feel like I am far behind in the race, but at least I got LibreLane to give me GDS of a synthesized layout of my 3.3V picoRV32 in a mixed voltage padframe using my SRAM and I/O and Tholin's standard cells (thanks, Tholin!).  I still have not worked on the power connections and there are other issues, and the whole thing is under-utilizing the space, but it is good progress!","general_media/caravel_openframe-01168.png","‚ù§Ô∏è (1),üéâ (1)"
"1365118310701600900","rtimothyedwards_19428","2025-12-06T02:28:59.8410000+00:00","@Tholin :  FYI:  I pulled your latest standard cell updates and obviously they worked because otherwise I would not have produced the pic above.  But for the record, you are missing the verilog for the two new cells (my version, attached).  Also, I noticed in the update that you renamed ""decap"" cells to ""fillcap"";  however, the setup file for LibreLane still calls out ""decap"" for the cells.","general_media/gf180mcu_as_sc_mcu7t3v3__dfsrtp_2-19816.v,general_media/gf180mcu_as_sc_mcu7t3v3__invz_2-7954E.v",""
