{"vcs1":{"timestamp_begin":1726992898.528856931, "rt":1.81, "ut":0.28, "st":0.20}}
{"vcselab":{"timestamp_begin":1726992900.413705614, "rt":1.29, "ut":0.26, "st":0.16}}
{"link":{"timestamp_begin":1726992901.783548316, "rt":0.38, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726992897.921194664}
{"VCS_COMP_START_TIME": 1726992897.921194664}
{"VCS_COMP_END_TIME": 1726992904.056756863}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329660}}
{"stitch_vcselab": {"peak_mem": 215156}}
