<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\MiniStar\HdmiDemo\FPGA\impl\gwsynthesis\FPGA.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\MiniStar\HdmiDemo\FPGA\src\FPGA.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\MiniStar\HdmiDemo\FPGA\src\FPGA.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.03Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 17 00:05:06 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4302</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2636</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>129</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>6</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_27m </td>
</tr>
<tr>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>pll_mcu/CLKOUT </td>
</tr>
<tr>
<td>pll_mcu/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>pll_mcu/CLKOUTP </td>
</tr>
<tr>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>pll_mcu/CLKOUTD </td>
</tr>
<tr>
<td>pll_mcu/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>pll_mcu/CLKOUTD3 </td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>disp_engine/pllArea_pllvr/CLKOUT </td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>disp_engine/pllArea_pllvr/CLKOUTP </td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>disp_engine/pllArea_pllvr/CLKOUTD </td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>disp_engine/pllArea_pllvr/CLKOUTD3 </td>
</tr>
<tr>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT </td>
</tr>
<tr>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>pll_mcu/CLKOUT</td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27m</td>
<td>27.000(MHz)</td>
<td>179.943(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>83.171(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>82.366(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>118.753(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll_mcu/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_mcu/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_mcu/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of disp_engine/pllArea_pllvr/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of disp_engine/pllArea_pllvr/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of disp_engine/pllArea_pllvr/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_mcu/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_pllvr/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.252</td>
<td>disp_engine/vgaArea_timings_h_syncStart_3_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_3_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>2.242</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.019</td>
<td>disp_engine/vgaArea_timings_h_colorStart_8_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_8_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>2.009</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.016</td>
<td>disp_engine/vgaArea_timings_v_syncStart_10_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_10_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>2.006</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.016</td>
<td>disp_engine/vgaArea_timings_h_colorStart_5_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_5_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>2.006</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.016</td>
<td>disp_engine/vgaArea_timings_h_colorStart_6_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_6_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>2.006</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.972</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_1_h_polarity_s0/Q</td>
<td>disp_engine/vga_hSync_buffercc/buffers_0_s0/D</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>1.122</td>
<td>-0.806</td>
<td>3.574</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_v_colorStart_10_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_10_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_v_syncStart_6_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_6_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_h_colorStart_10_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_10_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_h_syncStart_1_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_1_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_h_syncStart_5_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_5_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_h_syncStart_6_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_6_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_h_syncStart_8_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_8_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_h_syncStart_9_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_9_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-1.905</td>
<td>disp_engine/vgaArea_timings_h_syncStart_10_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_10_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-1.897</td>
<td>disp_engine/vgaArea_timings_v_syncStart_11_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_11_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-1.897</td>
<td>disp_engine/vgaArea_timings_h_colorStart_9_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_9_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-1.893</td>
<td>disp_engine/vgaArea_timings_v_colorStart_5_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_5_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.883</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-1.893</td>
<td>disp_engine/vgaArea_timings_v_colorStart_6_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_6_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.883</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-1.893</td>
<td>disp_engine/vgaArea_timings_h_colorStart_7_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_7_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.883</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-1.893</td>
<td>disp_engine/vgaArea_timings_h_syncStart_4_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_4_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.883</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-1.783</td>
<td>disp_engine/vgaArea_timings_v_colorStart_4_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_4_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.773</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-1.771</td>
<td>disp_engine/vgaArea_color_5_s0/Q</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_5_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.761</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-1.771</td>
<td>disp_engine/vgaArea_color_8_s0/Q</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_8_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.761</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-1.771</td>
<td>disp_engine/vgaArea_timings_v_syncEnd_0_s0/Q</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncEnd_0_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.761</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.439</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>0.642</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.246</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>0.835</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.246</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>0.835</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.039</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>1.042</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.034</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>1.047</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.034</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>1.047</td>
</tr>
<tr>
<td>7</td>
<td>0.176</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>1.256</td>
</tr>
<tr>
<td>8</td>
<td>0.176</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.051</td>
<td>1.256</td>
</tr>
<tr>
<td>9</td>
<td>0.412</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/init_calib_s0/CE</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.423</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1/D</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1/D</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1/D</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>18</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0/D</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>19</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/D</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>20</td>
<td>0.524</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0/D</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>21</td>
<td>0.524</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5/Q</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5/D</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>22</td>
<td>0.524</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5/Q</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5/D</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>23</td>
<td>0.524</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>24</td>
<td>0.524</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.676</td>
<td>sync_rst_n_reg/Q</td>
<td>disp_engine/bufferCC_9/buffers_0_s0/PRESET</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.930</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.676</td>
<td>sync_rst_n_reg/Q</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/PRESET</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>0.806</td>
<td>1.930</td>
</tr>
<tr>
<td>3</td>
<td>0.036</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.916</td>
<td>2.163</td>
</tr>
<tr>
<td>4</td>
<td>0.036</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.916</td>
<td>2.163</td>
</tr>
<tr>
<td>5</td>
<td>0.036</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.916</td>
<td>2.163</td>
</tr>
<tr>
<td>6</td>
<td>0.036</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.916</td>
<td>2.163</td>
</tr>
<tr>
<td>7</td>
<td>0.936</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.620</td>
<td>2.707</td>
</tr>
<tr>
<td>8</td>
<td>0.936</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.620</td>
<td>2.707</td>
</tr>
<tr>
<td>9</td>
<td>0.936</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.620</td>
<td>2.707</td>
</tr>
<tr>
<td>10</td>
<td>0.936</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.620</td>
<td>2.707</td>
</tr>
<tr>
<td>11</td>
<td>1.378</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.911</td>
<td>2.163</td>
</tr>
<tr>
<td>12</td>
<td>1.378</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.911</td>
<td>2.163</td>
</tr>
<tr>
<td>13</td>
<td>1.378</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.911</td>
<td>2.163</td>
</tr>
<tr>
<td>14</td>
<td>1.378</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.911</td>
<td>2.163</td>
</tr>
<tr>
<td>15</td>
<td>4.014</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.611</td>
<td>2.707</td>
</tr>
<tr>
<td>16</td>
<td>4.014</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.611</td>
<td>2.707</td>
</tr>
<tr>
<td>17</td>
<td>4.014</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.611</td>
<td>2.707</td>
</tr>
<tr>
<td>18</td>
<td>4.014</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.611</td>
<td>2.707</td>
</tr>
<tr>
<td>19</td>
<td>9.091</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.484</td>
<td>2.707</td>
</tr>
<tr>
<td>20</td>
<td>9.091</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.484</td>
<td>2.707</td>
</tr>
<tr>
<td>21</td>
<td>9.091</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.484</td>
<td>2.707</td>
</tr>
<tr>
<td>22</td>
<td>11.271</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.163</td>
</tr>
<tr>
<td>23</td>
<td>11.271</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.163</td>
</tr>
<tr>
<td>24</td>
<td>11.271</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.163</td>
</tr>
<tr>
<td>25</td>
<td>11.271</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>2.163</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.471</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.893</td>
<td>1.405</td>
</tr>
<tr>
<td>2</td>
<td>0.471</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.893</td>
<td>1.405</td>
</tr>
<tr>
<td>3</td>
<td>0.471</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.893</td>
<td>1.405</td>
</tr>
<tr>
<td>4</td>
<td>0.471</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.893</td>
<td>1.405</td>
</tr>
<tr>
<td>5</td>
<td>0.954</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.669</td>
<td>1.664</td>
</tr>
<tr>
<td>6</td>
<td>0.954</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.669</td>
<td>1.664</td>
</tr>
<tr>
<td>7</td>
<td>0.954</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.669</td>
<td>1.664</td>
</tr>
<tr>
<td>8</td>
<td>0.954</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.669</td>
<td>1.664</td>
</tr>
<tr>
<td>9</td>
<td>0.954</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.669</td>
<td>1.664</td>
</tr>
<tr>
<td>10</td>
<td>1.394</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.405</td>
</tr>
<tr>
<td>11</td>
<td>1.394</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.405</td>
</tr>
<tr>
<td>12</td>
<td>1.394</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.405</td>
</tr>
<tr>
<td>13</td>
<td>1.394</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.405</td>
</tr>
<tr>
<td>14</td>
<td>1.813</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.898</td>
<td>1.405</td>
</tr>
<tr>
<td>15</td>
<td>1.813</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.898</td>
<td>1.405</td>
</tr>
<tr>
<td>16</td>
<td>1.813</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.898</td>
<td>1.405</td>
</tr>
<tr>
<td>17</td>
<td>1.813</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/Q</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.898</td>
<td>1.405</td>
</tr>
<tr>
<td>18</td>
<td>2.005</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.382</td>
<td>1.664</td>
</tr>
<tr>
<td>19</td>
<td>2.005</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.382</td>
<td>1.664</td>
</tr>
<tr>
<td>20</td>
<td>2.005</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.382</td>
<td>1.664</td>
</tr>
<tr>
<td>21</td>
<td>2.005</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.382</td>
<td>1.664</td>
</tr>
<tr>
<td>22</td>
<td>4.030</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>-3.086</td>
<td>-0.679</td>
<td>1.664</td>
</tr>
<tr>
<td>23</td>
<td>4.030</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>-3.086</td>
<td>-0.679</td>
<td>1.664</td>
</tr>
<tr>
<td>24</td>
<td>4.030</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>-3.086</td>
<td>-0.679</td>
<td>1.664</td>
</tr>
<tr>
<td>25</td>
<td>4.030</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk_27m:[R]</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
<td>-3.086</td>
<td>-0.679</td>
<td>1.664</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>sync_rst_n_reg</td>
</tr>
<tr>
<td>2</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3</td>
</tr>
<tr>
<td>4</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3</td>
</tr>
<tr>
<td>5</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3</td>
</tr>
<tr>
<td>6</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3</td>
</tr>
<tr>
<td>7</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.235</td>
<td>6.161</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_3_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_3_s0/Q</td>
</tr>
<tr>
<td>15.659</td>
<td>1.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_3_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_3_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 84.849%; tC2Q: 0.340, 15.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_colorStart_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>disp_engine/vgaArea_timings_h_colorStart_8_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_colorStart_8_s0/Q</td>
</tr>
<tr>
<td>15.426</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_8_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_8_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 83.092%; tC2Q: 0.340, 16.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_syncStart_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>disp_engine/vgaArea_timings_v_syncStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_syncStart_10_s0/Q</td>
</tr>
<tr>
<td>15.423</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_10_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.666, 83.067%; tC2Q: 0.340, 16.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_colorStart_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>disp_engine/vgaArea_timings_h_colorStart_5_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C9[1][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_colorStart_5_s0/Q</td>
</tr>
<tr>
<td>15.423</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_5_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_5_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.666, 83.067%; tC2Q: 0.340, 16.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_colorStart_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>disp_engine/vgaArea_timings_h_colorStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C6[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_colorStart_6_s0/Q</td>
</tr>
<tr>
<td>15.423</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_6_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.666, 83.067%; tC2Q: 0.340, 16.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>136.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_1_h_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vga_hSync_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>134.680</td>
<td>134.680</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>134.680</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>134.925</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>134.946</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_1_h_polarity_s0/CLK</td>
</tr>
<tr>
<td>135.286</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_1_h_polarity_s0/Q</td>
</tr>
<tr>
<td>135.881</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/vga_hSync_d_s/I1</td>
</tr>
<tr>
<td>136.490</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">disp_engine/vgaArea_asyncArea_vgaCtrl/vga_hSync_d_s/F</td>
</tr>
<tr>
<td>138.520</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vga_hSync_buffercc/buffers_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>135.802</td>
<td>135.802</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>135.802</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>136.852</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>136.874</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>disp_engine/vga_hSync_buffercc/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>136.844</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vga_hSync_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td>136.548</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>disp_engine/vga_hSync_buffercc/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 17.044%; route: 2.625, 73.453%; tC2Q: 0.340, 9.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_colorStart_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>disp_engine/vgaArea_timings_v_colorStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_colorStart_10_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_10_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_syncStart_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>disp_engine/vgaArea_timings_v_syncStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_syncStart_6_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_6_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_colorStart_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>disp_engine/vgaArea_timings_h_colorStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_colorStart_10_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_10_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_1_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_1_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_1_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_1_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_5_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_5_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_5_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_5_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C4[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_6_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_6_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_8_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C5[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_8_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_8_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_8_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_9_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_9_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_9_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_9_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_10_s0/Q</td>
</tr>
<tr>
<td>15.313</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_10_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_10_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 82.075%; tC2Q: 0.340, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_syncStart_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>disp_engine/vgaArea_timings_v_syncStart_11_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_syncStart_11_s0/Q</td>
</tr>
<tr>
<td>15.304</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_11_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_11_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.547, 81.999%; tC2Q: 0.340, 18.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_colorStart_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>disp_engine/vgaArea_timings_h_colorStart_9_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C7[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_colorStart_9_s0/Q</td>
</tr>
<tr>
<td>15.304</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_9_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_9_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.547, 81.999%; tC2Q: 0.340, 18.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_colorStart_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>disp_engine/vgaArea_timings_v_colorStart_5_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_colorStart_5_s0/Q</td>
</tr>
<tr>
<td>15.300</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_5_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_5_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 81.959%; tC2Q: 0.340, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_colorStart_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>disp_engine/vgaArea_timings_v_colorStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_colorStart_6_s0/Q</td>
</tr>
<tr>
<td>15.300</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_6_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_6_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 81.959%; tC2Q: 0.340, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_colorStart_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>disp_engine/vgaArea_timings_h_colorStart_7_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_colorStart_7_s0/Q</td>
</tr>
<tr>
<td>15.300</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_7_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_7_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 81.959%; tC2Q: 0.340, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_h_syncStart_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>disp_engine/vgaArea_timings_h_syncStart_4_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C9[2][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_h_syncStart_4_s0/Q</td>
</tr>
<tr>
<td>15.300</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_4_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_4_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 81.959%; tC2Q: 0.340, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_colorStart_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td>disp_engine/vgaArea_timings_v_colorStart_4_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C5[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_colorStart_4_s0/Q</td>
</tr>
<tr>
<td>15.191</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_4_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_4_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 80.843%; tC2Q: 0.340, 19.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_color_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>disp_engine/vgaArea_color_5_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_color_5_s0/Q</td>
</tr>
<tr>
<td>15.178</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_color_buffercc/buffers_0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_5_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 80.709%; tC2Q: 0.340, 19.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_color_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>disp_engine/vgaArea_color_8_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_color_8_s0/Q</td>
</tr>
<tr>
<td>15.178</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_color_buffercc/buffers_0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_8_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_8_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>disp_engine/vgaArea_color_buffercc/buffers_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 80.709%; tC2Q: 0.340, 19.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_timings_v_syncEnd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncEnd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>disp_engine/vgaArea_timings_v_syncEnd_0_s0/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_v_syncEnd_0_s0/Q</td>
</tr>
<tr>
<td>15.178</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncEnd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncEnd_0_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncEnd_0_s0</td>
</tr>
<tr>
<td>13.408</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncEnd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 80.709%; tC2Q: 0.340, 19.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>0.904</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 61.542%; tC2Q: 0.247, 38.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.588, 70.429%; tC2Q: 0.247, 29.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.588, 70.429%; tC2Q: 0.247, 29.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 76.303%; tC2Q: 0.247, 23.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 76.407%; tC2Q: 0.247, 23.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 76.407%; tC2Q: 0.247, 23.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 80.342%; tC2Q: 0.247, 19.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 80.342%; tC2Q: 0.247, 19.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.176, 41.613%; tC2Q: 0.247, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/n51_s5/I2</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/n51_s5/F</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/n44_s1/I2</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/n44_s1/F</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/n42_s1/I2</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/n42_s1/F</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/n41_s1/I2</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/n41_s1/F</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/n348_s5/I1</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/n348_s5/F</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/n1092_s1/I1</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_init/n1092_s1/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/n795_s1/I0</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_init/n795_s1/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/n787_s1/I3</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_init/n787_s1/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/n_state.IDLE_s19/I3</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_init/n_state.IDLE_s19/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/n958_s1/I1</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_init/n958_s1/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/n957_s1/I2</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_init/n957_s1/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/n160_s4/I1</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">disp_engine/vgaArea_asyncArea_vgaCtrl/n160_s4/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/n158_s4/I0</td>
</tr>
<tr>
<td>0.786</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">disp_engine/vgaArea_asyncArea_vgaCtrl/n158_s4/F</td>
</tr>
<tr>
<td>0.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5/CLK</td>
</tr>
<tr>
<td>0.262</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.049</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>1.067</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1/I1</td>
</tr>
<tr>
<td>1.592</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1/F</td>
</tr>
<tr>
<td>1.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.049</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>1.067</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.049</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>1.067</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/n190_s1/I0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">mcu/Gowin_EMPU_inst/u_flash_wrap/n190_s1/F</td>
</tr>
<tr>
<td>1.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.049</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>1.067</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3/Q</td>
</tr>
<tr>
<td>0.894</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/n45_s6/I2</td>
</tr>
<tr>
<td>1.169</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/n45_s6/F</td>
</tr>
<tr>
<td>1.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_rst_n_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/bufferCC_9/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>sync_rst_n_reg/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>176</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">sync_rst_n_reg/Q</td>
</tr>
<tr>
<td>15.348</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>disp_engine/bufferCC_9/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/bufferCC_9/buffers_0_s0</td>
</tr>
<tr>
<td>13.672</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>disp_engine/bufferCC_9/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 82.406%; tC2Q: 0.340, 17.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_rst_n_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_mcu/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.418</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>sync_rst_n_reg/CLK</td>
</tr>
<tr>
<td>13.757</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>176</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">sync_rst_n_reg/Q</td>
</tr>
<tr>
<td>15.348</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>13.704</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td>13.672</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 82.406%; tC2Q: 0.340, 17.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.439</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>2.529</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>2.499</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>2.466</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.439</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>2.529</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>2.499</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>2.466</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.439</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>2.529</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>2.499</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>2.466</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.439</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>2.529</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>2.499</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>2.466</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.179</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>4.427</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>4.393</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.179</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>4.427</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>4.393</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.179</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.427</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>4.393</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.179</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.427</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>4.393</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.786</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>3.871</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>3.841</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.808</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.786</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>3.871</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>3.841</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>3.808</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.786</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>3.871</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>3.841</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>3.808</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.786</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>3.871</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>3.841</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>3.808</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.265</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.449</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>7.504</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>7.471</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.265</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.449</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>7.504</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>7.471</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.265</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.449</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>7.504</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>7.471</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.265</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.449</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>7.504</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>7.471</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.590</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>12.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.590</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>2.113</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.590</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 28.255%; route: 1.602, 59.197%; tC2Q: 0.340, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>13.701</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>13.701</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>13.701</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.266</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.713</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>13.701</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 84.300%; tC2Q: 0.340, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.021, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>1.155</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.063, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>1.155</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.063, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>1.155</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.063, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>1.155</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.063, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>1.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>1.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.313</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>0.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-0.255</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>-0.188</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>-0.158</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>-0.146</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.067, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-0.255</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>-0.188</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>-0.158</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>-0.146</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.067, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-0.255</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>-0.188</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>-0.158</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>-0.146</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.067, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_engine/bufferCC_9/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_clkDiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>RIGHTSIDE[1]</td>
<td>disp_engine/pllArea_clkDiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>disp_engine/bufferCC_9/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>0.509</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">disp_engine/bufferCC_9/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">hdmi_tx/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_engine/pllArea_pllvr/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-0.255</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>disp_engine/pllArea_pllvr/CLKOUT</td>
</tr>
<tr>
<td>-0.188</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>-0.158</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>-0.146</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>hdmi_tx/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.067, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>0.292</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>0.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.382</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.292</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>0.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.382</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.292</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>0.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.382</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[1]</td>
<td>hpram_controller/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.262</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.292</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>0.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.382</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.017, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.086</td>
<td>-3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.994</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>-1.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-1.830</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-1.764</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>-1.734</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>-1.722</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.164, 70.966%; route: 0.067, 29.034%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.086</td>
<td>-3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.994</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>-1.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-1.830</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-1.764</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>-1.734</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>-1.722</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.164, 70.966%; route: 0.067, 29.034%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.086</td>
<td>-3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.994</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>-1.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-1.830</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-1.764</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>-1.734</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>-1.722</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.164, 70.966%; route: 0.067, 29.034%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_mcu/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB22[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>1.359</td>
<td>0.285</td>
<td>tINS</td>
<td>RR</td>
<td>395</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">hpram_controller/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.086</td>
<td>-3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.994</td>
<td>1.092</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>pll_mcu/CLKOUT</td>
</tr>
<tr>
<td>-1.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-1.830</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>hpram_controller/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-1.764</td>
<td>0.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>-1.734</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>-1.722</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 17.147%; route: 1.131, 68.007%; tC2Q: 0.247, 14.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.164, 70.966%; route: 0.067, 29.034%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sync_rst_n_reg</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>sync_rst_n_reg/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>sync_rst_n_reg/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>mcu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>disp_engine/vgaArea_timings_h_colorEnd_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>7.222</td>
<td>1.049</td>
<td>tCL</td>
<td>FF</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>7.252</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_mcu/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>13.395</td>
<td>1.049</td>
<td>tCL</td>
<td>RR</td>
<td>pll_mcu/CLKOUTD</td>
</tr>
<tr>
<td>13.413</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>398</td>
<td>clk_out</td>
<td>3.925</td>
<td>0.026</td>
</tr>
<tr>
<td>395</td>
<td>ddr_rsti</td>
<td>0.936</td>
<td>1.962</td>
</tr>
<tr>
<td>338</td>
<td>clk_pixel_d</td>
<td>-1.972</td>
<td>0.618</td>
</tr>
<tr>
<td>300</td>
<td>clk_81m</td>
<td>-2.252</td>
<td>0.030</td>
</tr>
<tr>
<td>107</td>
<td>vga_rst</td>
<td>0.036</td>
<td>1.824</td>
</tr>
<tr>
<td>65</td>
<td>init_calib</td>
<td>4.676</td>
<td>5.018</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>10.036</td>
<td>1.982</td>
</tr>
<tr>
<td>38</td>
<td>n1119_3</td>
<td>5.578</td>
<td>1.472</td>
</tr>
<tr>
<td>36</td>
<td>n1582_8</td>
<td>5.192</td>
<td>1.349</td>
</tr>
<tr>
<td>33</td>
<td>clk_27m_d</td>
<td>0.566</td>
<td>0.030</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C1</td>
<td>70.83%</td>
</tr>
<tr>
<td>R8C1</td>
<td>62.50%</td>
</tr>
<tr>
<td>R8C11</td>
<td>62.50%</td>
</tr>
<tr>
<td>R8C12</td>
<td>55.56%</td>
</tr>
<tr>
<td>R9C11</td>
<td>54.17%</td>
</tr>
<tr>
<td>R7C12</td>
<td>54.17%</td>
</tr>
<tr>
<td>R16C8</td>
<td>52.78%</td>
</tr>
<tr>
<td>R15C1</td>
<td>51.39%</td>
</tr>
<tr>
<td>R14C17</td>
<td>51.39%</td>
</tr>
<tr>
<td>R5C1</td>
<td>51.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_27m -period 37.037 -waveform {0 18.519} [get_ports {clk_27m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
