-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "01/13/2022 13:08:15"

-- 
-- Device: Altera 5CSEBA6U23I7 Package UFBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	processor_design IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK : IN std_logic;
	RESET : IN std_logic;
	prueba_Enable : OUT std_logic;
	prueba_read_W_1 : OUT std_logic;
	prueba_read_W_2 : OUT std_logic;
	prueba_LoadInstr : OUT std_logic;
	prueba_AddrSel : OUT std_logic;
	prueba_incPC : OUT std_logic;
	prueba_LoadEn : OUT std_logic;
	prueba_ADDR : OUT std_logic_vector(9 DOWNTO 0);
	prueba_ADDRESS : OUT std_logic_vector(9 DOWNTO 0);
	prueba_immidiate : OUT std_logic_vector(4 DOWNTO 0);
	prueba_Result : OUT std_logic_vector(4 DOWNTO 0);
	prueba_RegisterAsel : OUT std_logic_vector(4 DOWNTO 0);
	prueba_RegisterBsel : OUT std_logic_vector(4 DOWNTO 0);
	prueba_RegisterRessel : OUT std_logic_vector(4 DOWNTO 0);
	prueba_Zero : OUT std_logic;
	prueba_OP1 : OUT std_logic_vector(4 DOWNTO 0);
	prueba_OP2 : OUT std_logic_vector(4 DOWNTO 0);
	prueba_Contador_Programa : OUT std_logic_vector(9 DOWNTO 0);
	prueba_OPCODE : OUT std_logic_vector(5 DOWNTO 0);
	prueba_Data : OUT std_logic_vector(31 DOWNTO 0);
	prueba_INST : OUT std_logic_vector(31 DOWNTO 0)
	);
END processor_design;

ARCHITECTURE structure OF processor_design IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_prueba_Enable : std_logic;
SIGNAL ww_prueba_read_W_1 : std_logic;
SIGNAL ww_prueba_read_W_2 : std_logic;
SIGNAL ww_prueba_LoadInstr : std_logic;
SIGNAL ww_prueba_AddrSel : std_logic;
SIGNAL ww_prueba_incPC : std_logic;
SIGNAL ww_prueba_LoadEn : std_logic;
SIGNAL ww_prueba_ADDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_prueba_ADDRESS : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_prueba_immidiate : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_prueba_Result : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_prueba_RegisterAsel : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_prueba_RegisterBsel : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_prueba_RegisterRessel : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_prueba_Zero : std_logic;
SIGNAL ww_prueba_OP1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_prueba_OP2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_prueba_Contador_Programa : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_prueba_OPCODE : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_prueba_Data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_prueba_INST : std_logic_vector(31 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \CLOCK~input_o\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~2\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~6\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~10\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~14\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~18\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~22\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~26\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~30\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~34\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~1_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~2\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~5_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~6\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~9_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~10\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~13_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~14\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~17_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~18\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~21_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~22\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~25_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~26\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~29_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~30\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~33_sumout\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~34\ : std_logic;
SIGNAL \decodificador1|PC1|Add0~37_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\ : std_logic;
SIGNAL \RESET~input_o\ : std_logic;
SIGNAL \controlador|sState_next.exjp~0_combout\ : std_logic;
SIGNAL \controlador|sState_next.exopor~0_combout\ : std_logic;
SIGNAL \controlador|sState_next.exopor~1_combout\ : std_logic;
SIGNAL \controlador|sState_next.exjp~q\ : std_logic;
SIGNAL \controlador|sState.exjp~q\ : std_logic;
SIGNAL \controlador|sState_next.exli~0_combout\ : std_logic;
SIGNAL \controlador|sState_next.exli~q\ : std_logic;
SIGNAL \controlador|sState.exli~q\ : std_logic;
SIGNAL \controlador|sState_next.exadd~0_combout\ : std_logic;
SIGNAL \controlador|sState_next.exadd~q\ : std_logic;
SIGNAL \controlador|sState.exadd~q\ : std_logic;
SIGNAL \controlador|sState_next.exsub~0_combout\ : std_logic;
SIGNAL \controlador|sState_next.exsub~q\ : std_logic;
SIGNAL \controlador|sState.exsub~q\ : std_logic;
SIGNAL \controlador|WideNor0~0_combout\ : std_logic;
SIGNAL \controlador|WideOr4~combout\ : std_logic;
SIGNAL \controlador|ocJump~combout\ : std_logic;
SIGNAL \controlador|Selector7~0_combout\ : std_logic;
SIGNAL \controlador|Selector7~1_combout\ : std_logic;
SIGNAL \controlador|WideOr1~0_combout\ : std_logic;
SIGNAL \controlador|WideOr3~combout\ : std_logic;
SIGNAL \controlador|ocNextPC~combout\ : std_logic;
SIGNAL \decodificador1|PC1|flag~0_combout\ : std_logic;
SIGNAL \decodificador1|PC1|flag~q\ : std_logic;
SIGNAL \decodificador1|PC1|salida[3]~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \controlador|Mux1~0_combout\ : std_logic;
SIGNAL \controlador|Selector4~0_combout\ : std_logic;
SIGNAL \controlador|sState_next.load~q\ : std_logic;
SIGNAL \controlador|sState.load~q\ : std_logic;
SIGNAL \controlador|Selector5~0_combout\ : std_logic;
SIGNAL \controlador|sState_next.decode~q\ : std_logic;
SIGNAL \controlador|sState.decode~q\ : std_logic;
SIGNAL \controlador|ocEnableRAM~combout\ : std_logic;
SIGNAL \controlador|ocLoadInstr~combout\ : std_logic;
SIGNAL \controlador|ocLoadEn~combout\ : std_logic;
SIGNAL \registros|flag~q\ : std_logic;
SIGNAL \registros|process_0~0_combout\ : std_logic;
SIGNAL \registros|Decoder0~0_combout\ : std_logic;
SIGNAL \registros|registerFile[16][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~1_combout\ : std_logic;
SIGNAL \registros|registerFile[20][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~2_combout\ : std_logic;
SIGNAL \registros|registerFile[24][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~3_combout\ : std_logic;
SIGNAL \registros|registerFile[28][0]~q\ : std_logic;
SIGNAL \registros|Mux4~0_combout\ : std_logic;
SIGNAL \registros|Decoder0~4_combout\ : std_logic;
SIGNAL \registros|registerFile[17][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~5_combout\ : std_logic;
SIGNAL \registros|registerFile[21][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~6_combout\ : std_logic;
SIGNAL \registros|registerFile[25][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~7_combout\ : std_logic;
SIGNAL \registros|registerFile[29][0]~q\ : std_logic;
SIGNAL \registros|Mux4~1_combout\ : std_logic;
SIGNAL \registros|Decoder0~8_combout\ : std_logic;
SIGNAL \registros|registerFile[18][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~9_combout\ : std_logic;
SIGNAL \registros|registerFile[22][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~10_combout\ : std_logic;
SIGNAL \registros|registerFile[26][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~11_combout\ : std_logic;
SIGNAL \registros|registerFile[30][0]~q\ : std_logic;
SIGNAL \registros|Mux4~2_combout\ : std_logic;
SIGNAL \registros|Decoder0~12_combout\ : std_logic;
SIGNAL \registros|registerFile[19][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~13_combout\ : std_logic;
SIGNAL \registros|registerFile[23][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~14_combout\ : std_logic;
SIGNAL \registros|registerFile[27][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~15_combout\ : std_logic;
SIGNAL \registros|registerFile[31][0]~q\ : std_logic;
SIGNAL \registros|Mux4~3_combout\ : std_logic;
SIGNAL \registros|Mux4~4_combout\ : std_logic;
SIGNAL \registros|Mux9~0_combout\ : std_logic;
SIGNAL \registros|Decoder0~24_combout\ : std_logic;
SIGNAL \registros|registerFile[8][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~25_combout\ : std_logic;
SIGNAL \registros|registerFile[9][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~26_combout\ : std_logic;
SIGNAL \registros|registerFile[10][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~27_combout\ : std_logic;
SIGNAL \registros|registerFile[11][0]~q\ : std_logic;
SIGNAL \registros|Mux9~1_combout\ : std_logic;
SIGNAL \registros|Mux9~2_combout\ : std_logic;
SIGNAL \registros|Mux9~3_combout\ : std_logic;
SIGNAL \registros|Mux9~4_combout\ : std_logic;
SIGNAL \registros|Mux9~5_combout\ : std_logic;
SIGNAL \registros|Mux9~6_combout\ : std_logic;
SIGNAL \registros|Decoder0~16_combout\ : std_logic;
SIGNAL \registros|registerFile[0][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~17_combout\ : std_logic;
SIGNAL \registros|registerFile[1][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~18_combout\ : std_logic;
SIGNAL \registros|registerFile[2][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~19_combout\ : std_logic;
SIGNAL \registros|registerFile[3][0]~q\ : std_logic;
SIGNAL \registros|Mux9~7_combout\ : std_logic;
SIGNAL \registros|Decoder0~28_combout\ : std_logic;
SIGNAL \registros|registerFile[12][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~29_combout\ : std_logic;
SIGNAL \registros|registerFile[13][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~30_combout\ : std_logic;
SIGNAL \registros|registerFile[14][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~31_combout\ : std_logic;
SIGNAL \registros|registerFile[15][0]~q\ : std_logic;
SIGNAL \registros|Mux9~8_combout\ : std_logic;
SIGNAL \registros|Decoder0~20_combout\ : std_logic;
SIGNAL \registros|registerFile[4][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~21_combout\ : std_logic;
SIGNAL \registros|registerFile[5][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~22_combout\ : std_logic;
SIGNAL \registros|registerFile[6][0]~q\ : std_logic;
SIGNAL \registros|Decoder0~23_combout\ : std_logic;
SIGNAL \registros|registerFile[7][0]~q\ : std_logic;
SIGNAL \registros|Mux9~9_combout\ : std_logic;
SIGNAL \registros|Mux9~10_combout\ : std_logic;
SIGNAL \registros|Mux9~11_combout\ : std_logic;
SIGNAL \registros|Mux4~5_combout\ : std_logic;
SIGNAL \registros|Mux4~6_combout\ : std_logic;
SIGNAL \registros|Mux4~7_combout\ : std_logic;
SIGNAL \registros|Mux4~8_combout\ : std_logic;
SIGNAL \registros|Mux4~9_combout\ : std_logic;
SIGNAL \ALU1|Add0~22_cout\ : std_logic;
SIGNAL \ALU1|Add0~13_sumout\ : std_logic;
SIGNAL \registros|Mux4~10_combout\ : std_logic;
SIGNAL \ALU1|Mux9~0_combout\ : std_logic;
SIGNAL \ALU1|Mux9~1_combout\ : std_logic;
SIGNAL \ALU1|Mux9~2_combout\ : std_logic;
SIGNAL \ALU1|Add1~1_sumout\ : std_logic;
SIGNAL \ALU1|Mux0~0_combout\ : std_logic;
SIGNAL \ALU1|Mux1~0_combout\ : std_logic;
SIGNAL \ALU1|Mux9~3_combout\ : std_logic;
SIGNAL \ALU1|Mux14~0_combout\ : std_logic;
SIGNAL \registros|registerFile[16][1]~q\ : std_logic;
SIGNAL \registros|registerFile[20][1]~q\ : std_logic;
SIGNAL \registros|registerFile[24][1]~q\ : std_logic;
SIGNAL \registros|registerFile[28][1]~q\ : std_logic;
SIGNAL \registros|Mux3~0_combout\ : std_logic;
SIGNAL \registros|registerFile[17][1]~q\ : std_logic;
SIGNAL \registros|registerFile[21][1]~q\ : std_logic;
SIGNAL \registros|registerFile[25][1]~q\ : std_logic;
SIGNAL \registros|registerFile[29][1]~q\ : std_logic;
SIGNAL \registros|Mux3~1_combout\ : std_logic;
SIGNAL \registros|registerFile[18][1]~q\ : std_logic;
SIGNAL \registros|registerFile[22][1]~q\ : std_logic;
SIGNAL \registros|registerFile[26][1]~q\ : std_logic;
SIGNAL \registros|registerFile[30][1]~q\ : std_logic;
SIGNAL \registros|Mux3~2_combout\ : std_logic;
SIGNAL \registros|registerFile[19][1]~q\ : std_logic;
SIGNAL \registros|registerFile[23][1]~q\ : std_logic;
SIGNAL \registros|registerFile[27][1]~q\ : std_logic;
SIGNAL \registros|registerFile[31][1]~q\ : std_logic;
SIGNAL \registros|Mux3~3_combout\ : std_logic;
SIGNAL \registros|Mux3~4_combout\ : std_logic;
SIGNAL \registros|registerFile[0][1]~q\ : std_logic;
SIGNAL \registros|registerFile[1][1]~q\ : std_logic;
SIGNAL \registros|registerFile[2][1]~q\ : std_logic;
SIGNAL \registros|registerFile[3][1]~q\ : std_logic;
SIGNAL \registros|Mux3~5_combout\ : std_logic;
SIGNAL \registros|registerFile[4][1]~q\ : std_logic;
SIGNAL \registros|registerFile[5][1]~q\ : std_logic;
SIGNAL \registros|registerFile[6][1]~q\ : std_logic;
SIGNAL \registros|registerFile[7][1]~q\ : std_logic;
SIGNAL \registros|Mux3~6_combout\ : std_logic;
SIGNAL \registros|registerFile[8][1]~q\ : std_logic;
SIGNAL \registros|registerFile[9][1]~q\ : std_logic;
SIGNAL \registros|registerFile[10][1]~q\ : std_logic;
SIGNAL \registros|registerFile[11][1]~q\ : std_logic;
SIGNAL \registros|Mux3~7_combout\ : std_logic;
SIGNAL \registros|registerFile[12][1]~q\ : std_logic;
SIGNAL \registros|registerFile[13][1]~q\ : std_logic;
SIGNAL \registros|registerFile[14][1]~q\ : std_logic;
SIGNAL \registros|registerFile[15][1]~q\ : std_logic;
SIGNAL \registros|Mux3~8_combout\ : std_logic;
SIGNAL \registros|Mux3~9_combout\ : std_logic;
SIGNAL \registros|Mux3~10_combout\ : std_logic;
SIGNAL \registros|Mux8~0_combout\ : std_logic;
SIGNAL \registros|Mux8~1_combout\ : std_logic;
SIGNAL \registros|Mux8~2_combout\ : std_logic;
SIGNAL \registros|Mux8~3_combout\ : std_logic;
SIGNAL \registros|Mux8~4_combout\ : std_logic;
SIGNAL \registros|Mux8~5_combout\ : std_logic;
SIGNAL \registros|Mux8~6_combout\ : std_logic;
SIGNAL \registros|Mux8~7_combout\ : std_logic;
SIGNAL \registros|Mux8~8_combout\ : std_logic;
SIGNAL \registros|Mux8~9_combout\ : std_logic;
SIGNAL \registros|Mux8~10_combout\ : std_logic;
SIGNAL \ALU1|Add1~2\ : std_logic;
SIGNAL \ALU1|Add1~5_sumout\ : std_logic;
SIGNAL \ALU1|Mux4~0_combout\ : std_logic;
SIGNAL \ALU1|Mux10~0_combout\ : std_logic;
SIGNAL \ALU1|Mux10~1_combout\ : std_logic;
SIGNAL \ALU1|Result~0_combout\ : std_logic;
SIGNAL \ALU1|Add0~14\ : std_logic;
SIGNAL \ALU1|Add0~17_sumout\ : std_logic;
SIGNAL \ALU1|Mux10~2_combout\ : std_logic;
SIGNAL \ALU1|Mux10~3_combout\ : std_logic;
SIGNAL \ALU1|Mux10~4_combout\ : std_logic;
SIGNAL \ALU1|Mux10~5_combout\ : std_logic;
SIGNAL \ALU1|Mux10~6_combout\ : std_logic;
SIGNAL \registros|registerFile[16][2]~q\ : std_logic;
SIGNAL \registros|registerFile[20][2]~q\ : std_logic;
SIGNAL \registros|registerFile[24][2]~q\ : std_logic;
SIGNAL \registros|registerFile[28][2]~q\ : std_logic;
SIGNAL \registros|Mux2~0_combout\ : std_logic;
SIGNAL \registros|registerFile[17][2]~q\ : std_logic;
SIGNAL \registros|registerFile[21][2]~q\ : std_logic;
SIGNAL \registros|registerFile[25][2]~q\ : std_logic;
SIGNAL \registros|registerFile[29][2]~q\ : std_logic;
SIGNAL \registros|Mux2~1_combout\ : std_logic;
SIGNAL \registros|registerFile[18][2]~q\ : std_logic;
SIGNAL \registros|registerFile[22][2]~q\ : std_logic;
SIGNAL \registros|registerFile[26][2]~q\ : std_logic;
SIGNAL \registros|registerFile[30][2]~q\ : std_logic;
SIGNAL \registros|Mux2~2_combout\ : std_logic;
SIGNAL \registros|registerFile[19][2]~q\ : std_logic;
SIGNAL \registros|registerFile[23][2]~q\ : std_logic;
SIGNAL \registros|registerFile[27][2]~q\ : std_logic;
SIGNAL \registros|registerFile[31][2]~q\ : std_logic;
SIGNAL \registros|Mux2~3_combout\ : std_logic;
SIGNAL \registros|Mux2~4_combout\ : std_logic;
SIGNAL \registros|registerFile[0][2]~q\ : std_logic;
SIGNAL \registros|registerFile[1][2]~q\ : std_logic;
SIGNAL \registros|registerFile[2][2]~q\ : std_logic;
SIGNAL \registros|registerFile[3][2]~q\ : std_logic;
SIGNAL \registros|Mux2~5_combout\ : std_logic;
SIGNAL \registros|registerFile[4][2]~q\ : std_logic;
SIGNAL \registros|registerFile[5][2]~q\ : std_logic;
SIGNAL \registros|registerFile[6][2]~q\ : std_logic;
SIGNAL \registros|registerFile[7][2]~q\ : std_logic;
SIGNAL \registros|Mux2~6_combout\ : std_logic;
SIGNAL \registros|registerFile[8][2]~q\ : std_logic;
SIGNAL \registros|registerFile[9][2]~q\ : std_logic;
SIGNAL \registros|registerFile[10][2]~q\ : std_logic;
SIGNAL \registros|registerFile[11][2]~q\ : std_logic;
SIGNAL \registros|Mux2~7_combout\ : std_logic;
SIGNAL \registros|registerFile[12][2]~q\ : std_logic;
SIGNAL \registros|registerFile[13][2]~q\ : std_logic;
SIGNAL \registros|registerFile[14][2]~q\ : std_logic;
SIGNAL \registros|registerFile[15][2]~q\ : std_logic;
SIGNAL \registros|Mux2~8_combout\ : std_logic;
SIGNAL \registros|Mux2~9_combout\ : std_logic;
SIGNAL \registros|Mux2~10_combout\ : std_logic;
SIGNAL \registros|Mux7~0_combout\ : std_logic;
SIGNAL \registros|Mux7~1_combout\ : std_logic;
SIGNAL \registros|Mux7~2_combout\ : std_logic;
SIGNAL \registros|Mux7~3_combout\ : std_logic;
SIGNAL \registros|Mux7~4_combout\ : std_logic;
SIGNAL \registros|Mux7~5_combout\ : std_logic;
SIGNAL \registros|Mux7~6_combout\ : std_logic;
SIGNAL \registros|Mux7~7_combout\ : std_logic;
SIGNAL \registros|Mux7~8_combout\ : std_logic;
SIGNAL \registros|Mux7~9_combout\ : std_logic;
SIGNAL \registros|Mux7~10_combout\ : std_logic;
SIGNAL \ALU1|Add1~6\ : std_logic;
SIGNAL \ALU1|Add1~9_sumout\ : std_logic;
SIGNAL \ALU1|Mux5~0_combout\ : std_logic;
SIGNAL \ALU1|Mux3~2_combout\ : std_logic;
SIGNAL \ALU1|Result~1_combout\ : std_logic;
SIGNAL \ALU1|Add0~18\ : std_logic;
SIGNAL \ALU1|Add0~9_sumout\ : std_logic;
SIGNAL \ALU1|Mux11~0_combout\ : std_logic;
SIGNAL \ALU1|Mux11~1_combout\ : std_logic;
SIGNAL \ALU1|Mux11~2_combout\ : std_logic;
SIGNAL \registros|registerFile[16][3]~q\ : std_logic;
SIGNAL \registros|registerFile[20][3]~q\ : std_logic;
SIGNAL \registros|registerFile[24][3]~q\ : std_logic;
SIGNAL \registros|registerFile[28][3]~q\ : std_logic;
SIGNAL \registros|Mux1~0_combout\ : std_logic;
SIGNAL \registros|registerFile[17][3]~q\ : std_logic;
SIGNAL \registros|registerFile[21][3]~q\ : std_logic;
SIGNAL \registros|registerFile[25][3]~q\ : std_logic;
SIGNAL \registros|registerFile[29][3]~q\ : std_logic;
SIGNAL \registros|Mux1~1_combout\ : std_logic;
SIGNAL \registros|registerFile[18][3]~q\ : std_logic;
SIGNAL \registros|registerFile[22][3]~q\ : std_logic;
SIGNAL \registros|registerFile[26][3]~q\ : std_logic;
SIGNAL \registros|registerFile[30][3]~q\ : std_logic;
SIGNAL \registros|Mux1~2_combout\ : std_logic;
SIGNAL \registros|registerFile[19][3]~q\ : std_logic;
SIGNAL \registros|registerFile[23][3]~q\ : std_logic;
SIGNAL \registros|registerFile[27][3]~q\ : std_logic;
SIGNAL \registros|registerFile[31][3]~q\ : std_logic;
SIGNAL \registros|Mux1~3_combout\ : std_logic;
SIGNAL \registros|Mux1~4_combout\ : std_logic;
SIGNAL \registros|registerFile[0][3]~q\ : std_logic;
SIGNAL \registros|registerFile[1][3]~q\ : std_logic;
SIGNAL \registros|registerFile[2][3]~q\ : std_logic;
SIGNAL \registros|registerFile[3][3]~q\ : std_logic;
SIGNAL \registros|Mux1~5_combout\ : std_logic;
SIGNAL \registros|registerFile[4][3]~q\ : std_logic;
SIGNAL \registros|registerFile[5][3]~q\ : std_logic;
SIGNAL \registros|registerFile[6][3]~q\ : std_logic;
SIGNAL \registros|registerFile[7][3]~q\ : std_logic;
SIGNAL \registros|Mux1~6_combout\ : std_logic;
SIGNAL \registros|registerFile[8][3]~q\ : std_logic;
SIGNAL \registros|registerFile[9][3]~q\ : std_logic;
SIGNAL \registros|registerFile[10][3]~q\ : std_logic;
SIGNAL \registros|registerFile[11][3]~q\ : std_logic;
SIGNAL \registros|Mux1~7_combout\ : std_logic;
SIGNAL \registros|registerFile[12][3]~q\ : std_logic;
SIGNAL \registros|registerFile[13][3]~q\ : std_logic;
SIGNAL \registros|registerFile[14][3]~q\ : std_logic;
SIGNAL \registros|registerFile[15][3]~q\ : std_logic;
SIGNAL \registros|Mux1~8_combout\ : std_logic;
SIGNAL \registros|Mux1~9_combout\ : std_logic;
SIGNAL \registros|Mux1~10_combout\ : std_logic;
SIGNAL \registros|Mux6~0_combout\ : std_logic;
SIGNAL \registros|Mux6~1_combout\ : std_logic;
SIGNAL \registros|Mux6~2_combout\ : std_logic;
SIGNAL \registros|Mux6~3_combout\ : std_logic;
SIGNAL \registros|Mux6~4_combout\ : std_logic;
SIGNAL \registros|Mux6~5_combout\ : std_logic;
SIGNAL \registros|Mux6~6_combout\ : std_logic;
SIGNAL \registros|Mux6~7_combout\ : std_logic;
SIGNAL \registros|Mux6~8_combout\ : std_logic;
SIGNAL \registros|Mux6~9_combout\ : std_logic;
SIGNAL \registros|Mux6~10_combout\ : std_logic;
SIGNAL \ALU1|Add1~10\ : std_logic;
SIGNAL \ALU1|Add1~13_sumout\ : std_logic;
SIGNAL \ALU1|Mux6~0_combout\ : std_logic;
SIGNAL \ALU1|Mux3~3_combout\ : std_logic;
SIGNAL \ALU1|Result~2_combout\ : std_logic;
SIGNAL \ALU1|Add0~10\ : std_logic;
SIGNAL \ALU1|Add0~5_sumout\ : std_logic;
SIGNAL \ALU1|Mux12~0_combout\ : std_logic;
SIGNAL \ALU1|Mux12~1_combout\ : std_logic;
SIGNAL \ALU1|Mux12~2_combout\ : std_logic;
SIGNAL \registros|registerFile[16][4]~q\ : std_logic;
SIGNAL \registros|registerFile[20][4]~q\ : std_logic;
SIGNAL \registros|registerFile[24][4]~q\ : std_logic;
SIGNAL \registros|registerFile[28][4]~q\ : std_logic;
SIGNAL \registros|Mux0~0_combout\ : std_logic;
SIGNAL \registros|registerFile[17][4]~q\ : std_logic;
SIGNAL \registros|registerFile[21][4]~q\ : std_logic;
SIGNAL \registros|registerFile[25][4]~q\ : std_logic;
SIGNAL \registros|registerFile[29][4]~q\ : std_logic;
SIGNAL \registros|Mux0~1_combout\ : std_logic;
SIGNAL \registros|registerFile[18][4]~q\ : std_logic;
SIGNAL \registros|registerFile[22][4]~q\ : std_logic;
SIGNAL \registros|registerFile[26][4]~q\ : std_logic;
SIGNAL \registros|registerFile[30][4]~q\ : std_logic;
SIGNAL \registros|Mux0~2_combout\ : std_logic;
SIGNAL \registros|registerFile[19][4]~q\ : std_logic;
SIGNAL \registros|registerFile[23][4]~q\ : std_logic;
SIGNAL \registros|registerFile[27][4]~q\ : std_logic;
SIGNAL \registros|registerFile[31][4]~q\ : std_logic;
SIGNAL \registros|Mux0~3_combout\ : std_logic;
SIGNAL \registros|Mux0~4_combout\ : std_logic;
SIGNAL \registros|registerFile[8][4]~q\ : std_logic;
SIGNAL \registros|registerFile[9][4]~q\ : std_logic;
SIGNAL \registros|registerFile[10][4]~q\ : std_logic;
SIGNAL \registros|registerFile[11][4]~q\ : std_logic;
SIGNAL \registros|Mux5~0_combout\ : std_logic;
SIGNAL \registros|Mux5~1_combout\ : std_logic;
SIGNAL \registros|Mux5~2_combout\ : std_logic;
SIGNAL \registros|Mux5~3_combout\ : std_logic;
SIGNAL \registros|Mux5~4_combout\ : std_logic;
SIGNAL \registros|Mux5~5_combout\ : std_logic;
SIGNAL \registros|registerFile[0][4]~q\ : std_logic;
SIGNAL \registros|registerFile[1][4]~q\ : std_logic;
SIGNAL \registros|registerFile[2][4]~q\ : std_logic;
SIGNAL \registros|registerFile[3][4]~q\ : std_logic;
SIGNAL \registros|Mux5~6_combout\ : std_logic;
SIGNAL \registros|registerFile[12][4]~q\ : std_logic;
SIGNAL \registros|registerFile[13][4]~q\ : std_logic;
SIGNAL \registros|registerFile[14][4]~q\ : std_logic;
SIGNAL \registros|registerFile[15][4]~q\ : std_logic;
SIGNAL \registros|Mux5~7_combout\ : std_logic;
SIGNAL \registros|registerFile[4][4]~q\ : std_logic;
SIGNAL \registros|registerFile[5][4]~q\ : std_logic;
SIGNAL \registros|registerFile[6][4]~q\ : std_logic;
SIGNAL \registros|registerFile[7][4]~q\ : std_logic;
SIGNAL \registros|Mux5~8_combout\ : std_logic;
SIGNAL \registros|Mux5~9_combout\ : std_logic;
SIGNAL \registros|Mux5~10_combout\ : std_logic;
SIGNAL \registros|Mux0~5_combout\ : std_logic;
SIGNAL \registros|Mux0~6_combout\ : std_logic;
SIGNAL \registros|Mux0~7_combout\ : std_logic;
SIGNAL \registros|Mux0~8_combout\ : std_logic;
SIGNAL \registros|Mux0~9_combout\ : std_logic;
SIGNAL \ALU1|Add1~14\ : std_logic;
SIGNAL \ALU1|Add1~17_sumout\ : std_logic;
SIGNAL \ALU1|Mux7~0_combout\ : std_logic;
SIGNAL \registros|Mux0~10_combout\ : std_logic;
SIGNAL \ALU1|Mux13~1_combout\ : std_logic;
SIGNAL \ALU1|Mux13~2_combout\ : std_logic;
SIGNAL \ALU1|Add0~6\ : std_logic;
SIGNAL \ALU1|Add0~1_sumout\ : std_logic;
SIGNAL \ALU1|Mux13~3_combout\ : std_logic;
SIGNAL \ALU1|Mux13~0_combout\ : std_logic;
SIGNAL \ALU1|Mux3~0_combout\ : std_logic;
SIGNAL \ALU1|Mux3~1_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ALU1|temp\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \decodificador1|PC1|salida\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \decodificador1|Address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU1|Result\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_RESET~input_o\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \controlador|ALT_INV_ocJump~combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_temp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALU1|ALT_INV_Result\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \decodificador1|ALT_INV_Address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \controlador|ALT_INV_ocLoadEn~combout\ : std_logic;
SIGNAL \controlador|ALT_INV_ocNextPC~combout\ : std_logic;
SIGNAL \controlador|ALT_INV_ocLoadInstr~combout\ : std_logic;
SIGNAL \controlador|ALT_INV_ocEnableRAM~combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \controlador|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_sState_next.exopor~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~2_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_WideOr4~combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_sState_next.load~q\ : std_logic;
SIGNAL \controlador|ALT_INV_sState_next.decode~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \decodificador1|PC1|ALT_INV_flag~q\ : std_logic;
SIGNAL \registros|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_flag~q\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Result~2_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Result~1_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Result~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_Selector7~1_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_WideOr3~combout\ : std_logic;
SIGNAL \controlador|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_sState.load~q\ : std_logic;
SIGNAL \controlador|ALT_INV_sState.exjp~q\ : std_logic;
SIGNAL \controlador|ALT_INV_WideNor0~0_combout\ : std_logic;
SIGNAL \controlador|ALT_INV_sState.exsub~q\ : std_logic;
SIGNAL \controlador|ALT_INV_sState.exadd~q\ : std_logic;
SIGNAL \controlador|ALT_INV_sState.exli~q\ : std_logic;
SIGNAL \controlador|ALT_INV_sState.decode~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~11_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[15][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[14][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[13][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[12][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[11][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[10][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[9][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[8][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[7][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[6][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[5][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[4][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[3][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[2][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[1][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[0][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[31][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[27][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[23][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[19][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[30][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[26][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[22][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[18][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[29][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[25][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[21][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[17][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[28][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[24][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[20][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[16][4]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[15][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[14][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[13][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[12][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[11][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[10][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[9][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[8][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[7][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[6][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[5][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[4][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[3][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[2][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[1][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[0][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[31][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[27][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[23][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[19][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[30][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[26][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[22][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[18][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[29][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[25][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[21][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[17][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[28][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[24][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[20][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[16][3]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[15][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[14][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[13][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[12][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[11][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[10][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[9][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[8][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[7][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[6][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[5][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[4][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[3][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[2][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[1][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[0][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[31][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[27][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[23][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[19][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[30][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[26][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[22][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[18][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[29][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[25][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[21][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[17][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[28][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[24][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[20][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[16][2]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[15][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[14][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[13][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[12][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[11][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[10][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[9][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[8][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[7][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[6][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[5][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[4][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[3][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[2][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[1][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[0][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[31][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[27][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[23][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[19][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[30][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[26][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[22][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[18][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[29][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[25][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[21][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[17][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[28][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[24][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[20][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[16][1]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[15][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[14][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[13][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[12][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[11][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[10][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[9][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[8][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[7][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[6][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[5][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[4][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[3][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[2][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[1][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[0][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[31][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[27][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[23][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[19][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[30][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[26][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[22][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[18][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[29][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[25][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[21][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[17][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[28][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[24][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[20][0]~q\ : std_logic;
SIGNAL \registros|ALT_INV_registerFile[16][0]~q\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \decodificador1|PC1|ALT_INV_salida\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALU1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU1|ALT_INV_Add0~1_sumout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK <= CLOCK;
ww_RESET <= RESET;
prueba_Enable <= ww_prueba_Enable;
prueba_read_W_1 <= ww_prueba_read_W_1;
prueba_read_W_2 <= ww_prueba_read_W_2;
prueba_LoadInstr <= ww_prueba_LoadInstr;
prueba_AddrSel <= ww_prueba_AddrSel;
prueba_incPC <= ww_prueba_incPC;
prueba_LoadEn <= ww_prueba_LoadEn;
prueba_ADDR <= ww_prueba_ADDR;
prueba_ADDRESS <= ww_prueba_ADDRESS;
prueba_immidiate <= ww_prueba_immidiate;
prueba_Result <= ww_prueba_Result;
prueba_RegisterAsel <= ww_prueba_RegisterAsel;
prueba_RegisterBsel <= ww_prueba_RegisterBsel;
prueba_RegisterRessel <= ww_prueba_RegisterRessel;
prueba_Zero <= ww_prueba_Zero;
prueba_OP1 <= ww_prueba_OP1;
prueba_OP2 <= ww_prueba_OP2;
prueba_Contador_Programa <= ww_prueba_Contador_Programa;
prueba_OPCODE <= ww_prueba_OPCODE;
prueba_Data <= ww_prueba_Data;
prueba_INST <= ww_prueba_INST;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\decodificador1|Address\(9) & \decodificador1|Address\(8) & \decodificador1|Address\(7) & \decodificador1|Address\(6) & \decodificador1|Address\(5) & 
\decodificador1|Address\(4) & \decodificador1|Address\(3) & \decodificador1|Address\(2) & \decodificador1|Address\(1) & \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);
\ALT_INV_RESET~input_o\ <= NOT \RESET~input_o\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\controlador|ALT_INV_ocJump~combout\ <= NOT \controlador|ocJump~combout\;
\ALU1|ALT_INV_temp\(4) <= NOT \ALU1|temp\(4);
\ALU1|ALT_INV_temp\(3) <= NOT \ALU1|temp\(3);
\ALU1|ALT_INV_temp\(2) <= NOT \ALU1|temp\(2);
\ALU1|ALT_INV_temp\(1) <= NOT \ALU1|temp\(1);
\ALU1|ALT_INV_temp\(0) <= NOT \ALU1|temp\(0);
\ALU1|ALT_INV_Result\(4) <= NOT \ALU1|Result\(4);
\ALU1|ALT_INV_Result\(3) <= NOT \ALU1|Result\(3);
\ALU1|ALT_INV_Result\(2) <= NOT \ALU1|Result\(2);
\ALU1|ALT_INV_Result\(1) <= NOT \ALU1|Result\(1);
\ALU1|ALT_INV_Result\(0) <= NOT \ALU1|Result\(0);
\decodificador1|ALT_INV_Address\(9) <= NOT \decodificador1|Address\(9);
\decodificador1|ALT_INV_Address\(8) <= NOT \decodificador1|Address\(8);
\decodificador1|ALT_INV_Address\(7) <= NOT \decodificador1|Address\(7);
\decodificador1|ALT_INV_Address\(6) <= NOT \decodificador1|Address\(6);
\decodificador1|ALT_INV_Address\(5) <= NOT \decodificador1|Address\(5);
\decodificador1|ALT_INV_Address\(4) <= NOT \decodificador1|Address\(4);
\decodificador1|ALT_INV_Address\(3) <= NOT \decodificador1|Address\(3);
\decodificador1|ALT_INV_Address\(2) <= NOT \decodificador1|Address\(2);
\decodificador1|ALT_INV_Address\(1) <= NOT \decodificador1|Address\(1);
\decodificador1|ALT_INV_Address\(0) <= NOT \decodificador1|Address\(0);
\controlador|ALT_INV_ocLoadEn~combout\ <= NOT \controlador|ocLoadEn~combout\;
\controlador|ALT_INV_ocNextPC~combout\ <= NOT \controlador|ocNextPC~combout\;
\controlador|ALT_INV_ocLoadInstr~combout\ <= NOT \controlador|ocLoadInstr~combout\;
\controlador|ALT_INV_ocEnableRAM~combout\ <= NOT \controlador|ocEnableRAM~combout\;
\ALU1|ALT_INV_Mux9~2_combout\ <= NOT \ALU1|Mux9~2_combout\;
\ALU1|ALT_INV_Mux9~1_combout\ <= NOT \ALU1|Mux9~1_combout\;
\ALU1|ALT_INV_Mux9~0_combout\ <= NOT \ALU1|Mux9~0_combout\;
\ALU1|ALT_INV_Mux13~3_combout\ <= NOT \ALU1|Mux13~3_combout\;
\ALU1|ALT_INV_Mux13~2_combout\ <= NOT \ALU1|Mux13~2_combout\;
\ALU1|ALT_INV_Mux13~1_combout\ <= NOT \ALU1|Mux13~1_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3);
\controlador|ALT_INV_Mux1~0_combout\ <= NOT \controlador|Mux1~0_combout\;
\controlador|ALT_INV_sState_next.exopor~0_combout\ <= NOT \controlador|sState_next.exopor~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~2_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~2_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Add0~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2);
\controlador|ALT_INV_WideOr4~combout\ <= NOT \controlador|WideOr4~combout\;
\ALU1|ALT_INV_Mux7~0_combout\ <= NOT \ALU1|Mux7~0_combout\;
\ALU1|ALT_INV_Mux6~0_combout\ <= NOT \ALU1|Mux6~0_combout\;
\ALU1|ALT_INV_Mux5~0_combout\ <= NOT \ALU1|Mux5~0_combout\;
\ALU1|ALT_INV_Mux4~0_combout\ <= NOT \ALU1|Mux4~0_combout\;
\ALU1|ALT_INV_Mux1~0_combout\ <= NOT \ALU1|Mux1~0_combout\;
\ALU1|ALT_INV_Mux0~0_combout\ <= NOT \ALU1|Mux0~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~1_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\;
\controlador|ALT_INV_sState_next.load~q\ <= NOT \controlador|sState_next.load~q\;
\controlador|ALT_INV_sState_next.decode~q\ <= NOT \controlador|sState_next.decode~q\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(4) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(5) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\decodificador1|PC1|ALT_INV_flag~q\ <= NOT \decodificador1|PC1|flag~q\;
\registros|ALT_INV_process_0~0_combout\ <= NOT \registros|process_0~0_combout\;
\registros|ALT_INV_flag~q\ <= NOT \registros|flag~q\;
\ALU1|ALT_INV_Mux13~0_combout\ <= NOT \ALU1|Mux13~0_combout\;
\ALU1|ALT_INV_Mux12~2_combout\ <= NOT \ALU1|Mux12~2_combout\;
\ALU1|ALT_INV_Mux12~1_combout\ <= NOT \ALU1|Mux12~1_combout\;
\ALU1|ALT_INV_Mux12~0_combout\ <= NOT \ALU1|Mux12~0_combout\;
\ALU1|ALT_INV_Result~2_combout\ <= NOT \ALU1|Result~2_combout\;
\ALU1|ALT_INV_Mux3~3_combout\ <= NOT \ALU1|Mux3~3_combout\;
\ALU1|ALT_INV_Mux11~2_combout\ <= NOT \ALU1|Mux11~2_combout\;
\ALU1|ALT_INV_Mux11~1_combout\ <= NOT \ALU1|Mux11~1_combout\;
\ALU1|ALT_INV_Mux11~0_combout\ <= NOT \ALU1|Mux11~0_combout\;
\ALU1|ALT_INV_Result~1_combout\ <= NOT \ALU1|Result~1_combout\;
\ALU1|ALT_INV_Mux3~2_combout\ <= NOT \ALU1|Mux3~2_combout\;
\ALU1|ALT_INV_Mux10~6_combout\ <= NOT \ALU1|Mux10~6_combout\;
\ALU1|ALT_INV_Mux10~5_combout\ <= NOT \ALU1|Mux10~5_combout\;
\ALU1|ALT_INV_Mux10~4_combout\ <= NOT \ALU1|Mux10~4_combout\;
\ALU1|ALT_INV_Mux10~3_combout\ <= NOT \ALU1|Mux10~3_combout\;
\ALU1|ALT_INV_Mux10~2_combout\ <= NOT \ALU1|Mux10~2_combout\;
\ALU1|ALT_INV_Result~0_combout\ <= NOT \ALU1|Result~0_combout\;
\ALU1|ALT_INV_Mux10~1_combout\ <= NOT \ALU1|Mux10~1_combout\;
\ALU1|ALT_INV_Mux10~0_combout\ <= NOT \ALU1|Mux10~0_combout\;
\ALU1|ALT_INV_Mux14~0_combout\ <= NOT \ALU1|Mux14~0_combout\;
\controlador|ALT_INV_Selector7~1_combout\ <= NOT \controlador|Selector7~1_combout\;
\controlador|ALT_INV_Selector7~0_combout\ <= NOT \controlador|Selector7~0_combout\;
\controlador|ALT_INV_WideOr3~combout\ <= NOT \controlador|WideOr3~combout\;
\controlador|ALT_INV_WideOr1~0_combout\ <= NOT \controlador|WideOr1~0_combout\;
\controlador|ALT_INV_sState.load~q\ <= NOT \controlador|sState.load~q\;
\controlador|ALT_INV_sState.exjp~q\ <= NOT \controlador|sState.exjp~q\;
\controlador|ALT_INV_WideNor0~0_combout\ <= NOT \controlador|WideNor0~0_combout\;
\controlador|ALT_INV_sState.exsub~q\ <= NOT \controlador|sState.exsub~q\;
\controlador|ALT_INV_sState.exadd~q\ <= NOT \controlador|sState.exadd~q\;
\controlador|ALT_INV_sState.exli~q\ <= NOT \controlador|sState.exli~q\;
\controlador|ALT_INV_sState.decode~q\ <= NOT \controlador|sState.decode~q\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\;
\registros|ALT_INV_Mux5~10_combout\ <= NOT \registros|Mux5~10_combout\;
\registros|ALT_INV_Mux5~9_combout\ <= NOT \registros|Mux5~9_combout\;
\registros|ALT_INV_Mux5~8_combout\ <= NOT \registros|Mux5~8_combout\;
\registros|ALT_INV_Mux5~7_combout\ <= NOT \registros|Mux5~7_combout\;
\registros|ALT_INV_Mux5~6_combout\ <= NOT \registros|Mux5~6_combout\;
\registros|ALT_INV_Mux5~5_combout\ <= NOT \registros|Mux5~5_combout\;
\registros|ALT_INV_Mux5~4_combout\ <= NOT \registros|Mux5~4_combout\;
\registros|ALT_INV_Mux5~3_combout\ <= NOT \registros|Mux5~3_combout\;
\registros|ALT_INV_Mux5~2_combout\ <= NOT \registros|Mux5~2_combout\;
\registros|ALT_INV_Mux5~1_combout\ <= NOT \registros|Mux5~1_combout\;
\registros|ALT_INV_Mux5~0_combout\ <= NOT \registros|Mux5~0_combout\;
\registros|ALT_INV_Mux6~10_combout\ <= NOT \registros|Mux6~10_combout\;
\registros|ALT_INV_Mux6~9_combout\ <= NOT \registros|Mux6~9_combout\;
\registros|ALT_INV_Mux6~8_combout\ <= NOT \registros|Mux6~8_combout\;
\registros|ALT_INV_Mux6~7_combout\ <= NOT \registros|Mux6~7_combout\;
\registros|ALT_INV_Mux6~6_combout\ <= NOT \registros|Mux6~6_combout\;
\registros|ALT_INV_Mux6~5_combout\ <= NOT \registros|Mux6~5_combout\;
\registros|ALT_INV_Mux6~4_combout\ <= NOT \registros|Mux6~4_combout\;
\registros|ALT_INV_Mux6~3_combout\ <= NOT \registros|Mux6~3_combout\;
\registros|ALT_INV_Mux6~2_combout\ <= NOT \registros|Mux6~2_combout\;
\registros|ALT_INV_Mux6~1_combout\ <= NOT \registros|Mux6~1_combout\;
\registros|ALT_INV_Mux6~0_combout\ <= NOT \registros|Mux6~0_combout\;
\registros|ALT_INV_Mux7~10_combout\ <= NOT \registros|Mux7~10_combout\;
\registros|ALT_INV_Mux7~9_combout\ <= NOT \registros|Mux7~9_combout\;
\registros|ALT_INV_Mux7~8_combout\ <= NOT \registros|Mux7~8_combout\;
\registros|ALT_INV_Mux7~7_combout\ <= NOT \registros|Mux7~7_combout\;
\registros|ALT_INV_Mux7~6_combout\ <= NOT \registros|Mux7~6_combout\;
\registros|ALT_INV_Mux7~5_combout\ <= NOT \registros|Mux7~5_combout\;
\registros|ALT_INV_Mux7~4_combout\ <= NOT \registros|Mux7~4_combout\;
\registros|ALT_INV_Mux7~3_combout\ <= NOT \registros|Mux7~3_combout\;
\registros|ALT_INV_Mux7~2_combout\ <= NOT \registros|Mux7~2_combout\;
\registros|ALT_INV_Mux7~1_combout\ <= NOT \registros|Mux7~1_combout\;
\registros|ALT_INV_Mux7~0_combout\ <= NOT \registros|Mux7~0_combout\;
\registros|ALT_INV_Mux8~10_combout\ <= NOT \registros|Mux8~10_combout\;
\registros|ALT_INV_Mux8~9_combout\ <= NOT \registros|Mux8~9_combout\;
\registros|ALT_INV_Mux8~8_combout\ <= NOT \registros|Mux8~8_combout\;
\registros|ALT_INV_Mux8~7_combout\ <= NOT \registros|Mux8~7_combout\;
\registros|ALT_INV_Mux8~6_combout\ <= NOT \registros|Mux8~6_combout\;
\registros|ALT_INV_Mux8~5_combout\ <= NOT \registros|Mux8~5_combout\;
\registros|ALT_INV_Mux8~4_combout\ <= NOT \registros|Mux8~4_combout\;
\registros|ALT_INV_Mux8~3_combout\ <= NOT \registros|Mux8~3_combout\;
\registros|ALT_INV_Mux8~2_combout\ <= NOT \registros|Mux8~2_combout\;
\registros|ALT_INV_Mux8~1_combout\ <= NOT \registros|Mux8~1_combout\;
\registros|ALT_INV_Mux8~0_combout\ <= NOT \registros|Mux8~0_combout\;
\registros|ALT_INV_Mux9~11_combout\ <= NOT \registros|Mux9~11_combout\;
\registros|ALT_INV_Mux9~10_combout\ <= NOT \registros|Mux9~10_combout\;
\registros|ALT_INV_Mux9~9_combout\ <= NOT \registros|Mux9~9_combout\;
\registros|ALT_INV_Mux9~8_combout\ <= NOT \registros|Mux9~8_combout\;
\registros|ALT_INV_Mux9~7_combout\ <= NOT \registros|Mux9~7_combout\;
\registros|ALT_INV_Mux9~6_combout\ <= NOT \registros|Mux9~6_combout\;
\registros|ALT_INV_Mux9~5_combout\ <= NOT \registros|Mux9~5_combout\;
\registros|ALT_INV_Mux9~4_combout\ <= NOT \registros|Mux9~4_combout\;
\registros|ALT_INV_Mux9~3_combout\ <= NOT \registros|Mux9~3_combout\;
\registros|ALT_INV_Mux9~2_combout\ <= NOT \registros|Mux9~2_combout\;
\registros|ALT_INV_Mux9~1_combout\ <= NOT \registros|Mux9~1_combout\;
\registros|ALT_INV_Mux9~0_combout\ <= NOT \registros|Mux9~0_combout\;
\registros|ALT_INV_Mux0~10_combout\ <= NOT \registros|Mux0~10_combout\;
\registros|ALT_INV_Mux0~9_combout\ <= NOT \registros|Mux0~9_combout\;
\registros|ALT_INV_Mux0~8_combout\ <= NOT \registros|Mux0~8_combout\;
\registros|ALT_INV_registerFile[15][4]~q\ <= NOT \registros|registerFile[15][4]~q\;
\registros|ALT_INV_registerFile[14][4]~q\ <= NOT \registros|registerFile[14][4]~q\;
\registros|ALT_INV_registerFile[13][4]~q\ <= NOT \registros|registerFile[13][4]~q\;
\registros|ALT_INV_registerFile[12][4]~q\ <= NOT \registros|registerFile[12][4]~q\;
\registros|ALT_INV_Mux0~7_combout\ <= NOT \registros|Mux0~7_combout\;
\registros|ALT_INV_registerFile[11][4]~q\ <= NOT \registros|registerFile[11][4]~q\;
\registros|ALT_INV_registerFile[10][4]~q\ <= NOT \registros|registerFile[10][4]~q\;
\registros|ALT_INV_registerFile[9][4]~q\ <= NOT \registros|registerFile[9][4]~q\;
\registros|ALT_INV_registerFile[8][4]~q\ <= NOT \registros|registerFile[8][4]~q\;
\registros|ALT_INV_Mux0~6_combout\ <= NOT \registros|Mux0~6_combout\;
\registros|ALT_INV_registerFile[7][4]~q\ <= NOT \registros|registerFile[7][4]~q\;
\registros|ALT_INV_registerFile[6][4]~q\ <= NOT \registros|registerFile[6][4]~q\;
\registros|ALT_INV_registerFile[5][4]~q\ <= NOT \registros|registerFile[5][4]~q\;
\registros|ALT_INV_registerFile[4][4]~q\ <= NOT \registros|registerFile[4][4]~q\;
\registros|ALT_INV_Mux0~5_combout\ <= NOT \registros|Mux0~5_combout\;
\registros|ALT_INV_registerFile[3][4]~q\ <= NOT \registros|registerFile[3][4]~q\;
\registros|ALT_INV_registerFile[2][4]~q\ <= NOT \registros|registerFile[2][4]~q\;
\registros|ALT_INV_registerFile[1][4]~q\ <= NOT \registros|registerFile[1][4]~q\;
\registros|ALT_INV_registerFile[0][4]~q\ <= NOT \registros|registerFile[0][4]~q\;
\registros|ALT_INV_Mux0~4_combout\ <= NOT \registros|Mux0~4_combout\;
\registros|ALT_INV_Mux0~3_combout\ <= NOT \registros|Mux0~3_combout\;
\registros|ALT_INV_registerFile[31][4]~q\ <= NOT \registros|registerFile[31][4]~q\;
\registros|ALT_INV_registerFile[27][4]~q\ <= NOT \registros|registerFile[27][4]~q\;
\registros|ALT_INV_registerFile[23][4]~q\ <= NOT \registros|registerFile[23][4]~q\;
\registros|ALT_INV_registerFile[19][4]~q\ <= NOT \registros|registerFile[19][4]~q\;
\registros|ALT_INV_Mux0~2_combout\ <= NOT \registros|Mux0~2_combout\;
\registros|ALT_INV_registerFile[30][4]~q\ <= NOT \registros|registerFile[30][4]~q\;
\registros|ALT_INV_registerFile[26][4]~q\ <= NOT \registros|registerFile[26][4]~q\;
\registros|ALT_INV_registerFile[22][4]~q\ <= NOT \registros|registerFile[22][4]~q\;
\registros|ALT_INV_registerFile[18][4]~q\ <= NOT \registros|registerFile[18][4]~q\;
\registros|ALT_INV_Mux0~1_combout\ <= NOT \registros|Mux0~1_combout\;
\registros|ALT_INV_registerFile[29][4]~q\ <= NOT \registros|registerFile[29][4]~q\;
\registros|ALT_INV_registerFile[25][4]~q\ <= NOT \registros|registerFile[25][4]~q\;
\registros|ALT_INV_registerFile[21][4]~q\ <= NOT \registros|registerFile[21][4]~q\;
\registros|ALT_INV_registerFile[17][4]~q\ <= NOT \registros|registerFile[17][4]~q\;
\registros|ALT_INV_Mux0~0_combout\ <= NOT \registros|Mux0~0_combout\;
\registros|ALT_INV_registerFile[28][4]~q\ <= NOT \registros|registerFile[28][4]~q\;
\registros|ALT_INV_registerFile[24][4]~q\ <= NOT \registros|registerFile[24][4]~q\;
\registros|ALT_INV_registerFile[20][4]~q\ <= NOT \registros|registerFile[20][4]~q\;
\registros|ALT_INV_registerFile[16][4]~q\ <= NOT \registros|registerFile[16][4]~q\;
\registros|ALT_INV_Mux1~10_combout\ <= NOT \registros|Mux1~10_combout\;
\registros|ALT_INV_Mux1~9_combout\ <= NOT \registros|Mux1~9_combout\;
\registros|ALT_INV_Mux1~8_combout\ <= NOT \registros|Mux1~8_combout\;
\registros|ALT_INV_registerFile[15][3]~q\ <= NOT \registros|registerFile[15][3]~q\;
\registros|ALT_INV_registerFile[14][3]~q\ <= NOT \registros|registerFile[14][3]~q\;
\registros|ALT_INV_registerFile[13][3]~q\ <= NOT \registros|registerFile[13][3]~q\;
\registros|ALT_INV_registerFile[12][3]~q\ <= NOT \registros|registerFile[12][3]~q\;
\registros|ALT_INV_Mux1~7_combout\ <= NOT \registros|Mux1~7_combout\;
\registros|ALT_INV_registerFile[11][3]~q\ <= NOT \registros|registerFile[11][3]~q\;
\registros|ALT_INV_registerFile[10][3]~q\ <= NOT \registros|registerFile[10][3]~q\;
\registros|ALT_INV_registerFile[9][3]~q\ <= NOT \registros|registerFile[9][3]~q\;
\registros|ALT_INV_registerFile[8][3]~q\ <= NOT \registros|registerFile[8][3]~q\;
\registros|ALT_INV_Mux1~6_combout\ <= NOT \registros|Mux1~6_combout\;
\registros|ALT_INV_registerFile[7][3]~q\ <= NOT \registros|registerFile[7][3]~q\;
\registros|ALT_INV_registerFile[6][3]~q\ <= NOT \registros|registerFile[6][3]~q\;
\registros|ALT_INV_registerFile[5][3]~q\ <= NOT \registros|registerFile[5][3]~q\;
\registros|ALT_INV_registerFile[4][3]~q\ <= NOT \registros|registerFile[4][3]~q\;
\registros|ALT_INV_Mux1~5_combout\ <= NOT \registros|Mux1~5_combout\;
\registros|ALT_INV_registerFile[3][3]~q\ <= NOT \registros|registerFile[3][3]~q\;
\registros|ALT_INV_registerFile[2][3]~q\ <= NOT \registros|registerFile[2][3]~q\;
\registros|ALT_INV_registerFile[1][3]~q\ <= NOT \registros|registerFile[1][3]~q\;
\registros|ALT_INV_registerFile[0][3]~q\ <= NOT \registros|registerFile[0][3]~q\;
\registros|ALT_INV_Mux1~4_combout\ <= NOT \registros|Mux1~4_combout\;
\registros|ALT_INV_Mux1~3_combout\ <= NOT \registros|Mux1~3_combout\;
\registros|ALT_INV_registerFile[31][3]~q\ <= NOT \registros|registerFile[31][3]~q\;
\registros|ALT_INV_registerFile[27][3]~q\ <= NOT \registros|registerFile[27][3]~q\;
\registros|ALT_INV_registerFile[23][3]~q\ <= NOT \registros|registerFile[23][3]~q\;
\registros|ALT_INV_registerFile[19][3]~q\ <= NOT \registros|registerFile[19][3]~q\;
\registros|ALT_INV_Mux1~2_combout\ <= NOT \registros|Mux1~2_combout\;
\registros|ALT_INV_registerFile[30][3]~q\ <= NOT \registros|registerFile[30][3]~q\;
\registros|ALT_INV_registerFile[26][3]~q\ <= NOT \registros|registerFile[26][3]~q\;
\registros|ALT_INV_registerFile[22][3]~q\ <= NOT \registros|registerFile[22][3]~q\;
\registros|ALT_INV_registerFile[18][3]~q\ <= NOT \registros|registerFile[18][3]~q\;
\registros|ALT_INV_Mux1~1_combout\ <= NOT \registros|Mux1~1_combout\;
\registros|ALT_INV_registerFile[29][3]~q\ <= NOT \registros|registerFile[29][3]~q\;
\registros|ALT_INV_registerFile[25][3]~q\ <= NOT \registros|registerFile[25][3]~q\;
\registros|ALT_INV_registerFile[21][3]~q\ <= NOT \registros|registerFile[21][3]~q\;
\registros|ALT_INV_registerFile[17][3]~q\ <= NOT \registros|registerFile[17][3]~q\;
\registros|ALT_INV_Mux1~0_combout\ <= NOT \registros|Mux1~0_combout\;
\registros|ALT_INV_registerFile[28][3]~q\ <= NOT \registros|registerFile[28][3]~q\;
\registros|ALT_INV_registerFile[24][3]~q\ <= NOT \registros|registerFile[24][3]~q\;
\registros|ALT_INV_registerFile[20][3]~q\ <= NOT \registros|registerFile[20][3]~q\;
\registros|ALT_INV_registerFile[16][3]~q\ <= NOT \registros|registerFile[16][3]~q\;
\registros|ALT_INV_Mux2~10_combout\ <= NOT \registros|Mux2~10_combout\;
\registros|ALT_INV_Mux2~9_combout\ <= NOT \registros|Mux2~9_combout\;
\registros|ALT_INV_Mux2~8_combout\ <= NOT \registros|Mux2~8_combout\;
\registros|ALT_INV_registerFile[15][2]~q\ <= NOT \registros|registerFile[15][2]~q\;
\registros|ALT_INV_registerFile[14][2]~q\ <= NOT \registros|registerFile[14][2]~q\;
\registros|ALT_INV_registerFile[13][2]~q\ <= NOT \registros|registerFile[13][2]~q\;
\registros|ALT_INV_registerFile[12][2]~q\ <= NOT \registros|registerFile[12][2]~q\;
\registros|ALT_INV_Mux2~7_combout\ <= NOT \registros|Mux2~7_combout\;
\registros|ALT_INV_registerFile[11][2]~q\ <= NOT \registros|registerFile[11][2]~q\;
\registros|ALT_INV_registerFile[10][2]~q\ <= NOT \registros|registerFile[10][2]~q\;
\registros|ALT_INV_registerFile[9][2]~q\ <= NOT \registros|registerFile[9][2]~q\;
\registros|ALT_INV_registerFile[8][2]~q\ <= NOT \registros|registerFile[8][2]~q\;
\registros|ALT_INV_Mux2~6_combout\ <= NOT \registros|Mux2~6_combout\;
\registros|ALT_INV_registerFile[7][2]~q\ <= NOT \registros|registerFile[7][2]~q\;
\registros|ALT_INV_registerFile[6][2]~q\ <= NOT \registros|registerFile[6][2]~q\;
\registros|ALT_INV_registerFile[5][2]~q\ <= NOT \registros|registerFile[5][2]~q\;
\registros|ALT_INV_registerFile[4][2]~q\ <= NOT \registros|registerFile[4][2]~q\;
\registros|ALT_INV_Mux2~5_combout\ <= NOT \registros|Mux2~5_combout\;
\registros|ALT_INV_registerFile[3][2]~q\ <= NOT \registros|registerFile[3][2]~q\;
\registros|ALT_INV_registerFile[2][2]~q\ <= NOT \registros|registerFile[2][2]~q\;
\registros|ALT_INV_registerFile[1][2]~q\ <= NOT \registros|registerFile[1][2]~q\;
\registros|ALT_INV_registerFile[0][2]~q\ <= NOT \registros|registerFile[0][2]~q\;
\registros|ALT_INV_Mux2~4_combout\ <= NOT \registros|Mux2~4_combout\;
\registros|ALT_INV_Mux2~3_combout\ <= NOT \registros|Mux2~3_combout\;
\registros|ALT_INV_registerFile[31][2]~q\ <= NOT \registros|registerFile[31][2]~q\;
\registros|ALT_INV_registerFile[27][2]~q\ <= NOT \registros|registerFile[27][2]~q\;
\registros|ALT_INV_registerFile[23][2]~q\ <= NOT \registros|registerFile[23][2]~q\;
\registros|ALT_INV_registerFile[19][2]~q\ <= NOT \registros|registerFile[19][2]~q\;
\registros|ALT_INV_Mux2~2_combout\ <= NOT \registros|Mux2~2_combout\;
\registros|ALT_INV_registerFile[30][2]~q\ <= NOT \registros|registerFile[30][2]~q\;
\registros|ALT_INV_registerFile[26][2]~q\ <= NOT \registros|registerFile[26][2]~q\;
\registros|ALT_INV_registerFile[22][2]~q\ <= NOT \registros|registerFile[22][2]~q\;
\registros|ALT_INV_registerFile[18][2]~q\ <= NOT \registros|registerFile[18][2]~q\;
\registros|ALT_INV_Mux2~1_combout\ <= NOT \registros|Mux2~1_combout\;
\registros|ALT_INV_registerFile[29][2]~q\ <= NOT \registros|registerFile[29][2]~q\;
\registros|ALT_INV_registerFile[25][2]~q\ <= NOT \registros|registerFile[25][2]~q\;
\registros|ALT_INV_registerFile[21][2]~q\ <= NOT \registros|registerFile[21][2]~q\;
\registros|ALT_INV_registerFile[17][2]~q\ <= NOT \registros|registerFile[17][2]~q\;
\registros|ALT_INV_Mux2~0_combout\ <= NOT \registros|Mux2~0_combout\;
\registros|ALT_INV_registerFile[28][2]~q\ <= NOT \registros|registerFile[28][2]~q\;
\registros|ALT_INV_registerFile[24][2]~q\ <= NOT \registros|registerFile[24][2]~q\;
\registros|ALT_INV_registerFile[20][2]~q\ <= NOT \registros|registerFile[20][2]~q\;
\registros|ALT_INV_registerFile[16][2]~q\ <= NOT \registros|registerFile[16][2]~q\;
\registros|ALT_INV_Mux3~10_combout\ <= NOT \registros|Mux3~10_combout\;
\registros|ALT_INV_Mux3~9_combout\ <= NOT \registros|Mux3~9_combout\;
\registros|ALT_INV_Mux3~8_combout\ <= NOT \registros|Mux3~8_combout\;
\registros|ALT_INV_registerFile[15][1]~q\ <= NOT \registros|registerFile[15][1]~q\;
\registros|ALT_INV_registerFile[14][1]~q\ <= NOT \registros|registerFile[14][1]~q\;
\registros|ALT_INV_registerFile[13][1]~q\ <= NOT \registros|registerFile[13][1]~q\;
\registros|ALT_INV_registerFile[12][1]~q\ <= NOT \registros|registerFile[12][1]~q\;
\registros|ALT_INV_Mux3~7_combout\ <= NOT \registros|Mux3~7_combout\;
\registros|ALT_INV_registerFile[11][1]~q\ <= NOT \registros|registerFile[11][1]~q\;
\registros|ALT_INV_registerFile[10][1]~q\ <= NOT \registros|registerFile[10][1]~q\;
\registros|ALT_INV_registerFile[9][1]~q\ <= NOT \registros|registerFile[9][1]~q\;
\registros|ALT_INV_registerFile[8][1]~q\ <= NOT \registros|registerFile[8][1]~q\;
\registros|ALT_INV_Mux3~6_combout\ <= NOT \registros|Mux3~6_combout\;
\registros|ALT_INV_registerFile[7][1]~q\ <= NOT \registros|registerFile[7][1]~q\;
\registros|ALT_INV_registerFile[6][1]~q\ <= NOT \registros|registerFile[6][1]~q\;
\registros|ALT_INV_registerFile[5][1]~q\ <= NOT \registros|registerFile[5][1]~q\;
\registros|ALT_INV_registerFile[4][1]~q\ <= NOT \registros|registerFile[4][1]~q\;
\registros|ALT_INV_Mux3~5_combout\ <= NOT \registros|Mux3~5_combout\;
\registros|ALT_INV_registerFile[3][1]~q\ <= NOT \registros|registerFile[3][1]~q\;
\registros|ALT_INV_registerFile[2][1]~q\ <= NOT \registros|registerFile[2][1]~q\;
\registros|ALT_INV_registerFile[1][1]~q\ <= NOT \registros|registerFile[1][1]~q\;
\registros|ALT_INV_registerFile[0][1]~q\ <= NOT \registros|registerFile[0][1]~q\;
\registros|ALT_INV_Mux3~4_combout\ <= NOT \registros|Mux3~4_combout\;
\registros|ALT_INV_Mux3~3_combout\ <= NOT \registros|Mux3~3_combout\;
\registros|ALT_INV_registerFile[31][1]~q\ <= NOT \registros|registerFile[31][1]~q\;
\registros|ALT_INV_registerFile[27][1]~q\ <= NOT \registros|registerFile[27][1]~q\;
\registros|ALT_INV_registerFile[23][1]~q\ <= NOT \registros|registerFile[23][1]~q\;
\registros|ALT_INV_registerFile[19][1]~q\ <= NOT \registros|registerFile[19][1]~q\;
\registros|ALT_INV_Mux3~2_combout\ <= NOT \registros|Mux3~2_combout\;
\registros|ALT_INV_registerFile[30][1]~q\ <= NOT \registros|registerFile[30][1]~q\;
\registros|ALT_INV_registerFile[26][1]~q\ <= NOT \registros|registerFile[26][1]~q\;
\registros|ALT_INV_registerFile[22][1]~q\ <= NOT \registros|registerFile[22][1]~q\;
\registros|ALT_INV_registerFile[18][1]~q\ <= NOT \registros|registerFile[18][1]~q\;
\registros|ALT_INV_Mux3~1_combout\ <= NOT \registros|Mux3~1_combout\;
\registros|ALT_INV_registerFile[29][1]~q\ <= NOT \registros|registerFile[29][1]~q\;
\registros|ALT_INV_registerFile[25][1]~q\ <= NOT \registros|registerFile[25][1]~q\;
\registros|ALT_INV_registerFile[21][1]~q\ <= NOT \registros|registerFile[21][1]~q\;
\registros|ALT_INV_registerFile[17][1]~q\ <= NOT \registros|registerFile[17][1]~q\;
\registros|ALT_INV_Mux3~0_combout\ <= NOT \registros|Mux3~0_combout\;
\registros|ALT_INV_registerFile[28][1]~q\ <= NOT \registros|registerFile[28][1]~q\;
\registros|ALT_INV_registerFile[24][1]~q\ <= NOT \registros|registerFile[24][1]~q\;
\registros|ALT_INV_registerFile[20][1]~q\ <= NOT \registros|registerFile[20][1]~q\;
\registros|ALT_INV_registerFile[16][1]~q\ <= NOT \registros|registerFile[16][1]~q\;
\registros|ALT_INV_Mux4~10_combout\ <= NOT \registros|Mux4~10_combout\;
\registros|ALT_INV_Mux4~9_combout\ <= NOT \registros|Mux4~9_combout\;
\registros|ALT_INV_Mux4~8_combout\ <= NOT \registros|Mux4~8_combout\;
\registros|ALT_INV_registerFile[15][0]~q\ <= NOT \registros|registerFile[15][0]~q\;
\registros|ALT_INV_registerFile[14][0]~q\ <= NOT \registros|registerFile[14][0]~q\;
\registros|ALT_INV_registerFile[13][0]~q\ <= NOT \registros|registerFile[13][0]~q\;
\registros|ALT_INV_registerFile[12][0]~q\ <= NOT \registros|registerFile[12][0]~q\;
\registros|ALT_INV_Mux4~7_combout\ <= NOT \registros|Mux4~7_combout\;
\registros|ALT_INV_registerFile[11][0]~q\ <= NOT \registros|registerFile[11][0]~q\;
\registros|ALT_INV_registerFile[10][0]~q\ <= NOT \registros|registerFile[10][0]~q\;
\registros|ALT_INV_registerFile[9][0]~q\ <= NOT \registros|registerFile[9][0]~q\;
\registros|ALT_INV_registerFile[8][0]~q\ <= NOT \registros|registerFile[8][0]~q\;
\registros|ALT_INV_Mux4~6_combout\ <= NOT \registros|Mux4~6_combout\;
\registros|ALT_INV_registerFile[7][0]~q\ <= NOT \registros|registerFile[7][0]~q\;
\registros|ALT_INV_registerFile[6][0]~q\ <= NOT \registros|registerFile[6][0]~q\;
\registros|ALT_INV_registerFile[5][0]~q\ <= NOT \registros|registerFile[5][0]~q\;
\registros|ALT_INV_registerFile[4][0]~q\ <= NOT \registros|registerFile[4][0]~q\;
\registros|ALT_INV_Mux4~5_combout\ <= NOT \registros|Mux4~5_combout\;
\registros|ALT_INV_registerFile[3][0]~q\ <= NOT \registros|registerFile[3][0]~q\;
\registros|ALT_INV_registerFile[2][0]~q\ <= NOT \registros|registerFile[2][0]~q\;
\registros|ALT_INV_registerFile[1][0]~q\ <= NOT \registros|registerFile[1][0]~q\;
\registros|ALT_INV_registerFile[0][0]~q\ <= NOT \registros|registerFile[0][0]~q\;
\registros|ALT_INV_Mux4~4_combout\ <= NOT \registros|Mux4~4_combout\;
\registros|ALT_INV_Mux4~3_combout\ <= NOT \registros|Mux4~3_combout\;
\registros|ALT_INV_registerFile[31][0]~q\ <= NOT \registros|registerFile[31][0]~q\;
\registros|ALT_INV_registerFile[27][0]~q\ <= NOT \registros|registerFile[27][0]~q\;
\registros|ALT_INV_registerFile[23][0]~q\ <= NOT \registros|registerFile[23][0]~q\;
\registros|ALT_INV_registerFile[19][0]~q\ <= NOT \registros|registerFile[19][0]~q\;
\registros|ALT_INV_Mux4~2_combout\ <= NOT \registros|Mux4~2_combout\;
\registros|ALT_INV_registerFile[30][0]~q\ <= NOT \registros|registerFile[30][0]~q\;
\registros|ALT_INV_registerFile[26][0]~q\ <= NOT \registros|registerFile[26][0]~q\;
\registros|ALT_INV_registerFile[22][0]~q\ <= NOT \registros|registerFile[22][0]~q\;
\registros|ALT_INV_registerFile[18][0]~q\ <= NOT \registros|registerFile[18][0]~q\;
\registros|ALT_INV_Mux4~1_combout\ <= NOT \registros|Mux4~1_combout\;
\registros|ALT_INV_registerFile[29][0]~q\ <= NOT \registros|registerFile[29][0]~q\;
\registros|ALT_INV_registerFile[25][0]~q\ <= NOT \registros|registerFile[25][0]~q\;
\registros|ALT_INV_registerFile[21][0]~q\ <= NOT \registros|registerFile[21][0]~q\;
\registros|ALT_INV_registerFile[17][0]~q\ <= NOT \registros|registerFile[17][0]~q\;
\registros|ALT_INV_Mux4~0_combout\ <= NOT \registros|Mux4~0_combout\;
\registros|ALT_INV_registerFile[28][0]~q\ <= NOT \registros|registerFile[28][0]~q\;
\registros|ALT_INV_registerFile[24][0]~q\ <= NOT \registros|registerFile[24][0]~q\;
\registros|ALT_INV_registerFile[20][0]~q\ <= NOT \registros|registerFile[20][0]~q\;
\registros|ALT_INV_registerFile[16][0]~q\ <= NOT \registros|registerFile[16][0]~q\;
\ALU1|ALT_INV_Mux3~0_combout\ <= NOT \ALU1|Mux3~0_combout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\;
\ALU1|ALT_INV_Mux9~3_combout\ <= NOT \ALU1|Mux9~3_combout\;
\ALU1|ALT_INV_Add1~17_sumout\ <= NOT \ALU1|Add1~17_sumout\;
\ALU1|ALT_INV_Add1~13_sumout\ <= NOT \ALU1|Add1~13_sumout\;
\ALU1|ALT_INV_Add1~9_sumout\ <= NOT \ALU1|Add1~9_sumout\;
\ALU1|ALT_INV_Add1~5_sumout\ <= NOT \ALU1|Add1~5_sumout\;
\ALU1|ALT_INV_Add1~1_sumout\ <= NOT \ALU1|Add1~1_sumout\;
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0);
\memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0) <= NOT \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);
\decodificador1|PC1|ALT_INV_salida\(9) <= NOT \decodificador1|PC1|salida\(9);
\decodificador1|PC1|ALT_INV_salida\(8) <= NOT \decodificador1|PC1|salida\(8);
\decodificador1|PC1|ALT_INV_salida\(7) <= NOT \decodificador1|PC1|salida\(7);
\decodificador1|PC1|ALT_INV_salida\(6) <= NOT \decodificador1|PC1|salida\(6);
\decodificador1|PC1|ALT_INV_salida\(5) <= NOT \decodificador1|PC1|salida\(5);
\decodificador1|PC1|ALT_INV_salida\(4) <= NOT \decodificador1|PC1|salida\(4);
\decodificador1|PC1|ALT_INV_salida\(3) <= NOT \decodificador1|PC1|salida\(3);
\decodificador1|PC1|ALT_INV_salida\(2) <= NOT \decodificador1|PC1|salida\(2);
\decodificador1|PC1|ALT_INV_salida\(1) <= NOT \decodificador1|PC1|salida\(1);
\decodificador1|PC1|ALT_INV_salida\(0) <= NOT \decodificador1|PC1|salida\(0);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31);
\ALU1|ALT_INV_Add0~17_sumout\ <= NOT \ALU1|Add0~17_sumout\;
\ALU1|ALT_INV_Add0~13_sumout\ <= NOT \ALU1|Add0~13_sumout\;
\ALU1|ALT_INV_Add0~9_sumout\ <= NOT \ALU1|Add0~9_sumout\;
\ALU1|ALT_INV_Add0~5_sumout\ <= NOT \ALU1|Add0~5_sumout\;
\ALU1|ALT_INV_Add0~1_sumout\ <= NOT \ALU1|Add0~1_sumout\;
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(15) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(3);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(2);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(1);
\memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0);

\prueba_Enable~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \controlador|ocEnableRAM~combout\,
	devoe => ww_devoe,
	o => ww_prueba_Enable);

\prueba_read_W_1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_prueba_read_W_1);

\prueba_read_W_2~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_prueba_read_W_2);

\prueba_LoadInstr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \controlador|ocLoadInstr~combout\,
	devoe => ww_devoe,
	o => ww_prueba_LoadInstr);

\prueba_AddrSel~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \controlador|ocEnableRAM~combout\,
	devoe => ww_devoe,
	o => ww_prueba_AddrSel);

\prueba_incPC~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \controlador|ocNextPC~combout\,
	devoe => ww_devoe,
	o => ww_prueba_incPC);

\prueba_LoadEn~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \controlador|ocLoadEn~combout\,
	devoe => ww_devoe,
	o => ww_prueba_LoadEn);

\prueba_ADDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(0),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(0));

\prueba_ADDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(1),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(1));

\prueba_ADDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(2),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(2));

\prueba_ADDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(3),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(3));

\prueba_ADDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(4),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(4));

\prueba_ADDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(5),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(5));

\prueba_ADDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(6),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(6));

\prueba_ADDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(7),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(7));

\prueba_ADDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(8),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(8));

\prueba_ADDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(9),
	devoe => ww_devoe,
	o => ww_prueba_ADDR(9));

\prueba_ADDRESS[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(0),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(0));

\prueba_ADDRESS[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(1),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(1));

\prueba_ADDRESS[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(2),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(2));

\prueba_ADDRESS[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(3),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(3));

\prueba_ADDRESS[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(4),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(4));

\prueba_ADDRESS[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(5),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(5));

\prueba_ADDRESS[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(6),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(6));

\prueba_ADDRESS[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(7),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(7));

\prueba_ADDRESS[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(8),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(8));

\prueba_ADDRESS[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|Address\(9),
	devoe => ww_devoe,
	o => ww_prueba_ADDRESS(9));

\prueba_immidiate[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devoe => ww_devoe,
	o => ww_prueba_immidiate(0));

\prueba_immidiate[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	devoe => ww_devoe,
	o => ww_prueba_immidiate(1));

\prueba_immidiate[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	devoe => ww_devoe,
	o => ww_prueba_immidiate(2));

\prueba_immidiate[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	devoe => ww_devoe,
	o => ww_prueba_immidiate(3));

\prueba_immidiate[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	devoe => ww_devoe,
	o => ww_prueba_immidiate(4));

\prueba_Result[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU1|Result\(0),
	devoe => ww_devoe,
	o => ww_prueba_Result(0));

\prueba_Result[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU1|Result\(1),
	devoe => ww_devoe,
	o => ww_prueba_Result(1));

\prueba_Result[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU1|Result\(2),
	devoe => ww_devoe,
	o => ww_prueba_Result(2));

\prueba_Result[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU1|Result\(3),
	devoe => ww_devoe,
	o => ww_prueba_Result(3));

\prueba_Result[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU1|Result\(4),
	devoe => ww_devoe,
	o => ww_prueba_Result(4));

\prueba_RegisterAsel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	devoe => ww_devoe,
	o => ww_prueba_RegisterAsel(0));

\prueba_RegisterAsel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	devoe => ww_devoe,
	o => ww_prueba_RegisterAsel(1));

\prueba_RegisterAsel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	devoe => ww_devoe,
	o => ww_prueba_RegisterAsel(2));

\prueba_RegisterAsel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	devoe => ww_devoe,
	o => ww_prueba_RegisterAsel(3));

\prueba_RegisterAsel[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	devoe => ww_devoe,
	o => ww_prueba_RegisterAsel(4));

\prueba_RegisterBsel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	devoe => ww_devoe,
	o => ww_prueba_RegisterBsel(0));

\prueba_RegisterBsel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	devoe => ww_devoe,
	o => ww_prueba_RegisterBsel(1));

\prueba_RegisterBsel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	devoe => ww_devoe,
	o => ww_prueba_RegisterBsel(2));

\prueba_RegisterBsel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	devoe => ww_devoe,
	o => ww_prueba_RegisterBsel(3));

\prueba_RegisterBsel[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	devoe => ww_devoe,
	o => ww_prueba_RegisterBsel(4));

\prueba_RegisterRessel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	devoe => ww_devoe,
	o => ww_prueba_RegisterRessel(0));

\prueba_RegisterRessel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	devoe => ww_devoe,
	o => ww_prueba_RegisterRessel(1));

\prueba_RegisterRessel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	devoe => ww_devoe,
	o => ww_prueba_RegisterRessel(2));

\prueba_RegisterRessel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	devoe => ww_devoe,
	o => ww_prueba_RegisterRessel(3));

\prueba_RegisterRessel[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	devoe => ww_devoe,
	o => ww_prueba_RegisterRessel(4));

\prueba_Zero~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU1|Mux3~1_combout\,
	devoe => ww_devoe,
	o => ww_prueba_Zero);

\prueba_OP1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux4~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP1(0));

\prueba_OP1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux3~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP1(1));

\prueba_OP1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux2~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP1(2));

\prueba_OP1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux1~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP1(3));

\prueba_OP1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux0~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP1(4));

\prueba_OP2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux9~11_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP2(0));

\prueba_OP2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux8~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP2(1));

\prueba_OP2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux7~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP2(2));

\prueba_OP2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux6~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP2(3));

\prueba_OP2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registros|Mux5~10_combout\,
	devoe => ww_devoe,
	o => ww_prueba_OP2(4));

\prueba_Contador_Programa[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(0),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(0));

\prueba_Contador_Programa[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(1),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(1));

\prueba_Contador_Programa[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(2),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(2));

\prueba_Contador_Programa[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(3),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(3));

\prueba_Contador_Programa[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(4),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(4));

\prueba_Contador_Programa[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(5),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(5));

\prueba_Contador_Programa[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(6),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(6));

\prueba_Contador_Programa[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(7),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(7));

\prueba_Contador_Programa[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(8),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(8));

\prueba_Contador_Programa[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decodificador1|PC1|salida\(9),
	devoe => ww_devoe,
	o => ww_prueba_Contador_Programa(9));

\prueba_OPCODE[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	devoe => ww_devoe,
	o => ww_prueba_OPCODE(0));

\prueba_OPCODE[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	devoe => ww_devoe,
	o => ww_prueba_OPCODE(1));

\prueba_OPCODE[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	devoe => ww_devoe,
	o => ww_prueba_OPCODE(2));

\prueba_OPCODE[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	devoe => ww_devoe,
	o => ww_prueba_OPCODE(3));

\prueba_OPCODE[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	devoe => ww_devoe,
	o => ww_prueba_OPCODE(4));

\prueba_OPCODE[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	devoe => ww_devoe,
	o => ww_prueba_OPCODE(5));

\prueba_Data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devoe => ww_devoe,
	o => ww_prueba_Data(0));

\prueba_Data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	devoe => ww_devoe,
	o => ww_prueba_Data(1));

\prueba_Data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	devoe => ww_devoe,
	o => ww_prueba_Data(2));

\prueba_Data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	devoe => ww_devoe,
	o => ww_prueba_Data(3));

\prueba_Data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	devoe => ww_devoe,
	o => ww_prueba_Data(4));

\prueba_Data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	devoe => ww_devoe,
	o => ww_prueba_Data(5));

\prueba_Data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	devoe => ww_devoe,
	o => ww_prueba_Data(6));

\prueba_Data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	devoe => ww_devoe,
	o => ww_prueba_Data(7));

\prueba_Data[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	devoe => ww_devoe,
	o => ww_prueba_Data(8));

\prueba_Data[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	devoe => ww_devoe,
	o => ww_prueba_Data(9));

\prueba_Data[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	devoe => ww_devoe,
	o => ww_prueba_Data(10));

\prueba_Data[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	devoe => ww_devoe,
	o => ww_prueba_Data(11));

\prueba_Data[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	devoe => ww_devoe,
	o => ww_prueba_Data(12));

\prueba_Data[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	devoe => ww_devoe,
	o => ww_prueba_Data(13));

\prueba_Data[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	devoe => ww_devoe,
	o => ww_prueba_Data(14));

\prueba_Data[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	devoe => ww_devoe,
	o => ww_prueba_Data(15));

\prueba_Data[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	devoe => ww_devoe,
	o => ww_prueba_Data(16));

\prueba_Data[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	devoe => ww_devoe,
	o => ww_prueba_Data(17));

\prueba_Data[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	devoe => ww_devoe,
	o => ww_prueba_Data(18));

\prueba_Data[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	devoe => ww_devoe,
	o => ww_prueba_Data(19));

\prueba_Data[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	devoe => ww_devoe,
	o => ww_prueba_Data(20));

\prueba_Data[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	devoe => ww_devoe,
	o => ww_prueba_Data(21));

\prueba_Data[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	devoe => ww_devoe,
	o => ww_prueba_Data(22));

\prueba_Data[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	devoe => ww_devoe,
	o => ww_prueba_Data(23));

\prueba_Data[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	devoe => ww_devoe,
	o => ww_prueba_Data(24));

\prueba_Data[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	devoe => ww_devoe,
	o => ww_prueba_Data(25));

\prueba_Data[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	devoe => ww_devoe,
	o => ww_prueba_Data(26));

\prueba_Data[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	devoe => ww_devoe,
	o => ww_prueba_Data(27));

\prueba_Data[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	devoe => ww_devoe,
	o => ww_prueba_Data(28));

\prueba_Data[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	devoe => ww_devoe,
	o => ww_prueba_Data(29));

\prueba_Data[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	devoe => ww_devoe,
	o => ww_prueba_Data(30));

\prueba_Data[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	devoe => ww_devoe,
	o => ww_prueba_Data(31));

\prueba_INST[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devoe => ww_devoe,
	o => ww_prueba_INST(0));

\prueba_INST[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	devoe => ww_devoe,
	o => ww_prueba_INST(1));

\prueba_INST[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	devoe => ww_devoe,
	o => ww_prueba_INST(2));

\prueba_INST[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	devoe => ww_devoe,
	o => ww_prueba_INST(3));

\prueba_INST[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	devoe => ww_devoe,
	o => ww_prueba_INST(4));

\prueba_INST[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	devoe => ww_devoe,
	o => ww_prueba_INST(5));

\prueba_INST[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	devoe => ww_devoe,
	o => ww_prueba_INST(6));

\prueba_INST[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	devoe => ww_devoe,
	o => ww_prueba_INST(7));

\prueba_INST[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	devoe => ww_devoe,
	o => ww_prueba_INST(8));

\prueba_INST[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	devoe => ww_devoe,
	o => ww_prueba_INST(9));

\prueba_INST[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	devoe => ww_devoe,
	o => ww_prueba_INST(10));

\prueba_INST[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	devoe => ww_devoe,
	o => ww_prueba_INST(11));

\prueba_INST[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	devoe => ww_devoe,
	o => ww_prueba_INST(12));

\prueba_INST[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	devoe => ww_devoe,
	o => ww_prueba_INST(13));

\prueba_INST[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	devoe => ww_devoe,
	o => ww_prueba_INST(14));

\prueba_INST[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	devoe => ww_devoe,
	o => ww_prueba_INST(15));

\prueba_INST[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	devoe => ww_devoe,
	o => ww_prueba_INST(16));

\prueba_INST[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	devoe => ww_devoe,
	o => ww_prueba_INST(17));

\prueba_INST[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	devoe => ww_devoe,
	o => ww_prueba_INST(18));

\prueba_INST[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	devoe => ww_devoe,
	o => ww_prueba_INST(19));

\prueba_INST[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	devoe => ww_devoe,
	o => ww_prueba_INST(20));

\prueba_INST[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	devoe => ww_devoe,
	o => ww_prueba_INST(21));

\prueba_INST[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	devoe => ww_devoe,
	o => ww_prueba_INST(22));

\prueba_INST[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	devoe => ww_devoe,
	o => ww_prueba_INST(23));

\prueba_INST[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	devoe => ww_devoe,
	o => ww_prueba_INST(24));

\prueba_INST[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	devoe => ww_devoe,
	o => ww_prueba_INST(25));

\prueba_INST[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	devoe => ww_devoe,
	o => ww_prueba_INST(26));

\prueba_INST[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	devoe => ww_devoe,
	o => ww_prueba_INST(27));

\prueba_INST[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	devoe => ww_devoe,
	o => ww_prueba_INST(28));

\prueba_INST[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	devoe => ww_devoe,
	o => ww_prueba_INST(29));

\prueba_INST[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	devoe => ww_devoe,
	o => ww_prueba_INST(30));

\prueba_INST[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	devoe => ww_devoe,
	o => ww_prueba_INST(31));

\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

\CLOCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK,
	o => \CLOCK~input_o\);

\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110010101100101011001010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101010101010101110101010101010111010101010101011101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101111111111111110111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010100010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101000000000000001100010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~1_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	asdata => \~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101111111100010000000000001111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000001000100000001000000010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0),
	cin => GND,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~2\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010001000100000000000000000000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000011111101100000001001100110000000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111011000000011111101100000001111110110000000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100000001000000010000000100110001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(5),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(4),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000111000000000000000000000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001101100011011000110011001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~1_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011011000110011001101100011001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~1_combout\,
	dataf => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011011000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(4),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	dataf => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~2_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(4),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110010001100110011001000110011001100100011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(5),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~2_combout\,
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(5),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(4),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	dataf => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001101010011010100110101001101010011010100110101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\,
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001100110010101000110011001010100011001100101010001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~1_combout\,
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111111111111111111111100000100111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~1_combout\,
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~2\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~6\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~6\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~10\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~10\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~14\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~14\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~18\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~18\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~22\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~22\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~26\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~26\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~30\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~30\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\,
	cout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~34\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9),
	cin => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~34\,
	sumout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000100000001000001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000001001110111000000000111010100000010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111111111111000111111111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~5_combout\,
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	clrn => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011011100110111001101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101011101110111011111011101110111010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101010101010101010101110111011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101011111010111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010101111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010001000000000000001001000001100100010000000000000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111110011110000001000001100000001111100111100000010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \altera_internal_jtag~TDIUTAP\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110100010001110111011101000100011101000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000001000000011000000011000010110000010000000110000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100000000000000000000001100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011010011100101111101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000101011011111100000100101011100001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010001110000010100000101000000110100011100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011010011100101111100001010000110110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010011000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

\decodificador1|PC1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~1_sumout\ = SUM(( \decodificador1|PC1|salida\(0) ) + ( VCC ) + ( !VCC ))
-- \decodificador1|PC1|Add0~2\ = CARRY(( \decodificador1|PC1|salida\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(0),
	cin => GND,
	sumout => \decodificador1|PC1|Add0~1_sumout\,
	cout => \decodificador1|PC1|Add0~2\);

\decodificador1|PC1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~5_sumout\ = SUM(( \decodificador1|PC1|salida\(1) ) + ( GND ) + ( \decodificador1|PC1|Add0~2\ ))
-- \decodificador1|PC1|Add0~6\ = CARRY(( \decodificador1|PC1|salida\(1) ) + ( GND ) + ( \decodificador1|PC1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(1),
	cin => \decodificador1|PC1|Add0~2\,
	sumout => \decodificador1|PC1|Add0~5_sumout\,
	cout => \decodificador1|PC1|Add0~6\);

\decodificador1|PC1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~9_sumout\ = SUM(( \decodificador1|PC1|salida\(2) ) + ( GND ) + ( \decodificador1|PC1|Add0~6\ ))
-- \decodificador1|PC1|Add0~10\ = CARRY(( \decodificador1|PC1|salida\(2) ) + ( GND ) + ( \decodificador1|PC1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(2),
	cin => \decodificador1|PC1|Add0~6\,
	sumout => \decodificador1|PC1|Add0~9_sumout\,
	cout => \decodificador1|PC1|Add0~10\);

\decodificador1|PC1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~13_sumout\ = SUM(( \decodificador1|PC1|salida\(3) ) + ( GND ) + ( \decodificador1|PC1|Add0~10\ ))
-- \decodificador1|PC1|Add0~14\ = CARRY(( \decodificador1|PC1|salida\(3) ) + ( GND ) + ( \decodificador1|PC1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(3),
	cin => \decodificador1|PC1|Add0~10\,
	sumout => \decodificador1|PC1|Add0~13_sumout\,
	cout => \decodificador1|PC1|Add0~14\);

\decodificador1|PC1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~17_sumout\ = SUM(( \decodificador1|PC1|salida\(4) ) + ( GND ) + ( \decodificador1|PC1|Add0~14\ ))
-- \decodificador1|PC1|Add0~18\ = CARRY(( \decodificador1|PC1|salida\(4) ) + ( GND ) + ( \decodificador1|PC1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(4),
	cin => \decodificador1|PC1|Add0~14\,
	sumout => \decodificador1|PC1|Add0~17_sumout\,
	cout => \decodificador1|PC1|Add0~18\);

\decodificador1|PC1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~21_sumout\ = SUM(( \decodificador1|PC1|salida\(5) ) + ( GND ) + ( \decodificador1|PC1|Add0~18\ ))
-- \decodificador1|PC1|Add0~22\ = CARRY(( \decodificador1|PC1|salida\(5) ) + ( GND ) + ( \decodificador1|PC1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(5),
	cin => \decodificador1|PC1|Add0~18\,
	sumout => \decodificador1|PC1|Add0~21_sumout\,
	cout => \decodificador1|PC1|Add0~22\);

\decodificador1|PC1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~25_sumout\ = SUM(( \decodificador1|PC1|salida\(6) ) + ( GND ) + ( \decodificador1|PC1|Add0~22\ ))
-- \decodificador1|PC1|Add0~26\ = CARRY(( \decodificador1|PC1|salida\(6) ) + ( GND ) + ( \decodificador1|PC1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(6),
	cin => \decodificador1|PC1|Add0~22\,
	sumout => \decodificador1|PC1|Add0~25_sumout\,
	cout => \decodificador1|PC1|Add0~26\);

\decodificador1|PC1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~29_sumout\ = SUM(( \decodificador1|PC1|salida\(7) ) + ( GND ) + ( \decodificador1|PC1|Add0~26\ ))
-- \decodificador1|PC1|Add0~30\ = CARRY(( \decodificador1|PC1|salida\(7) ) + ( GND ) + ( \decodificador1|PC1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(7),
	cin => \decodificador1|PC1|Add0~26\,
	sumout => \decodificador1|PC1|Add0~29_sumout\,
	cout => \decodificador1|PC1|Add0~30\);

\decodificador1|PC1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~33_sumout\ = SUM(( \decodificador1|PC1|salida\(8) ) + ( GND ) + ( \decodificador1|PC1|Add0~30\ ))
-- \decodificador1|PC1|Add0~34\ = CARRY(( \decodificador1|PC1|salida\(8) ) + ( GND ) + ( \decodificador1|PC1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(8),
	cin => \decodificador1|PC1|Add0~30\,
	sumout => \decodificador1|PC1|Add0~33_sumout\,
	cout => \decodificador1|PC1|Add0~34\);

\decodificador1|PC1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|Add0~37_sumout\ = SUM(( \decodificador1|PC1|salida\(9) ) + ( GND ) + ( \decodificador1|PC1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(9),
	cin => \decodificador1|PC1|Add0~34\,
	sumout => \decodificador1|PC1|Add0~37_sumout\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F5",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000066",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000098",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000170",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011111111111001101111111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\,
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[30]~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

\RESET~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET,
	o => \RESET~input_o\);

\controlador|sState_next.exjp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|sState_next.exjp~0_combout\ = (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & \controlador|sState.decode~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	datab => \controlador|ALT_INV_sState.decode~q\,
	combout => \controlador|sState_next.exjp~0_combout\);

\controlador|sState_next.exopor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|sState_next.exopor~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & ( 
-- \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & 
-- ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))))) ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010100000101000001010000010100000001000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	combout => \controlador|sState_next.exopor~0_combout\);

\controlador|sState_next.exopor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|sState_next.exopor~1_combout\ = (\RESET~input_o\ & ((!\controlador|sState.decode~q\) # (\controlador|sState_next.exopor~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001000110010001100100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_sState.decode~q\,
	datab => \ALT_INV_RESET~input_o\,
	datac => \controlador|ALT_INV_sState_next.exopor~0_combout\,
	combout => \controlador|sState_next.exopor~1_combout\);

\controlador|sState_next.exjp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exjp~0_combout\,
	ena => \controlador|sState_next.exopor~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState_next.exjp~q\);

\controlador|sState.exjp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exjp~q\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState.exjp~q\);

\controlador|sState_next.exli~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|sState_next.exli~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( \controlador|sState.decode~q\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	dataf => \controlador|ALT_INV_sState.decode~q\,
	combout => \controlador|sState_next.exli~0_combout\);

\controlador|sState_next.exli\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exli~0_combout\,
	ena => \controlador|sState_next.exopor~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState_next.exli~q\);

\controlador|sState.exli\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exli~q\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState.exli~q\);

\controlador|sState_next.exadd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|sState_next.exadd~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( \controlador|sState.decode~q\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	dataf => \controlador|ALT_INV_sState.decode~q\,
	combout => \controlador|sState_next.exadd~0_combout\);

\controlador|sState_next.exadd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exadd~0_combout\,
	ena => \controlador|sState_next.exopor~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState_next.exadd~q\);

\controlador|sState.exadd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exadd~q\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState.exadd~q\);

\controlador|sState_next.exsub~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|sState_next.exsub~0_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( \controlador|sState.decode~q\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	dataf => \controlador|ALT_INV_sState.decode~q\,
	combout => \controlador|sState_next.exsub~0_combout\);

\controlador|sState_next.exsub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exsub~0_combout\,
	ena => \controlador|sState_next.exopor~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState_next.exsub~q\);

\controlador|sState.exsub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.exsub~q\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState.exsub~q\);

\controlador|WideNor0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|WideNor0~0_combout\ = (!\controlador|sState.exli~q\ & (!\controlador|sState.exadd~q\ & !\controlador|sState.exsub~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_sState.exli~q\,
	datab => \controlador|ALT_INV_sState.exadd~q\,
	datac => \controlador|ALT_INV_sState.exsub~q\,
	combout => \controlador|WideNor0~0_combout\);

\controlador|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|WideOr4~combout\ = (!\controlador|WideNor0~0_combout\) # ((!\controlador|sState.decode~q\ & (!\controlador|sState.exjp~q\ & !\controlador|sState.load~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110000000111111111000000011111111100000001111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_sState.decode~q\,
	datab => \controlador|ALT_INV_sState.exjp~q\,
	datac => \controlador|ALT_INV_sState.load~q\,
	datad => \controlador|ALT_INV_WideNor0~0_combout\,
	combout => \controlador|WideOr4~combout\);

\controlador|ocJump\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|ocJump~combout\ = ( \controlador|ocJump~combout\ & ( \controlador|WideOr4~combout\ ) ) # ( \controlador|ocJump~combout\ & ( !\controlador|WideOr4~combout\ & ( \controlador|sState.exjp~q\ ) ) ) # ( !\controlador|ocJump~combout\ & ( 
-- !\controlador|WideOr4~combout\ & ( \controlador|sState.exjp~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controlador|ALT_INV_sState.exjp~q\,
	datae => \controlador|ALT_INV_ocJump~combout\,
	dataf => \controlador|ALT_INV_WideOr4~combout\,
	combout => \controlador|ocJump~combout\);

\controlador|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|Selector7~0_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	combout => \controlador|Selector7~0_combout\);

\controlador|Selector7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|Selector7~1_combout\ = (\controlador|sState.decode~q\ & (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) # (!\controlador|Selector7~0_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001101000011110000110100001111000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	datac => \controlador|ALT_INV_sState.decode~q\,
	datad => \controlador|ALT_INV_Selector7~0_combout\,
	combout => \controlador|Selector7~1_combout\);

\controlador|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|WideOr1~0_combout\ = (!\controlador|sState.exjp~q\ & (((!\controlador|WideNor0~0_combout\) # (\controlador|sState.load~q\)) # (\controlador|sState.decode~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100110011000100110011001100010011001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_sState.decode~q\,
	datab => \controlador|ALT_INV_sState.exjp~q\,
	datac => \controlador|ALT_INV_sState.load~q\,
	datad => \controlador|ALT_INV_WideNor0~0_combout\,
	combout => \controlador|WideOr1~0_combout\);

\controlador|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|WideOr3~combout\ = (!\controlador|WideNor0~0_combout\) # (!\controlador|WideOr1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_WideNor0~0_combout\,
	datab => \controlador|ALT_INV_WideOr1~0_combout\,
	combout => \controlador|WideOr3~combout\);

\controlador|ocNextPC\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|ocNextPC~combout\ = ( \controlador|ocNextPC~combout\ & ( \controlador|WideOr3~combout\ ) ) # ( \controlador|ocNextPC~combout\ & ( !\controlador|WideOr3~combout\ & ( \controlador|Selector7~1_combout\ ) ) ) # ( !\controlador|ocNextPC~combout\ & 
-- ( !\controlador|WideOr3~combout\ & ( \controlador|Selector7~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controlador|ALT_INV_Selector7~1_combout\,
	datae => \controlador|ALT_INV_ocNextPC~combout\,
	dataf => \controlador|ALT_INV_WideOr3~combout\,
	combout => \controlador|ocNextPC~combout\);

\decodificador1|PC1|flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|flag~0_combout\ = (!\RESET~input_o\ & (((\decodificador1|PC1|flag~q\)))) # (\RESET~input_o\ & ((!\controlador|ocJump~combout\ & (\controlador|ocNextPC~combout\)) # (\controlador|ocJump~combout\ & ((\decodificador1|PC1|flag~q\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011111000100001101111100010000110111110001000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_ocNextPC~combout\,
	datab => \ALT_INV_RESET~input_o\,
	datac => \controlador|ALT_INV_ocJump~combout\,
	datad => \decodificador1|PC1|ALT_INV_flag~q\,
	combout => \decodificador1|PC1|flag~0_combout\);

\decodificador1|PC1|flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|flag~q\);

\decodificador1|PC1|salida[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|PC1|salida[3]~0_combout\ = ((\controlador|ocNextPC~combout\ & !\decodificador1|PC1|flag~q\)) # (\controlador|ocJump~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011011100110111001101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_ocNextPC~combout\,
	datab => \controlador|ALT_INV_ocJump~combout\,
	datac => \decodificador1|PC1|ALT_INV_flag~q\,
	combout => \decodificador1|PC1|salida[3]~0_combout\);

\decodificador1|PC1|salida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~37_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(9));

\decodificador1|Address[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(9) = ( \decodificador1|Address\(9) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(9) ) ) ) # ( !\decodificador1|Address\(9) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(9) ) ) ) # ( 
-- \decodificador1|Address\(9) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(9),
	datae => \decodificador1|ALT_INV_Address\(9),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(9));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

\decodificador1|PC1|salida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~33_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(8));

\decodificador1|Address[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(8) = ( \decodificador1|Address\(8) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(8) ) ) ) # ( !\decodificador1|Address\(8) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(8) ) ) ) # ( 
-- \decodificador1|Address\(8) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(8),
	datae => \decodificador1|ALT_INV_Address\(8),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(8));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

\decodificador1|PC1|salida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~29_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(7));

\decodificador1|Address[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(7) = ( \decodificador1|Address\(7) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(7) ) ) ) # ( !\decodificador1|Address\(7) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(7) ) ) ) # ( 
-- \decodificador1|Address\(7) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(7),
	datae => \decodificador1|ALT_INV_Address\(7),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(7));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

\decodificador1|PC1|salida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~25_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(6));

\decodificador1|Address[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(6) = ( \decodificador1|Address\(6) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(6) ) ) ) # ( !\decodificador1|Address\(6) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(6) ) ) ) # ( 
-- \decodificador1|Address\(6) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(6),
	datae => \decodificador1|ALT_INV_Address\(6),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(6));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

\decodificador1|PC1|salida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~21_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(5));

\decodificador1|Address[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(5) = ( \decodificador1|Address\(5) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(5) ) ) ) # ( !\decodificador1|Address\(5) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(5) ) ) ) # ( 
-- \decodificador1|Address\(5) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(5),
	datae => \decodificador1|ALT_INV_Address\(5),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(5));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

\decodificador1|PC1|salida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~17_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(4));

\decodificador1|Address[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(4) = ( \decodificador1|Address\(4) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(4) ) ) ) # ( !\decodificador1|Address\(4) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(4) ) ) ) # ( 
-- \decodificador1|Address\(4) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(4),
	datae => \decodificador1|ALT_INV_Address\(4),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(4));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

\decodificador1|PC1|salida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~13_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(3));

\decodificador1|Address[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(3) = ( \decodificador1|Address\(3) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(3) ) ) ) # ( !\decodificador1|Address\(3) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(3) ) ) ) # ( 
-- \decodificador1|Address\(3) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(3),
	datae => \decodificador1|ALT_INV_Address\(3),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(3));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000203",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

\decodificador1|PC1|salida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~9_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(2));

\decodificador1|Address[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(2) = ( \decodificador1|Address\(2) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(2) ) ) ) # ( !\decodificador1|Address\(2) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(2) ) ) ) # ( 
-- \decodificador1|Address\(2) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(2),
	datae => \decodificador1|ALT_INV_Address\(2),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(2));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

\decodificador1|PC1|salida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~5_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(1));

\decodificador1|Address[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(1) = ( \decodificador1|Address\(1) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(1) ) ) ) # ( !\decodificador1|Address\(1) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(1) ) ) ) # ( 
-- \decodificador1|Address\(1) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(1),
	datae => \decodificador1|ALT_INV_Address\(1),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(1));

\memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000309",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "palabra.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK~input_o\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \memoria1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

\decodificador1|PC1|salida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \decodificador1|PC1|Add0~1_sumout\,
	asdata => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	clrn => \RESET~input_o\,
	sload => \controlador|ocJump~combout\,
	ena => \decodificador1|PC1|salida[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \decodificador1|PC1|salida\(0));

\decodificador1|Address[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \decodificador1|Address\(0) = ( \decodificador1|Address\(0) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(0) ) ) ) # ( !\decodificador1|Address\(0) & ( \controlador|ocEnableRAM~combout\ & ( \decodificador1|PC1|salida\(0) ) ) ) # ( 
-- \decodificador1|Address\(0) & ( !\controlador|ocEnableRAM~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \decodificador1|PC1|ALT_INV_salida\(0),
	datae => \decodificador1|ALT_INV_Address\(0),
	dataf => \controlador|ALT_INV_ocEnableRAM~combout\,
	combout => \decodificador1|Address\(0));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	asdata => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	sload => \memoria1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111011100000000000000000000000001110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001001110000010100000101000001010010011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110111011101110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	dataf => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110001111000001111000111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111011100000000000000000000000001110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Add0~0_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000011101110111000000000111000000000111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\,
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111001001110010011100000101001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000100010001000000001000101010010001000100010000000010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110111000001110111000000000000011101110000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000111010001000000000000001010010001110100010000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110111000001110111000000000000011101110000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010001000100010001100101000000000100010001000100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110010111110100011001000000000001100101111101000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001001100010011000011110000111110110011000100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000101010100000000001010101000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100000111010100000000010101010011000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000011001100000000000110011000000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000111100000000000001111000000000001111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000001111111000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100000011000000010000001100000001000000110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001001000010010000100100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000100000000000100010000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001111110111111100000000010101010011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000001010101010101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \memoria1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010000000000000000000101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000111100000111000011110000011100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101010101010011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

\memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \memoria1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

\controlador|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|Mux1~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & ( \controlador|sState_next.load~q\ & ( (((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & ( \controlador|sState_next.load~q\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))) ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & ( !\controlador|sState_next.load~q\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000010000000000010010111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	dataf => \controlador|ALT_INV_sState_next.load~q\,
	combout => \controlador|Mux1~0_combout\);

\controlador|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|Selector4~0_combout\ = ( \controlador|Mux1~0_combout\ & ( (!\controlador|sState.decode~q\ & (((!\controlador|sState.load~q\)))) # (\controlador|sState.decode~q\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31)) # 
-- ((\controlador|sState_next.load~q\)))) ) ) # ( !\controlador|Mux1~0_combout\ & ( (!\controlador|sState.decode~q\ & (((!\controlador|sState.load~q\)))) # (\controlador|sState.decode~q\ & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) & 
-- ((\controlador|sState_next.load~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011010001111000101111001111000000110100011110001011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31),
	datab => \controlador|ALT_INV_sState.decode~q\,
	datac => \controlador|ALT_INV_sState.load~q\,
	datad => \controlador|ALT_INV_sState_next.load~q\,
	datae => \controlador|ALT_INV_Mux1~0_combout\,
	combout => \controlador|Selector4~0_combout\);

\controlador|sState_next.load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|Selector4~0_combout\,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState_next.load~q\);

\controlador|sState.load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.load~q\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState.load~q\);

\controlador|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|Selector5~0_combout\ = ((\controlador|sState.decode~q\ & (\controlador|sState_next.decode~q\ & !\controlador|sState_next.exopor~0_combout\))) # (\controlador|sState.load~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110011001101110011001100110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_sState.decode~q\,
	datab => \controlador|ALT_INV_sState.load~q\,
	datac => \controlador|ALT_INV_sState_next.decode~q\,
	datad => \controlador|ALT_INV_sState_next.exopor~0_combout\,
	combout => \controlador|Selector5~0_combout\);

\controlador|sState_next.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|Selector5~0_combout\,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState_next.decode~q\);

\controlador|sState.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|sState_next.decode~q\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|sState.decode~q\);

\controlador|ocEnableRAM\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|ocEnableRAM~combout\ = ( \controlador|ocEnableRAM~combout\ & ( \controlador|WideOr3~combout\ ) ) # ( \controlador|ocEnableRAM~combout\ & ( !\controlador|WideOr3~combout\ & ( !\controlador|sState.decode~q\ ) ) ) # ( 
-- !\controlador|ocEnableRAM~combout\ & ( !\controlador|WideOr3~combout\ & ( !\controlador|sState.decode~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controlador|ALT_INV_sState.decode~q\,
	datae => \controlador|ALT_INV_ocEnableRAM~combout\,
	dataf => \controlador|ALT_INV_WideOr3~combout\,
	combout => \controlador|ocEnableRAM~combout\);

\controlador|ocLoadInstr\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|ocLoadInstr~combout\ = ( \controlador|ocLoadInstr~combout\ & ( \controlador|WideOr3~combout\ ) ) # ( \controlador|ocLoadInstr~combout\ & ( !\controlador|WideOr3~combout\ & ( \controlador|sState.decode~q\ ) ) ) # ( 
-- !\controlador|ocLoadInstr~combout\ & ( !\controlador|WideOr3~combout\ & ( \controlador|sState.decode~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controlador|ALT_INV_sState.decode~q\,
	datae => \controlador|ALT_INV_ocLoadInstr~combout\,
	dataf => \controlador|ALT_INV_WideOr3~combout\,
	combout => \controlador|ocLoadInstr~combout\);

\controlador|ocLoadEn\ : cyclonev_lcell_comb
-- Equation(s):
-- \controlador|ocLoadEn~combout\ = ( \controlador|ocLoadEn~combout\ & ( \controlador|WideOr1~0_combout\ & ( !\controlador|WideNor0~0_combout\ ) ) ) # ( !\controlador|ocLoadEn~combout\ & ( \controlador|WideOr1~0_combout\ & ( !\controlador|WideNor0~0_combout\ 
-- ) ) ) # ( \controlador|ocLoadEn~combout\ & ( !\controlador|WideOr1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controlador|ALT_INV_WideNor0~0_combout\,
	datae => \controlador|ALT_INV_ocLoadEn~combout\,
	dataf => \controlador|ALT_INV_WideOr1~0_combout\,
	combout => \controlador|ocLoadEn~combout\);

\registros|flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \controlador|ocLoadEn~combout\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|flag~q\);

\registros|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|process_0~0_combout\ = (\controlador|ocLoadEn~combout\ & !\registros|flag~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|ALT_INV_ocLoadEn~combout\,
	datab => \registros|ALT_INV_flag~q\,
	combout => \registros|process_0~0_combout\);

\registros|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~0_combout\);

\registros|registerFile[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[16][0]~q\);

\registros|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~1_combout\);

\registros|registerFile[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[20][0]~q\);

\registros|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~2_combout\);

\registros|registerFile[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[24][0]~q\);

\registros|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~3_combout\);

\registros|registerFile[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[28][0]~q\);

\registros|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[28][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[24][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[20][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][0]~q\,
	datab => \registros|ALT_INV_registerFile[20][0]~q\,
	datac => \registros|ALT_INV_registerFile[24][0]~q\,
	datad => \registros|ALT_INV_registerFile[28][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux4~0_combout\);

\registros|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~4_combout\);

\registros|registerFile[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[17][0]~q\);

\registros|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~5_combout\);

\registros|registerFile[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[21][0]~q\);

\registros|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~6_combout\);

\registros|registerFile[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[25][0]~q\);

\registros|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~7_combout\);

\registros|registerFile[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[29][0]~q\);

\registros|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[29][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[25][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[21][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][0]~q\,
	datab => \registros|ALT_INV_registerFile[21][0]~q\,
	datac => \registros|ALT_INV_registerFile[25][0]~q\,
	datad => \registros|ALT_INV_registerFile[29][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux4~1_combout\);

\registros|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~8_combout\);

\registros|registerFile[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[18][0]~q\);

\registros|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~9_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~9_combout\);

\registros|registerFile[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[22][0]~q\);

\registros|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~10_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~10_combout\);

\registros|registerFile[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[26][0]~q\);

\registros|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~11_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~11_combout\);

\registros|registerFile[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[30][0]~q\);

\registros|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[30][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[26][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[22][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][0]~q\,
	datab => \registros|ALT_INV_registerFile[22][0]~q\,
	datac => \registros|ALT_INV_registerFile[26][0]~q\,
	datad => \registros|ALT_INV_registerFile[30][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux4~2_combout\);

\registros|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~12_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~12_combout\);

\registros|registerFile[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[19][0]~q\);

\registros|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~13_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~13_combout\);

\registros|registerFile[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[23][0]~q\);

\registros|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~14_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~14_combout\);

\registros|registerFile[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[27][0]~q\);

\registros|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~15_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~15_combout\);

\registros|registerFile[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[31][0]~q\);

\registros|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[31][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[27][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[23][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][0]~q\,
	datab => \registros|ALT_INV_registerFile[23][0]~q\,
	datac => \registros|ALT_INV_registerFile[27][0]~q\,
	datad => \registros|ALT_INV_registerFile[31][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux4~3_combout\);

\registros|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux4~3_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux4~2_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux4~1_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( 
-- \registros|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux4~0_combout\,
	datab => \registros|ALT_INV_Mux4~1_combout\,
	datac => \registros|ALT_INV_Mux4~2_combout\,
	datad => \registros|ALT_INV_Mux4~3_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux4~4_combout\);

\registros|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~0_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux9~0_combout\);

\registros|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~24_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~24_combout\);

\registros|registerFile[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[8][0]~q\);

\registros|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~25_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~25_combout\);

\registros|registerFile[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[9][0]~q\);

\registros|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~26_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~26_combout\);

\registros|registerFile[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[10][0]~q\);

\registros|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~27_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~27_combout\);

\registros|registerFile[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[11][0]~q\);

\registros|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[11][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[10][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[9][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][0]~q\,
	datab => \registros|ALT_INV_registerFile[9][0]~q\,
	datac => \registros|ALT_INV_registerFile[10][0]~q\,
	datad => \registros|ALT_INV_registerFile[11][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux9~1_combout\);

\registros|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[28][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[24][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[20][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][0]~q\,
	datab => \registros|ALT_INV_registerFile[20][0]~q\,
	datac => \registros|ALT_INV_registerFile[24][0]~q\,
	datad => \registros|ALT_INV_registerFile[28][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux9~2_combout\);

\registros|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[29][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[25][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[21][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][0]~q\,
	datab => \registros|ALT_INV_registerFile[21][0]~q\,
	datac => \registros|ALT_INV_registerFile[25][0]~q\,
	datad => \registros|ALT_INV_registerFile[29][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux9~3_combout\);

\registros|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[30][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[26][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[22][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][0]~q\,
	datab => \registros|ALT_INV_registerFile[22][0]~q\,
	datac => \registros|ALT_INV_registerFile[26][0]~q\,
	datad => \registros|ALT_INV_registerFile[30][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux9~4_combout\);

\registros|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[31][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[27][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[23][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][0]~q\,
	datab => \registros|ALT_INV_registerFile[23][0]~q\,
	datac => \registros|ALT_INV_registerFile[27][0]~q\,
	datad => \registros|ALT_INV_registerFile[31][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux9~5_combout\);

\registros|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux9~5_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux9~4_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux9~3_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( 
-- \registros|Mux9~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux9~2_combout\,
	datab => \registros|ALT_INV_Mux9~3_combout\,
	datac => \registros|ALT_INV_Mux9~4_combout\,
	datad => \registros|ALT_INV_Mux9~5_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux9~6_combout\);

\registros|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~16_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~16_combout\);

\registros|registerFile[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[0][0]~q\);

\registros|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~17_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~17_combout\);

\registros|registerFile[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[1][0]~q\);

\registros|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~18_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~18_combout\);

\registros|registerFile[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[2][0]~q\);

\registros|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~19_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~19_combout\);

\registros|registerFile[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[3][0]~q\);

\registros|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[3][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[2][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[1][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][0]~q\,
	datab => \registros|ALT_INV_registerFile[1][0]~q\,
	datac => \registros|ALT_INV_registerFile[2][0]~q\,
	datad => \registros|ALT_INV_registerFile[3][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux9~7_combout\);

\registros|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~28_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~28_combout\);

\registros|registerFile[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[12][0]~q\);

\registros|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~29_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~29_combout\);

\registros|registerFile[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[13][0]~q\);

\registros|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~30_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~30_combout\);

\registros|registerFile[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[14][0]~q\);

\registros|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~31_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~31_combout\);

\registros|registerFile[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[15][0]~q\);

\registros|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[15][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[14][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[13][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][0]~q\,
	datab => \registros|ALT_INV_registerFile[13][0]~q\,
	datac => \registros|ALT_INV_registerFile[14][0]~q\,
	datad => \registros|ALT_INV_registerFile[15][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux9~8_combout\);

\registros|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~20_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~20_combout\);

\registros|registerFile[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[4][0]~q\);

\registros|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~21_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~21_combout\);

\registros|registerFile[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[5][0]~q\);

\registros|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~22_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~22_combout\);

\registros|registerFile[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[6][0]~q\);

\registros|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Decoder0~23_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(25) & ( \registros|process_0~0_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(22) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(23) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	dataf => \registros|ALT_INV_process_0~0_combout\,
	combout => \registros|Decoder0~23_combout\);

\registros|registerFile[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(0),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[7][0]~q\);

\registros|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~9_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[7][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[6][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[5][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][0]~q\,
	datab => \registros|ALT_INV_registerFile[5][0]~q\,
	datac => \registros|ALT_INV_registerFile[6][0]~q\,
	datad => \registros|ALT_INV_registerFile[7][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux9~9_combout\);

\registros|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~10_combout\ = ( \registros|Mux9~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux9~7_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux9~8_combout\)))) ) ) # ( !\registros|Mux9~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (\registros|Mux9~7_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux9~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111100001000001110110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	datac => \registros|ALT_INV_Mux9~7_combout\,
	datad => \registros|ALT_INV_Mux9~8_combout\,
	datae => \registros|ALT_INV_Mux9~9_combout\,
	combout => \registros|Mux9~10_combout\);

\registros|Mux9~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux9~11_combout\ = ( \registros|Mux9~10_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & ((!\registros|Mux9~0_combout\) # ((\registros|Mux9~1_combout\)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux9~6_combout\)))) ) ) # ( !\registros|Mux9~10_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (\registros|Mux9~0_combout\ & 
-- (\registros|Mux9~1_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux9~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111100010101101111100000010010101111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datab => \registros|ALT_INV_Mux9~0_combout\,
	datac => \registros|ALT_INV_Mux9~1_combout\,
	datad => \registros|ALT_INV_Mux9~6_combout\,
	datae => \registros|ALT_INV_Mux9~10_combout\,
	combout => \registros|Mux9~11_combout\);

\registros|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[3][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[2][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[1][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][0]~q\,
	datab => \registros|ALT_INV_registerFile[1][0]~q\,
	datac => \registros|ALT_INV_registerFile[2][0]~q\,
	datad => \registros|ALT_INV_registerFile[3][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux4~5_combout\);

\registros|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[7][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[6][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[5][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][0]~q\,
	datab => \registros|ALT_INV_registerFile[5][0]~q\,
	datac => \registros|ALT_INV_registerFile[6][0]~q\,
	datad => \registros|ALT_INV_registerFile[7][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux4~6_combout\);

\registros|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[11][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[10][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[9][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][0]~q\,
	datab => \registros|ALT_INV_registerFile[9][0]~q\,
	datac => \registros|ALT_INV_registerFile[10][0]~q\,
	datad => \registros|ALT_INV_registerFile[11][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux4~7_combout\);

\registros|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[15][0]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[14][0]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[13][0]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][0]~q\,
	datab => \registros|ALT_INV_registerFile[13][0]~q\,
	datac => \registros|ALT_INV_registerFile[14][0]~q\,
	datad => \registros|ALT_INV_registerFile[15][0]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux4~8_combout\);

\registros|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~9_combout\ = ( \registros|Mux4~7_combout\ & ( \registros|Mux4~8_combout\ & ( ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (\registros|Mux4~5_combout\)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux4~6_combout\)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) ) ) ) # ( !\registros|Mux4~7_combout\ & ( \registros|Mux4~8_combout\ & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & (\registros|Mux4~5_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux4~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) ) ) ) # ( \registros|Mux4~7_combout\ & ( !\registros|Mux4~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux4~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & 
-- ((\registros|Mux4~6_combout\)))) ) ) ) # ( !\registros|Mux4~7_combout\ & ( !\registros|Mux4~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (\registros|Mux4~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux4~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	datac => \registros|ALT_INV_Mux4~5_combout\,
	datad => \registros|ALT_INV_Mux4~6_combout\,
	datae => \registros|ALT_INV_Mux4~7_combout\,
	dataf => \registros|ALT_INV_Mux4~8_combout\,
	combout => \registros|Mux4~9_combout\);

\ALU1|Add0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add0~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \ALU1|Add0~22_cout\);

\ALU1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add0~13_sumout\ = SUM(( !\registros|Mux9~11_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux4~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux4~4_combout\)) ) + ( \ALU1|Add0~22_cout\ ))
-- \ALU1|Add0~14\ = CARRY(( !\registros|Mux9~11_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux4~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux4~4_combout\)) ) + ( \ALU1|Add0~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux4~4_combout\,
	datad => \registros|ALT_INV_Mux9~11_combout\,
	dataf => \registros|ALT_INV_Mux4~9_combout\,
	cin => \ALU1|Add0~22_cout\,
	sumout => \ALU1|Add0~13_sumout\,
	cout => \ALU1|Add0~14\);

\registros|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux4~10_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux4~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\registros|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datab => \registros|ALT_INV_Mux4~4_combout\,
	datac => \registros|ALT_INV_Mux4~9_combout\,
	combout => \registros|Mux4~10_combout\);

\ALU1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux9~0_combout\ = ( \registros|Mux4~10_combout\ & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) ) ) ) # ( !\registros|Mux4~10_combout\ & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (\registros|Mux9~11_combout\)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- (((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) ) ) ) # ( \registros|Mux4~10_combout\ & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) 
-- & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27))) ) ) ) # ( !\registros|Mux4~10_combout\ & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (\registros|Mux9~11_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000101011001000110010001000011010001110110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datad => \registros|ALT_INV_Mux9~11_combout\,
	datae => \registros|ALT_INV_Mux4~10_combout\,
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	combout => \ALU1|Mux9~0_combout\);

\ALU1|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux9~1_combout\ = ( \registros|Mux4~10_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # 
-- ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & \registros|Mux9~11_combout\)))) ) ) # ( 
-- !\registros|Mux4~10_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010001110100011101001111010001110100011101000111010011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datad => \registros|ALT_INV_Mux9~11_combout\,
	datae => \registros|ALT_INV_Mux4~10_combout\,
	combout => \ALU1|Mux9~1_combout\);

\ALU1|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux9~2_combout\ = ( \ALU1|Mux9~0_combout\ & ( \ALU1|Mux9~1_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27))) ) ) ) # ( !\ALU1|Mux9~0_combout\ & ( \ALU1|Mux9~1_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & 
-- ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))) ) ) ) # ( \ALU1|Mux9~0_combout\ & ( !\ALU1|Mux9~1_combout\ & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((\ALU1|Add0~13_sumout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27))) ) ) ) # ( 
-- !\ALU1|Mux9~0_combout\ & ( !\ALU1|Mux9~1_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((!\ALU1|Add0~13_sumout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001000100010001001110111001010001010100011111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datad => \ALU1|ALT_INV_Add0~13_sumout\,
	datae => \ALU1|ALT_INV_Mux9~0_combout\,
	dataf => \ALU1|ALT_INV_Mux9~1_combout\,
	combout => \ALU1|Mux9~2_combout\);

\ALU1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add1~1_sumout\ = SUM(( \registros|Mux9~11_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux4~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux4~4_combout\)) ) + ( !VCC ))
-- \ALU1|Add1~2\ = CARRY(( \registros|Mux9~11_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux4~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux4~4_combout\)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux4~4_combout\,
	datad => \registros|ALT_INV_Mux9~11_combout\,
	dataf => \registros|ALT_INV_Mux4~9_combout\,
	cin => GND,
	sumout => \ALU1|Add1~1_sumout\,
	cout => \ALU1|Add1~2\);

\ALU1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux0~0_combout\ = !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (!\ALU1|Add1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \ALU1|ALT_INV_Add1~1_sumout\,
	combout => \ALU1|Mux0~0_combout\);

\ALU1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux1~0_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & 
-- ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	combout => \ALU1|Mux1~0_combout\);

\ALU1|temp[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|temp\(0) = ( \ALU1|temp\(0) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux0~0_combout\ ) ) ) # ( !\ALU1|temp\(0) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux0~0_combout\ ) ) ) # ( \ALU1|temp\(0) & ( !\ALU1|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux0~0_combout\,
	datae => \ALU1|ALT_INV_temp\(0),
	dataf => \ALU1|ALT_INV_Mux1~0_combout\,
	combout => \ALU1|temp\(0));

\ALU1|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux9~3_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( (\ALU1|Mux9~2_combout\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # ((!\ALU1|Mux9~0_combout\) # ((\ALU1|temp\(0)))))) ) ) # ( 
-- \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( (\ALU1|Mux9~2_combout\ & ((!\ALU1|Mux9~1_combout\ & (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & !\ALU1|temp\(0))) # (\ALU1|Add1~1_sumout\))) # 
-- (\ALU1|Mux9~1_combout\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # ((\ALU1|temp\(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001000110010001000110010001000110011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \ALU1|ALT_INV_Mux9~2_combout\,
	datac => \ALU1|ALT_INV_Add1~1_sumout\,
	datad => \ALU1|ALT_INV_Mux9~1_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	dataf => \ALU1|ALT_INV_temp\(0),
	datag => \ALU1|ALT_INV_Mux9~0_combout\,
	combout => \ALU1|Mux9~3_combout\);

\ALU1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux14~0_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & (((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011111111110011001111111111001100111111111100110011111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	combout => \ALU1|Mux14~0_combout\);

\ALU1|Result[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result\(0) = ( \ALU1|Result\(0) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux9~3_combout\ ) ) ) # ( !\ALU1|Result\(0) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux9~3_combout\ ) ) ) # ( \ALU1|Result\(0) & ( !\ALU1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux9~3_combout\,
	datae => \ALU1|ALT_INV_Result\(0),
	dataf => \ALU1|ALT_INV_Mux14~0_combout\,
	combout => \ALU1|Result\(0));

\registros|registerFile[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[16][1]~q\);

\registros|registerFile[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[20][1]~q\);

\registros|registerFile[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[24][1]~q\);

\registros|registerFile[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[28][1]~q\);

\registros|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[28][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[24][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[20][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][1]~q\,
	datab => \registros|ALT_INV_registerFile[20][1]~q\,
	datac => \registros|ALT_INV_registerFile[24][1]~q\,
	datad => \registros|ALT_INV_registerFile[28][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux3~0_combout\);

\registros|registerFile[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[17][1]~q\);

\registros|registerFile[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[21][1]~q\);

\registros|registerFile[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[25][1]~q\);

\registros|registerFile[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[29][1]~q\);

\registros|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[29][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[25][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[21][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[17][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][1]~q\,
	datab => \registros|ALT_INV_registerFile[21][1]~q\,
	datac => \registros|ALT_INV_registerFile[25][1]~q\,
	datad => \registros|ALT_INV_registerFile[29][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux3~1_combout\);

\registros|registerFile[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[18][1]~q\);

\registros|registerFile[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[22][1]~q\);

\registros|registerFile[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[26][1]~q\);

\registros|registerFile[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[30][1]~q\);

\registros|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[30][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[26][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[22][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][1]~q\,
	datab => \registros|ALT_INV_registerFile[22][1]~q\,
	datac => \registros|ALT_INV_registerFile[26][1]~q\,
	datad => \registros|ALT_INV_registerFile[30][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux3~2_combout\);

\registros|registerFile[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[19][1]~q\);

\registros|registerFile[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[23][1]~q\);

\registros|registerFile[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[27][1]~q\);

\registros|registerFile[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[31][1]~q\);

\registros|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[31][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[27][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[23][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][1]~q\,
	datab => \registros|ALT_INV_registerFile[23][1]~q\,
	datac => \registros|ALT_INV_registerFile[27][1]~q\,
	datad => \registros|ALT_INV_registerFile[31][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux3~3_combout\);

\registros|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux3~3_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux3~2_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux3~1_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( 
-- \registros|Mux3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux3~0_combout\,
	datab => \registros|ALT_INV_Mux3~1_combout\,
	datac => \registros|ALT_INV_Mux3~2_combout\,
	datad => \registros|ALT_INV_Mux3~3_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux3~4_combout\);

\registros|registerFile[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[0][1]~q\);

\registros|registerFile[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[1][1]~q\);

\registros|registerFile[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[2][1]~q\);

\registros|registerFile[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[3][1]~q\);

\registros|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[3][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[2][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[1][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][1]~q\,
	datab => \registros|ALT_INV_registerFile[1][1]~q\,
	datac => \registros|ALT_INV_registerFile[2][1]~q\,
	datad => \registros|ALT_INV_registerFile[3][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux3~5_combout\);

\registros|registerFile[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[4][1]~q\);

\registros|registerFile[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[5][1]~q\);

\registros|registerFile[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[6][1]~q\);

\registros|registerFile[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[7][1]~q\);

\registros|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[7][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[6][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[5][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][1]~q\,
	datab => \registros|ALT_INV_registerFile[5][1]~q\,
	datac => \registros|ALT_INV_registerFile[6][1]~q\,
	datad => \registros|ALT_INV_registerFile[7][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux3~6_combout\);

\registros|registerFile[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[8][1]~q\);

\registros|registerFile[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[9][1]~q\);

\registros|registerFile[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[10][1]~q\);

\registros|registerFile[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[11][1]~q\);

\registros|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[11][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[10][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[9][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][1]~q\,
	datab => \registros|ALT_INV_registerFile[9][1]~q\,
	datac => \registros|ALT_INV_registerFile[10][1]~q\,
	datad => \registros|ALT_INV_registerFile[11][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux3~7_combout\);

\registros|registerFile[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[12][1]~q\);

\registros|registerFile[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[13][1]~q\);

\registros|registerFile[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[14][1]~q\);

\registros|registerFile[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(1),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[15][1]~q\);

\registros|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[15][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[14][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[13][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][1]~q\,
	datab => \registros|ALT_INV_registerFile[13][1]~q\,
	datac => \registros|ALT_INV_registerFile[14][1]~q\,
	datad => \registros|ALT_INV_registerFile[15][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux3~8_combout\);

\registros|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~9_combout\ = ( \registros|Mux3~7_combout\ & ( \registros|Mux3~8_combout\ & ( ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (\registros|Mux3~5_combout\)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux3~6_combout\)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) ) ) ) # ( !\registros|Mux3~7_combout\ & ( \registros|Mux3~8_combout\ & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & (\registros|Mux3~5_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux3~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) ) ) ) # ( \registros|Mux3~7_combout\ & ( !\registros|Mux3~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux3~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & 
-- ((\registros|Mux3~6_combout\)))) ) ) ) # ( !\registros|Mux3~7_combout\ & ( !\registros|Mux3~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (\registros|Mux3~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux3~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	datac => \registros|ALT_INV_Mux3~5_combout\,
	datad => \registros|ALT_INV_Mux3~6_combout\,
	datae => \registros|ALT_INV_Mux3~7_combout\,
	dataf => \registros|ALT_INV_Mux3~8_combout\,
	combout => \registros|Mux3~9_combout\);

\registros|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux3~10_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux3~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\registros|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datab => \registros|ALT_INV_Mux3~4_combout\,
	datac => \registros|ALT_INV_Mux3~9_combout\,
	combout => \registros|Mux3~10_combout\);

\registros|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[11][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[10][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[9][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][1]~q\,
	datab => \registros|ALT_INV_registerFile[9][1]~q\,
	datac => \registros|ALT_INV_registerFile[10][1]~q\,
	datad => \registros|ALT_INV_registerFile[11][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux8~0_combout\);

\registros|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[28][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[24][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[20][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][1]~q\,
	datab => \registros|ALT_INV_registerFile[20][1]~q\,
	datac => \registros|ALT_INV_registerFile[24][1]~q\,
	datad => \registros|ALT_INV_registerFile[28][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux8~1_combout\);

\registros|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[29][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[25][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[21][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[17][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][1]~q\,
	datab => \registros|ALT_INV_registerFile[21][1]~q\,
	datac => \registros|ALT_INV_registerFile[25][1]~q\,
	datad => \registros|ALT_INV_registerFile[29][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux8~2_combout\);

\registros|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[30][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[26][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[22][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][1]~q\,
	datab => \registros|ALT_INV_registerFile[22][1]~q\,
	datac => \registros|ALT_INV_registerFile[26][1]~q\,
	datad => \registros|ALT_INV_registerFile[30][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux8~3_combout\);

\registros|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[31][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[27][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[23][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][1]~q\,
	datab => \registros|ALT_INV_registerFile[23][1]~q\,
	datac => \registros|ALT_INV_registerFile[27][1]~q\,
	datad => \registros|ALT_INV_registerFile[31][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux8~4_combout\);

\registros|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux8~4_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux8~3_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux8~2_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( 
-- \registros|Mux8~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux8~1_combout\,
	datab => \registros|ALT_INV_Mux8~2_combout\,
	datac => \registros|ALT_INV_Mux8~3_combout\,
	datad => \registros|ALT_INV_Mux8~4_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux8~5_combout\);

\registros|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[3][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[2][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[1][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][1]~q\,
	datab => \registros|ALT_INV_registerFile[1][1]~q\,
	datac => \registros|ALT_INV_registerFile[2][1]~q\,
	datad => \registros|ALT_INV_registerFile[3][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux8~6_combout\);

\registros|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[15][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[14][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[13][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][1]~q\,
	datab => \registros|ALT_INV_registerFile[13][1]~q\,
	datac => \registros|ALT_INV_registerFile[14][1]~q\,
	datad => \registros|ALT_INV_registerFile[15][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux8~7_combout\);

\registros|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[7][1]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[6][1]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[5][1]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][1]~q\,
	datab => \registros|ALT_INV_registerFile[5][1]~q\,
	datac => \registros|ALT_INV_registerFile[6][1]~q\,
	datad => \registros|ALT_INV_registerFile[7][1]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux8~8_combout\);

\registros|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~9_combout\ = ( \registros|Mux8~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux8~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux8~7_combout\)))) ) ) # ( !\registros|Mux8~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (\registros|Mux8~6_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux8~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111100001000001110110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	datac => \registros|ALT_INV_Mux8~6_combout\,
	datad => \registros|ALT_INV_Mux8~7_combout\,
	datae => \registros|ALT_INV_Mux8~8_combout\,
	combout => \registros|Mux8~9_combout\);

\registros|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux8~10_combout\ = ( \registros|Mux8~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & ((!\registros|Mux9~0_combout\) # ((\registros|Mux8~0_combout\)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux8~5_combout\)))) ) ) # ( !\registros|Mux8~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (\registros|Mux9~0_combout\ & 
-- (\registros|Mux8~0_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux8~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111100010101101111100000010010101111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datab => \registros|ALT_INV_Mux9~0_combout\,
	datac => \registros|ALT_INV_Mux8~0_combout\,
	datad => \registros|ALT_INV_Mux8~5_combout\,
	datae => \registros|ALT_INV_Mux8~9_combout\,
	combout => \registros|Mux8~10_combout\);

\ALU1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add1~5_sumout\ = SUM(( \registros|Mux8~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux3~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux3~4_combout\)) ) + ( \ALU1|Add1~2\ ))
-- \ALU1|Add1~6\ = CARRY(( \registros|Mux8~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux3~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux3~4_combout\)) ) + ( \ALU1|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux3~4_combout\,
	datad => \registros|ALT_INV_Mux8~10_combout\,
	dataf => \registros|ALT_INV_Mux3~9_combout\,
	cin => \ALU1|Add1~2\,
	sumout => \ALU1|Add1~5_sumout\,
	cout => \ALU1|Add1~6\);

\ALU1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux4~0_combout\ = !\ALU1|Add1~5_sumout\ $ (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (!\ALU1|Add1~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \ALU1|ALT_INV_Add1~1_sumout\,
	datac => \ALU1|ALT_INV_Add1~5_sumout\,
	combout => \ALU1|Mux4~0_combout\);

\ALU1|temp[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|temp\(1) = ( \ALU1|temp\(1) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux4~0_combout\ ) ) ) # ( !\ALU1|temp\(1) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux4~0_combout\ ) ) ) # ( \ALU1|temp\(1) & ( !\ALU1|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux4~0_combout\,
	datae => \ALU1|ALT_INV_temp\(1),
	dataf => \ALU1|ALT_INV_Mux1~0_combout\,
	combout => \ALU1|temp\(1));

\ALU1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux10~0_combout\ = (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	combout => \ALU1|Mux10~0_combout\);

\ALU1|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux10~1_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110100001101000011010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	combout => \ALU1|Mux10~1_combout\);

\ALU1|Result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result~0_combout\ = (\registros|Mux8~10_combout\ & \registros|Mux3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux8~10_combout\,
	datab => \registros|ALT_INV_Mux3~10_combout\,
	combout => \ALU1|Result~0_combout\);

\ALU1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add0~17_sumout\ = SUM(( !\registros|Mux8~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux3~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux3~4_combout\)) ) + ( \ALU1|Add0~14\ ))
-- \ALU1|Add0~18\ = CARRY(( !\registros|Mux8~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux3~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux3~4_combout\)) ) + ( \ALU1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux3~4_combout\,
	datad => \registros|ALT_INV_Mux8~10_combout\,
	dataf => \registros|ALT_INV_Mux3~9_combout\,
	cin => \ALU1|Add0~14\,
	sumout => \ALU1|Add0~17_sumout\,
	cout => \ALU1|Add0~18\);

\ALU1|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux10~2_combout\ = (!\registros|Mux8~10_combout\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\registros|Mux3~10_combout\)))) # (\registros|Mux8~10_combout\ & (\registros|Mux3~10_combout\ & 
-- ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000011111101000000001111110100000000111111010000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux8~10_combout\,
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \registros|ALT_INV_Mux3~10_combout\,
	combout => \ALU1|Mux10~2_combout\);

\ALU1|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux10~3_combout\ = ( \ALU1|Add0~17_sumout\ & ( \ALU1|Mux10~2_combout\ & ( (!\ALU1|Mux10~0_combout\ & (((\ALU1|Mux10~1_combout\)))) # (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (\ALU1|Add0~13_sumout\)) # (\ALU1|Mux10~1_combout\ & 
-- ((\ALU1|Result~0_combout\))))) ) ) ) # ( !\ALU1|Add0~17_sumout\ & ( \ALU1|Mux10~2_combout\ & ( (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (!\ALU1|Add0~13_sumout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~0_combout\))))) ) ) ) # ( 
-- \ALU1|Add0~17_sumout\ & ( !\ALU1|Mux10~2_combout\ & ( (!\ALU1|Mux10~0_combout\) # ((!\ALU1|Mux10~1_combout\ & (\ALU1|Add0~13_sumout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~0_combout\)))) ) ) ) # ( !\ALU1|Add0~17_sumout\ & ( !\ALU1|Mux10~2_combout\ & 
-- ( (!\ALU1|Mux10~0_combout\ & (((!\ALU1|Mux10~1_combout\)))) # (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (!\ALU1|Add0~13_sumout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100011110111001101111100100000001000110001110000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1|ALT_INV_Add0~13_sumout\,
	datab => \ALU1|ALT_INV_Mux10~0_combout\,
	datac => \ALU1|ALT_INV_Mux10~1_combout\,
	datad => \ALU1|ALT_INV_Result~0_combout\,
	datae => \ALU1|ALT_INV_Add0~17_sumout\,
	dataf => \ALU1|ALT_INV_Mux10~2_combout\,
	combout => \ALU1|Mux10~3_combout\);

\ALU1|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux10~4_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101000100010101110100010001010111010001000101011101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	combout => \ALU1|Mux10~4_combout\);

\ALU1|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux10~5_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010101010100010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	combout => \ALU1|Mux10~5_combout\);

\ALU1|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux10~6_combout\ = ( \ALU1|Mux10~4_combout\ & ( \ALU1|Mux10~5_combout\ & ( \registros|Mux3~10_combout\ ) ) ) # ( !\ALU1|Mux10~4_combout\ & ( \ALU1|Mux10~5_combout\ & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) ) ) ) # ( 
-- \ALU1|Mux10~4_combout\ & ( !\ALU1|Mux10~5_combout\ & ( \ALU1|temp\(1) ) ) ) # ( !\ALU1|Mux10~4_combout\ & ( !\ALU1|Mux10~5_combout\ & ( \ALU1|Mux10~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux3~10_combout\,
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	datac => \ALU1|ALT_INV_temp\(1),
	datad => \ALU1|ALT_INV_Mux10~3_combout\,
	datae => \ALU1|ALT_INV_Mux10~4_combout\,
	dataf => \ALU1|ALT_INV_Mux10~5_combout\,
	combout => \ALU1|Mux10~6_combout\);

\ALU1|Result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result\(1) = ( \ALU1|Result\(1) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux10~6_combout\ ) ) ) # ( !\ALU1|Result\(1) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux10~6_combout\ ) ) ) # ( \ALU1|Result\(1) & ( !\ALU1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux10~6_combout\,
	datae => \ALU1|ALT_INV_Result\(1),
	dataf => \ALU1|ALT_INV_Mux14~0_combout\,
	combout => \ALU1|Result\(1));

\registros|registerFile[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[16][2]~q\);

\registros|registerFile[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[20][2]~q\);

\registros|registerFile[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[24][2]~q\);

\registros|registerFile[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[28][2]~q\);

\registros|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[28][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[24][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[20][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][2]~q\,
	datab => \registros|ALT_INV_registerFile[20][2]~q\,
	datac => \registros|ALT_INV_registerFile[24][2]~q\,
	datad => \registros|ALT_INV_registerFile[28][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux2~0_combout\);

\registros|registerFile[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[17][2]~q\);

\registros|registerFile[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[21][2]~q\);

\registros|registerFile[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[25][2]~q\);

\registros|registerFile[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[29][2]~q\);

\registros|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[29][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[25][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[21][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][2]~q\,
	datab => \registros|ALT_INV_registerFile[21][2]~q\,
	datac => \registros|ALT_INV_registerFile[25][2]~q\,
	datad => \registros|ALT_INV_registerFile[29][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux2~1_combout\);

\registros|registerFile[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[18][2]~q\);

\registros|registerFile[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[22][2]~q\);

\registros|registerFile[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[26][2]~q\);

\registros|registerFile[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[30][2]~q\);

\registros|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[30][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[26][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[22][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][2]~q\,
	datab => \registros|ALT_INV_registerFile[22][2]~q\,
	datac => \registros|ALT_INV_registerFile[26][2]~q\,
	datad => \registros|ALT_INV_registerFile[30][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux2~2_combout\);

\registros|registerFile[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[19][2]~q\);

\registros|registerFile[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[23][2]~q\);

\registros|registerFile[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[27][2]~q\);

\registros|registerFile[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[31][2]~q\);

\registros|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[31][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[27][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[23][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][2]~q\,
	datab => \registros|ALT_INV_registerFile[23][2]~q\,
	datac => \registros|ALT_INV_registerFile[27][2]~q\,
	datad => \registros|ALT_INV_registerFile[31][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux2~3_combout\);

\registros|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux2~3_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux2~2_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux2~1_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( 
-- \registros|Mux2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux2~0_combout\,
	datab => \registros|ALT_INV_Mux2~1_combout\,
	datac => \registros|ALT_INV_Mux2~2_combout\,
	datad => \registros|ALT_INV_Mux2~3_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux2~4_combout\);

\registros|registerFile[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[0][2]~q\);

\registros|registerFile[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[1][2]~q\);

\registros|registerFile[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[2][2]~q\);

\registros|registerFile[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[3][2]~q\);

\registros|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[3][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[2][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[1][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][2]~q\,
	datab => \registros|ALT_INV_registerFile[1][2]~q\,
	datac => \registros|ALT_INV_registerFile[2][2]~q\,
	datad => \registros|ALT_INV_registerFile[3][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux2~5_combout\);

\registros|registerFile[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[4][2]~q\);

\registros|registerFile[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[5][2]~q\);

\registros|registerFile[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[6][2]~q\);

\registros|registerFile[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[7][2]~q\);

\registros|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[7][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[6][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[5][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][2]~q\,
	datab => \registros|ALT_INV_registerFile[5][2]~q\,
	datac => \registros|ALT_INV_registerFile[6][2]~q\,
	datad => \registros|ALT_INV_registerFile[7][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux2~6_combout\);

\registros|registerFile[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[8][2]~q\);

\registros|registerFile[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[9][2]~q\);

\registros|registerFile[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[10][2]~q\);

\registros|registerFile[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[11][2]~q\);

\registros|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[11][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[10][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[9][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][2]~q\,
	datab => \registros|ALT_INV_registerFile[9][2]~q\,
	datac => \registros|ALT_INV_registerFile[10][2]~q\,
	datad => \registros|ALT_INV_registerFile[11][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux2~7_combout\);

\registros|registerFile[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[12][2]~q\);

\registros|registerFile[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[13][2]~q\);

\registros|registerFile[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[14][2]~q\);

\registros|registerFile[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(2),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[15][2]~q\);

\registros|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[15][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[14][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[13][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][2]~q\,
	datab => \registros|ALT_INV_registerFile[13][2]~q\,
	datac => \registros|ALT_INV_registerFile[14][2]~q\,
	datad => \registros|ALT_INV_registerFile[15][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux2~8_combout\);

\registros|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~9_combout\ = ( \registros|Mux2~7_combout\ & ( \registros|Mux2~8_combout\ & ( ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (\registros|Mux2~5_combout\)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux2~6_combout\)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) ) ) ) # ( !\registros|Mux2~7_combout\ & ( \registros|Mux2~8_combout\ & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & (\registros|Mux2~5_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux2~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) ) ) ) # ( \registros|Mux2~7_combout\ & ( !\registros|Mux2~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux2~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & 
-- ((\registros|Mux2~6_combout\)))) ) ) ) # ( !\registros|Mux2~7_combout\ & ( !\registros|Mux2~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (\registros|Mux2~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux2~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	datac => \registros|ALT_INV_Mux2~5_combout\,
	datad => \registros|ALT_INV_Mux2~6_combout\,
	datae => \registros|ALT_INV_Mux2~7_combout\,
	dataf => \registros|ALT_INV_Mux2~8_combout\,
	combout => \registros|Mux2~9_combout\);

\registros|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux2~10_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux2~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\registros|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datab => \registros|ALT_INV_Mux2~4_combout\,
	datac => \registros|ALT_INV_Mux2~9_combout\,
	combout => \registros|Mux2~10_combout\);

\registros|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[11][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[10][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[9][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][2]~q\,
	datab => \registros|ALT_INV_registerFile[9][2]~q\,
	datac => \registros|ALT_INV_registerFile[10][2]~q\,
	datad => \registros|ALT_INV_registerFile[11][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux7~0_combout\);

\registros|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[28][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[24][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[20][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][2]~q\,
	datab => \registros|ALT_INV_registerFile[20][2]~q\,
	datac => \registros|ALT_INV_registerFile[24][2]~q\,
	datad => \registros|ALT_INV_registerFile[28][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux7~1_combout\);

\registros|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[29][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[25][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[21][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][2]~q\,
	datab => \registros|ALT_INV_registerFile[21][2]~q\,
	datac => \registros|ALT_INV_registerFile[25][2]~q\,
	datad => \registros|ALT_INV_registerFile[29][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux7~2_combout\);

\registros|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[30][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[26][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[22][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][2]~q\,
	datab => \registros|ALT_INV_registerFile[22][2]~q\,
	datac => \registros|ALT_INV_registerFile[26][2]~q\,
	datad => \registros|ALT_INV_registerFile[30][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux7~3_combout\);

\registros|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[31][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[27][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[23][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][2]~q\,
	datab => \registros|ALT_INV_registerFile[23][2]~q\,
	datac => \registros|ALT_INV_registerFile[27][2]~q\,
	datad => \registros|ALT_INV_registerFile[31][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux7~4_combout\);

\registros|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux7~4_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux7~3_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux7~2_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( 
-- \registros|Mux7~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux7~1_combout\,
	datab => \registros|ALT_INV_Mux7~2_combout\,
	datac => \registros|ALT_INV_Mux7~3_combout\,
	datad => \registros|ALT_INV_Mux7~4_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux7~5_combout\);

\registros|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[3][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[2][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[1][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][2]~q\,
	datab => \registros|ALT_INV_registerFile[1][2]~q\,
	datac => \registros|ALT_INV_registerFile[2][2]~q\,
	datad => \registros|ALT_INV_registerFile[3][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux7~6_combout\);

\registros|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[15][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[14][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[13][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][2]~q\,
	datab => \registros|ALT_INV_registerFile[13][2]~q\,
	datac => \registros|ALT_INV_registerFile[14][2]~q\,
	datad => \registros|ALT_INV_registerFile[15][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux7~7_combout\);

\registros|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[7][2]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[6][2]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[5][2]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][2]~q\,
	datab => \registros|ALT_INV_registerFile[5][2]~q\,
	datac => \registros|ALT_INV_registerFile[6][2]~q\,
	datad => \registros|ALT_INV_registerFile[7][2]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux7~8_combout\);

\registros|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~9_combout\ = ( \registros|Mux7~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux7~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux7~7_combout\)))) ) ) # ( !\registros|Mux7~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (\registros|Mux7~6_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux7~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111100001000001110110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	datac => \registros|ALT_INV_Mux7~6_combout\,
	datad => \registros|ALT_INV_Mux7~7_combout\,
	datae => \registros|ALT_INV_Mux7~8_combout\,
	combout => \registros|Mux7~9_combout\);

\registros|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux7~10_combout\ = ( \registros|Mux7~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & ((!\registros|Mux9~0_combout\) # ((\registros|Mux7~0_combout\)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux7~5_combout\)))) ) ) # ( !\registros|Mux7~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (\registros|Mux9~0_combout\ & 
-- (\registros|Mux7~0_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux7~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111100010101101111100000010010101111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datab => \registros|ALT_INV_Mux9~0_combout\,
	datac => \registros|ALT_INV_Mux7~0_combout\,
	datad => \registros|ALT_INV_Mux7~5_combout\,
	datae => \registros|ALT_INV_Mux7~9_combout\,
	combout => \registros|Mux7~10_combout\);

\ALU1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add1~9_sumout\ = SUM(( \registros|Mux7~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux2~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux2~4_combout\)) ) + ( \ALU1|Add1~6\ ))
-- \ALU1|Add1~10\ = CARRY(( \registros|Mux7~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux2~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux2~4_combout\)) ) + ( \ALU1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux2~4_combout\,
	datad => \registros|ALT_INV_Mux7~10_combout\,
	dataf => \registros|ALT_INV_Mux2~9_combout\,
	cin => \ALU1|Add1~6\,
	sumout => \ALU1|Add1~9_sumout\,
	cout => \ALU1|Add1~10\);

\ALU1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux5~0_combout\ = !\ALU1|Add1~9_sumout\ $ (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # ((!\ALU1|Add1~1_sumout\) # (!\ALU1|Add1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110000000011111111000000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \ALU1|ALT_INV_Add1~1_sumout\,
	datac => \ALU1|ALT_INV_Add1~5_sumout\,
	datad => \ALU1|ALT_INV_Add1~9_sumout\,
	combout => \ALU1|Mux5~0_combout\);

\ALU1|temp[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|temp\(2) = ( \ALU1|temp\(2) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux5~0_combout\ ) ) ) # ( !\ALU1|temp\(2) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux5~0_combout\ ) ) ) # ( \ALU1|temp\(2) & ( !\ALU1|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux5~0_combout\,
	datae => \ALU1|ALT_INV_temp\(2),
	dataf => \ALU1|ALT_INV_Mux1~0_combout\,
	combout => \ALU1|temp\(2));

\ALU1|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux3~2_combout\ = (!\ALU1|Add0~13_sumout\ & !\ALU1|Add0~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1|ALT_INV_Add0~13_sumout\,
	datab => \ALU1|ALT_INV_Add0~17_sumout\,
	combout => \ALU1|Mux3~2_combout\);

\ALU1|Result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result~1_combout\ = (\registros|Mux7~10_combout\ & \registros|Mux2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux7~10_combout\,
	datab => \registros|ALT_INV_Mux2~10_combout\,
	combout => \ALU1|Result~1_combout\);

\ALU1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add0~9_sumout\ = SUM(( !\registros|Mux7~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux2~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux2~4_combout\)) ) + ( \ALU1|Add0~18\ ))
-- \ALU1|Add0~10\ = CARRY(( !\registros|Mux7~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux2~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux2~4_combout\)) ) + ( \ALU1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux2~4_combout\,
	datad => \registros|ALT_INV_Mux7~10_combout\,
	dataf => \registros|ALT_INV_Mux2~9_combout\,
	cin => \ALU1|Add0~18\,
	sumout => \ALU1|Add0~9_sumout\,
	cout => \ALU1|Add0~10\);

\ALU1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux11~0_combout\ = (!\registros|Mux7~10_combout\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\registros|Mux2~10_combout\)))) # (\registros|Mux7~10_combout\ & (\registros|Mux2~10_combout\ & 
-- ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000011111101000000001111110100000000111111010000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux7~10_combout\,
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \registros|ALT_INV_Mux2~10_combout\,
	combout => \ALU1|Mux11~0_combout\);

\ALU1|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux11~1_combout\ = ( \ALU1|Add0~9_sumout\ & ( \ALU1|Mux11~0_combout\ & ( (!\ALU1|Mux10~0_combout\ & (((\ALU1|Mux10~1_combout\)))) # (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (!\ALU1|Mux3~2_combout\)) # (\ALU1|Mux10~1_combout\ & 
-- ((\ALU1|Result~1_combout\))))) ) ) ) # ( !\ALU1|Add0~9_sumout\ & ( \ALU1|Mux11~0_combout\ & ( (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (\ALU1|Mux3~2_combout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~1_combout\))))) ) ) ) # ( 
-- \ALU1|Add0~9_sumout\ & ( !\ALU1|Mux11~0_combout\ & ( (!\ALU1|Mux10~0_combout\) # ((!\ALU1|Mux10~1_combout\ & (!\ALU1|Mux3~2_combout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~1_combout\)))) ) ) ) # ( !\ALU1|Add0~9_sumout\ & ( !\ALU1|Mux11~0_combout\ & 
-- ( (!\ALU1|Mux10~0_combout\ & (((!\ALU1|Mux10~1_combout\)))) # (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (\ALU1|Mux3~2_combout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010011111011001110111100010000000100110010110000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1|ALT_INV_Mux3~2_combout\,
	datab => \ALU1|ALT_INV_Mux10~0_combout\,
	datac => \ALU1|ALT_INV_Mux10~1_combout\,
	datad => \ALU1|ALT_INV_Result~1_combout\,
	datae => \ALU1|ALT_INV_Add0~9_sumout\,
	dataf => \ALU1|ALT_INV_Mux11~0_combout\,
	combout => \ALU1|Mux11~1_combout\);

\ALU1|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux11~2_combout\ = ( \ALU1|Mux10~4_combout\ & ( \ALU1|Mux10~5_combout\ & ( \registros|Mux2~10_combout\ ) ) ) # ( !\ALU1|Mux10~4_combout\ & ( \ALU1|Mux10~5_combout\ & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) ) ) ) # ( 
-- \ALU1|Mux10~4_combout\ & ( !\ALU1|Mux10~5_combout\ & ( \ALU1|temp\(2) ) ) ) # ( !\ALU1|Mux10~4_combout\ & ( !\ALU1|Mux10~5_combout\ & ( \ALU1|Mux11~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux2~10_combout\,
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	datac => \ALU1|ALT_INV_temp\(2),
	datad => \ALU1|ALT_INV_Mux11~1_combout\,
	datae => \ALU1|ALT_INV_Mux10~4_combout\,
	dataf => \ALU1|ALT_INV_Mux10~5_combout\,
	combout => \ALU1|Mux11~2_combout\);

\ALU1|Result[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result\(2) = ( \ALU1|Result\(2) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux11~2_combout\ ) ) ) # ( !\ALU1|Result\(2) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux11~2_combout\ ) ) ) # ( \ALU1|Result\(2) & ( !\ALU1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux11~2_combout\,
	datae => \ALU1|ALT_INV_Result\(2),
	dataf => \ALU1|ALT_INV_Mux14~0_combout\,
	combout => \ALU1|Result\(2));

\registros|registerFile[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[16][3]~q\);

\registros|registerFile[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[20][3]~q\);

\registros|registerFile[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[24][3]~q\);

\registros|registerFile[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[28][3]~q\);

\registros|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[28][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[24][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[20][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][3]~q\,
	datab => \registros|ALT_INV_registerFile[20][3]~q\,
	datac => \registros|ALT_INV_registerFile[24][3]~q\,
	datad => \registros|ALT_INV_registerFile[28][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux1~0_combout\);

\registros|registerFile[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[17][3]~q\);

\registros|registerFile[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[21][3]~q\);

\registros|registerFile[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[25][3]~q\);

\registros|registerFile[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[29][3]~q\);

\registros|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[29][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[25][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[21][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][3]~q\,
	datab => \registros|ALT_INV_registerFile[21][3]~q\,
	datac => \registros|ALT_INV_registerFile[25][3]~q\,
	datad => \registros|ALT_INV_registerFile[29][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux1~1_combout\);

\registros|registerFile[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[18][3]~q\);

\registros|registerFile[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[22][3]~q\);

\registros|registerFile[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[26][3]~q\);

\registros|registerFile[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[30][3]~q\);

\registros|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[30][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[26][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[22][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[18][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][3]~q\,
	datab => \registros|ALT_INV_registerFile[22][3]~q\,
	datac => \registros|ALT_INV_registerFile[26][3]~q\,
	datad => \registros|ALT_INV_registerFile[30][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux1~2_combout\);

\registros|registerFile[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[19][3]~q\);

\registros|registerFile[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[23][3]~q\);

\registros|registerFile[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[27][3]~q\);

\registros|registerFile[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[31][3]~q\);

\registros|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[31][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[27][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[23][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][3]~q\,
	datab => \registros|ALT_INV_registerFile[23][3]~q\,
	datac => \registros|ALT_INV_registerFile[27][3]~q\,
	datad => \registros|ALT_INV_registerFile[31][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux1~3_combout\);

\registros|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux1~3_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux1~2_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux1~1_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( 
-- \registros|Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux1~0_combout\,
	datab => \registros|ALT_INV_Mux1~1_combout\,
	datac => \registros|ALT_INV_Mux1~2_combout\,
	datad => \registros|ALT_INV_Mux1~3_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux1~4_combout\);

\registros|registerFile[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[0][3]~q\);

\registros|registerFile[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[1][3]~q\);

\registros|registerFile[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[2][3]~q\);

\registros|registerFile[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[3][3]~q\);

\registros|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[3][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[2][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[1][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][3]~q\,
	datab => \registros|ALT_INV_registerFile[1][3]~q\,
	datac => \registros|ALT_INV_registerFile[2][3]~q\,
	datad => \registros|ALT_INV_registerFile[3][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux1~5_combout\);

\registros|registerFile[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[4][3]~q\);

\registros|registerFile[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[5][3]~q\);

\registros|registerFile[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[6][3]~q\);

\registros|registerFile[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[7][3]~q\);

\registros|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[7][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[6][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[5][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][3]~q\,
	datab => \registros|ALT_INV_registerFile[5][3]~q\,
	datac => \registros|ALT_INV_registerFile[6][3]~q\,
	datad => \registros|ALT_INV_registerFile[7][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux1~6_combout\);

\registros|registerFile[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[8][3]~q\);

\registros|registerFile[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[9][3]~q\);

\registros|registerFile[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[10][3]~q\);

\registros|registerFile[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[11][3]~q\);

\registros|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[11][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[10][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[9][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][3]~q\,
	datab => \registros|ALT_INV_registerFile[9][3]~q\,
	datac => \registros|ALT_INV_registerFile[10][3]~q\,
	datad => \registros|ALT_INV_registerFile[11][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux1~7_combout\);

\registros|registerFile[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[12][3]~q\);

\registros|registerFile[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[13][3]~q\);

\registros|registerFile[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[14][3]~q\);

\registros|registerFile[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(3),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[15][3]~q\);

\registros|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[15][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[14][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[13][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][3]~q\,
	datab => \registros|ALT_INV_registerFile[13][3]~q\,
	datac => \registros|ALT_INV_registerFile[14][3]~q\,
	datad => \registros|ALT_INV_registerFile[15][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux1~8_combout\);

\registros|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~9_combout\ = ( \registros|Mux1~7_combout\ & ( \registros|Mux1~8_combout\ & ( ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (\registros|Mux1~5_combout\)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux1~6_combout\)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) ) ) ) # ( !\registros|Mux1~7_combout\ & ( \registros|Mux1~8_combout\ & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & (\registros|Mux1~5_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux1~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) ) ) ) # ( \registros|Mux1~7_combout\ & ( !\registros|Mux1~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux1~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & 
-- ((\registros|Mux1~6_combout\)))) ) ) ) # ( !\registros|Mux1~7_combout\ & ( !\registros|Mux1~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (\registros|Mux1~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux1~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	datac => \registros|ALT_INV_Mux1~5_combout\,
	datad => \registros|ALT_INV_Mux1~6_combout\,
	datae => \registros|ALT_INV_Mux1~7_combout\,
	dataf => \registros|ALT_INV_Mux1~8_combout\,
	combout => \registros|Mux1~9_combout\);

\registros|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux1~10_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux1~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\registros|Mux1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datab => \registros|ALT_INV_Mux1~4_combout\,
	datac => \registros|ALT_INV_Mux1~9_combout\,
	combout => \registros|Mux1~10_combout\);

\registros|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[11][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[10][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[9][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][3]~q\,
	datab => \registros|ALT_INV_registerFile[9][3]~q\,
	datac => \registros|ALT_INV_registerFile[10][3]~q\,
	datad => \registros|ALT_INV_registerFile[11][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux6~0_combout\);

\registros|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[28][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[24][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[20][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][3]~q\,
	datab => \registros|ALT_INV_registerFile[20][3]~q\,
	datac => \registros|ALT_INV_registerFile[24][3]~q\,
	datad => \registros|ALT_INV_registerFile[28][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux6~1_combout\);

\registros|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[29][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[25][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[21][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][3]~q\,
	datab => \registros|ALT_INV_registerFile[21][3]~q\,
	datac => \registros|ALT_INV_registerFile[25][3]~q\,
	datad => \registros|ALT_INV_registerFile[29][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux6~2_combout\);

\registros|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[30][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[26][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[22][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[18][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][3]~q\,
	datab => \registros|ALT_INV_registerFile[22][3]~q\,
	datac => \registros|ALT_INV_registerFile[26][3]~q\,
	datad => \registros|ALT_INV_registerFile[30][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux6~3_combout\);

\registros|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[31][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[27][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[23][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][3]~q\,
	datab => \registros|ALT_INV_registerFile[23][3]~q\,
	datac => \registros|ALT_INV_registerFile[27][3]~q\,
	datad => \registros|ALT_INV_registerFile[31][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux6~4_combout\);

\registros|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux6~4_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux6~3_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux6~2_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( 
-- \registros|Mux6~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux6~1_combout\,
	datab => \registros|ALT_INV_Mux6~2_combout\,
	datac => \registros|ALT_INV_Mux6~3_combout\,
	datad => \registros|ALT_INV_Mux6~4_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux6~5_combout\);

\registros|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[3][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[2][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[1][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][3]~q\,
	datab => \registros|ALT_INV_registerFile[1][3]~q\,
	datac => \registros|ALT_INV_registerFile[2][3]~q\,
	datad => \registros|ALT_INV_registerFile[3][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux6~6_combout\);

\registros|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[15][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[14][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[13][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][3]~q\,
	datab => \registros|ALT_INV_registerFile[13][3]~q\,
	datac => \registros|ALT_INV_registerFile[14][3]~q\,
	datad => \registros|ALT_INV_registerFile[15][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux6~7_combout\);

\registros|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[7][3]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[6][3]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[5][3]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][3]~q\,
	datab => \registros|ALT_INV_registerFile[5][3]~q\,
	datac => \registros|ALT_INV_registerFile[6][3]~q\,
	datad => \registros|ALT_INV_registerFile[7][3]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux6~8_combout\);

\registros|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~9_combout\ = ( \registros|Mux6~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux6~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux6~7_combout\)))) ) ) # ( !\registros|Mux6~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (\registros|Mux6~6_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux6~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111100001000001110110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	datac => \registros|ALT_INV_Mux6~6_combout\,
	datad => \registros|ALT_INV_Mux6~7_combout\,
	datae => \registros|ALT_INV_Mux6~8_combout\,
	combout => \registros|Mux6~9_combout\);

\registros|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux6~10_combout\ = ( \registros|Mux6~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & ((!\registros|Mux9~0_combout\) # ((\registros|Mux6~0_combout\)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux6~5_combout\)))) ) ) # ( !\registros|Mux6~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (\registros|Mux9~0_combout\ & 
-- (\registros|Mux6~0_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux6~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111100010101101111100000010010101111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datab => \registros|ALT_INV_Mux9~0_combout\,
	datac => \registros|ALT_INV_Mux6~0_combout\,
	datad => \registros|ALT_INV_Mux6~5_combout\,
	datae => \registros|ALT_INV_Mux6~9_combout\,
	combout => \registros|Mux6~10_combout\);

\ALU1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add1~13_sumout\ = SUM(( \registros|Mux6~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux1~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux1~4_combout\)) ) + ( \ALU1|Add1~10\ ))
-- \ALU1|Add1~14\ = CARRY(( \registros|Mux6~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux1~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux1~4_combout\)) ) + ( \ALU1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux1~4_combout\,
	datad => \registros|ALT_INV_Mux6~10_combout\,
	dataf => \registros|ALT_INV_Mux1~9_combout\,
	cin => \ALU1|Add1~10\,
	sumout => \ALU1|Add1~13_sumout\,
	cout => \ALU1|Add1~14\);

\ALU1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux6~0_combout\ = ( \ALU1|Add1~13_sumout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # ((!\ALU1|Add1~1_sumout\) # ((!\ALU1|Add1~5_sumout\) # (!\ALU1|Add1~9_sumout\))) ) ) # ( !\ALU1|Add1~13_sumout\ & ( 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (\ALU1|Add1~1_sumout\ & (\ALU1|Add1~5_sumout\ & \ALU1|Add1~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111000000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \ALU1|ALT_INV_Add1~1_sumout\,
	datac => \ALU1|ALT_INV_Add1~5_sumout\,
	datad => \ALU1|ALT_INV_Add1~9_sumout\,
	datae => \ALU1|ALT_INV_Add1~13_sumout\,
	combout => \ALU1|Mux6~0_combout\);

\ALU1|temp[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|temp\(3) = ( \ALU1|temp\(3) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux6~0_combout\ ) ) ) # ( !\ALU1|temp\(3) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux6~0_combout\ ) ) ) # ( \ALU1|temp\(3) & ( !\ALU1|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux6~0_combout\,
	datae => \ALU1|ALT_INV_temp\(3),
	dataf => \ALU1|ALT_INV_Mux1~0_combout\,
	combout => \ALU1|temp\(3));

\ALU1|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux3~3_combout\ = (!\ALU1|Add0~9_sumout\ & (!\ALU1|Add0~13_sumout\ & !\ALU1|Add0~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1|ALT_INV_Add0~9_sumout\,
	datab => \ALU1|ALT_INV_Add0~13_sumout\,
	datac => \ALU1|ALT_INV_Add0~17_sumout\,
	combout => \ALU1|Mux3~3_combout\);

\ALU1|Result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result~2_combout\ = (\registros|Mux6~10_combout\ & \registros|Mux1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux6~10_combout\,
	datab => \registros|ALT_INV_Mux1~10_combout\,
	combout => \ALU1|Result~2_combout\);

\ALU1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add0~5_sumout\ = SUM(( !\registros|Mux6~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux1~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux1~4_combout\)) ) + ( \ALU1|Add0~10\ ))
-- \ALU1|Add0~6\ = CARRY(( !\registros|Mux6~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux1~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux1~4_combout\)) ) + ( \ALU1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux1~4_combout\,
	datad => \registros|ALT_INV_Mux6~10_combout\,
	dataf => \registros|ALT_INV_Mux1~9_combout\,
	cin => \ALU1|Add0~10\,
	sumout => \ALU1|Add0~5_sumout\,
	cout => \ALU1|Add0~6\);

\ALU1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux12~0_combout\ = (!\registros|Mux6~10_combout\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\registros|Mux1~10_combout\)))) # (\registros|Mux6~10_combout\ & (\registros|Mux1~10_combout\ & 
-- ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000011111101000000001111110100000000111111010000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux6~10_combout\,
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \registros|ALT_INV_Mux1~10_combout\,
	combout => \ALU1|Mux12~0_combout\);

\ALU1|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux12~1_combout\ = ( \ALU1|Add0~5_sumout\ & ( \ALU1|Mux12~0_combout\ & ( (!\ALU1|Mux10~0_combout\ & (((\ALU1|Mux10~1_combout\)))) # (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (!\ALU1|Mux3~3_combout\)) # (\ALU1|Mux10~1_combout\ & 
-- ((\ALU1|Result~2_combout\))))) ) ) ) # ( !\ALU1|Add0~5_sumout\ & ( \ALU1|Mux12~0_combout\ & ( (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (\ALU1|Mux3~3_combout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~2_combout\))))) ) ) ) # ( 
-- \ALU1|Add0~5_sumout\ & ( !\ALU1|Mux12~0_combout\ & ( (!\ALU1|Mux10~0_combout\) # ((!\ALU1|Mux10~1_combout\ & (!\ALU1|Mux3~3_combout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~2_combout\)))) ) ) ) # ( !\ALU1|Add0~5_sumout\ & ( !\ALU1|Mux12~0_combout\ & 
-- ( (!\ALU1|Mux10~0_combout\ & (((!\ALU1|Mux10~1_combout\)))) # (\ALU1|Mux10~0_combout\ & ((!\ALU1|Mux10~1_combout\ & (\ALU1|Mux3~3_combout\)) # (\ALU1|Mux10~1_combout\ & ((\ALU1|Result~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010011111011001110111100010000000100110010110000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1|ALT_INV_Mux3~3_combout\,
	datab => \ALU1|ALT_INV_Mux10~0_combout\,
	datac => \ALU1|ALT_INV_Mux10~1_combout\,
	datad => \ALU1|ALT_INV_Result~2_combout\,
	datae => \ALU1|ALT_INV_Add0~5_sumout\,
	dataf => \ALU1|ALT_INV_Mux12~0_combout\,
	combout => \ALU1|Mux12~1_combout\);

\ALU1|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux12~2_combout\ = ( \ALU1|Mux10~4_combout\ & ( \ALU1|Mux10~5_combout\ & ( \registros|Mux1~10_combout\ ) ) ) # ( !\ALU1|Mux10~4_combout\ & ( \ALU1|Mux10~5_combout\ & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) ) ) ) # ( 
-- \ALU1|Mux10~4_combout\ & ( !\ALU1|Mux10~5_combout\ & ( \ALU1|temp\(3) ) ) ) # ( !\ALU1|Mux10~4_combout\ & ( !\ALU1|Mux10~5_combout\ & ( \ALU1|Mux12~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux1~10_combout\,
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	datac => \ALU1|ALT_INV_temp\(3),
	datad => \ALU1|ALT_INV_Mux12~1_combout\,
	datae => \ALU1|ALT_INV_Mux10~4_combout\,
	dataf => \ALU1|ALT_INV_Mux10~5_combout\,
	combout => \ALU1|Mux12~2_combout\);

\ALU1|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result\(3) = ( \ALU1|Result\(3) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux12~2_combout\ ) ) ) # ( !\ALU1|Result\(3) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux12~2_combout\ ) ) ) # ( \ALU1|Result\(3) & ( !\ALU1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux12~2_combout\,
	datae => \ALU1|ALT_INV_Result\(3),
	dataf => \ALU1|ALT_INV_Mux14~0_combout\,
	combout => \ALU1|Result\(3));

\registros|registerFile[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[16][4]~q\);

\registros|registerFile[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[20][4]~q\);

\registros|registerFile[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[24][4]~q\);

\registros|registerFile[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[28][4]~q\);

\registros|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[28][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[24][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[20][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][4]~q\,
	datab => \registros|ALT_INV_registerFile[20][4]~q\,
	datac => \registros|ALT_INV_registerFile[24][4]~q\,
	datad => \registros|ALT_INV_registerFile[28][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux0~0_combout\);

\registros|registerFile[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[17][4]~q\);

\registros|registerFile[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[21][4]~q\);

\registros|registerFile[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[25][4]~q\);

\registros|registerFile[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[29][4]~q\);

\registros|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[29][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[25][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[21][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][4]~q\,
	datab => \registros|ALT_INV_registerFile[21][4]~q\,
	datac => \registros|ALT_INV_registerFile[25][4]~q\,
	datad => \registros|ALT_INV_registerFile[29][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux0~1_combout\);

\registros|registerFile[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[18][4]~q\);

\registros|registerFile[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[22][4]~q\);

\registros|registerFile[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[26][4]~q\);

\registros|registerFile[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[30][4]~q\);

\registros|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[30][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[26][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[22][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][4]~q\,
	datab => \registros|ALT_INV_registerFile[22][4]~q\,
	datac => \registros|ALT_INV_registerFile[26][4]~q\,
	datad => \registros|ALT_INV_registerFile[30][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux0~2_combout\);

\registros|registerFile[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[19][4]~q\);

\registros|registerFile[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[23][4]~q\);

\registros|registerFile[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[27][4]~q\);

\registros|registerFile[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[31][4]~q\);

\registros|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[31][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[27][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[23][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ( \registros|registerFile[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][4]~q\,
	datab => \registros|ALT_INV_registerFile[23][4]~q\,
	datac => \registros|ALT_INV_registerFile[27][4]~q\,
	datad => \registros|ALT_INV_registerFile[31][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	combout => \registros|Mux0~3_combout\);

\registros|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux0~3_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux0~2_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|Mux0~1_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( 
-- \registros|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux0~0_combout\,
	datab => \registros|ALT_INV_Mux0~1_combout\,
	datac => \registros|ALT_INV_Mux0~2_combout\,
	datad => \registros|ALT_INV_Mux0~3_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux0~4_combout\);

\registros|registerFile[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[8][4]~q\);

\registros|registerFile[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[9][4]~q\);

\registros|registerFile[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[10][4]~q\);

\registros|registerFile[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[11][4]~q\);

\registros|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~0_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[11][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[10][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[9][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][4]~q\,
	datab => \registros|ALT_INV_registerFile[9][4]~q\,
	datac => \registros|ALT_INV_registerFile[10][4]~q\,
	datad => \registros|ALT_INV_registerFile[11][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux5~0_combout\);

\registros|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~1_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[28][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[24][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[20][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[16][4]~q\,
	datab => \registros|ALT_INV_registerFile[20][4]~q\,
	datac => \registros|ALT_INV_registerFile[24][4]~q\,
	datad => \registros|ALT_INV_registerFile[28][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux5~1_combout\);

\registros|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~2_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[29][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[25][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[21][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[17][4]~q\,
	datab => \registros|ALT_INV_registerFile[21][4]~q\,
	datac => \registros|ALT_INV_registerFile[25][4]~q\,
	datad => \registros|ALT_INV_registerFile[29][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux5~2_combout\);

\registros|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~3_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[30][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[26][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[22][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[18][4]~q\,
	datab => \registros|ALT_INV_registerFile[22][4]~q\,
	datac => \registros|ALT_INV_registerFile[26][4]~q\,
	datad => \registros|ALT_INV_registerFile[30][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux5~3_combout\);

\registros|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~4_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[31][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[27][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[23][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ( \registros|registerFile[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[19][4]~q\,
	datab => \registros|ALT_INV_registerFile[23][4]~q\,
	datac => \registros|ALT_INV_registerFile[27][4]~q\,
	datad => \registros|ALT_INV_registerFile[31][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	combout => \registros|Mux5~4_combout\);

\registros|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux5~4_combout\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux5~3_combout\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|Mux5~2_combout\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( 
-- \registros|Mux5~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_Mux5~1_combout\,
	datab => \registros|ALT_INV_Mux5~2_combout\,
	datac => \registros|ALT_INV_Mux5~3_combout\,
	datad => \registros|ALT_INV_Mux5~4_combout\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux5~5_combout\);

\registros|registerFile[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[0][4]~q\);

\registros|registerFile[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[1][4]~q\);

\registros|registerFile[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[2][4]~q\);

\registros|registerFile[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[3][4]~q\);

\registros|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[3][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[2][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[1][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][4]~q\,
	datab => \registros|ALT_INV_registerFile[1][4]~q\,
	datac => \registros|ALT_INV_registerFile[2][4]~q\,
	datad => \registros|ALT_INV_registerFile[3][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux5~6_combout\);

\registros|registerFile[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[12][4]~q\);

\registros|registerFile[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[13][4]~q\);

\registros|registerFile[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[14][4]~q\);

\registros|registerFile[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[15][4]~q\);

\registros|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[15][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[14][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[13][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][4]~q\,
	datab => \registros|ALT_INV_registerFile[13][4]~q\,
	datac => \registros|ALT_INV_registerFile[14][4]~q\,
	datad => \registros|ALT_INV_registerFile[15][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux5~7_combout\);

\registros|registerFile[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[4][4]~q\);

\registros|registerFile[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[5][4]~q\);

\registros|registerFile[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[6][4]~q\);

\registros|registerFile[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \ALU1|Result\(4),
	clrn => \RESET~input_o\,
	ena => \registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registros|registerFile[7][4]~q\);

\registros|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[7][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[6][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[5][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ( \registros|registerFile[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][4]~q\,
	datab => \registros|ALT_INV_registerFile[5][4]~q\,
	datac => \registros|ALT_INV_registerFile[6][4]~q\,
	datad => \registros|ALT_INV_registerFile[7][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	combout => \registros|Mux5~8_combout\);

\registros|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~9_combout\ = ( \registros|Mux5~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux5~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux5~7_combout\)))) ) ) # ( !\registros|Mux5~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (\registros|Mux5~6_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (((\registros|Mux5~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111100001000001110110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	datac => \registros|ALT_INV_Mux5~6_combout\,
	datad => \registros|ALT_INV_Mux5~7_combout\,
	datae => \registros|ALT_INV_Mux5~8_combout\,
	combout => \registros|Mux5~9_combout\);

\registros|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux5~10_combout\ = ( \registros|Mux5~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((!\registros|Mux9~0_combout\)) # (\registros|Mux5~0_combout\))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux5~5_combout\)))) ) ) # ( !\registros|Mux5~9_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (\registros|Mux5~0_combout\ & 
-- (\registros|Mux9~0_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (((\registros|Mux5~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111101000101111011100000010010101111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datab => \registros|ALT_INV_Mux5~0_combout\,
	datac => \registros|ALT_INV_Mux9~0_combout\,
	datad => \registros|ALT_INV_Mux5~5_combout\,
	datae => \registros|ALT_INV_Mux5~9_combout\,
	combout => \registros|Mux5~10_combout\);

\registros|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~5_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[3][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[2][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[1][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[0][4]~q\,
	datab => \registros|ALT_INV_registerFile[1][4]~q\,
	datac => \registros|ALT_INV_registerFile[2][4]~q\,
	datad => \registros|ALT_INV_registerFile[3][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux0~5_combout\);

\registros|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~6_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[7][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[6][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[5][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[4][4]~q\,
	datab => \registros|ALT_INV_registerFile[5][4]~q\,
	datac => \registros|ALT_INV_registerFile[6][4]~q\,
	datad => \registros|ALT_INV_registerFile[7][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux0~6_combout\);

\registros|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~7_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[11][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[10][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[9][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[8][4]~q\,
	datab => \registros|ALT_INV_registerFile[9][4]~q\,
	datac => \registros|ALT_INV_registerFile[10][4]~q\,
	datad => \registros|ALT_INV_registerFile[11][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux0~7_combout\);

\registros|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~8_combout\ = ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[15][4]~q\ ) ) ) # ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[14][4]~q\ ) ) ) # ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[13][4]~q\ ) ) ) # ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ( 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ( \registros|registerFile[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registros|ALT_INV_registerFile[12][4]~q\,
	datab => \registros|ALT_INV_registerFile[13][4]~q\,
	datac => \registros|ALT_INV_registerFile[14][4]~q\,
	datad => \registros|ALT_INV_registerFile[15][4]~q\,
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	combout => \registros|Mux0~8_combout\);

\registros|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~9_combout\ = ( \registros|Mux0~7_combout\ & ( \registros|Mux0~8_combout\ & ( ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (\registros|Mux0~5_combout\)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux0~6_combout\)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) ) ) ) # ( !\registros|Mux0~7_combout\ & ( \registros|Mux0~8_combout\ & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & (\registros|Mux0~5_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux0~6_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) ) ) ) # ( \registros|Mux0~7_combout\ & ( !\registros|Mux0~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (((\registros|Mux0~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & 
-- ((\registros|Mux0~6_combout\)))) ) ) ) # ( !\registros|Mux0~7_combout\ & ( !\registros|Mux0~8_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(19) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & 
-- (\registros|Mux0~5_combout\)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(18) & ((\registros|Mux0~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	datac => \registros|ALT_INV_Mux0~5_combout\,
	datad => \registros|ALT_INV_Mux0~6_combout\,
	datae => \registros|ALT_INV_Mux0~7_combout\,
	dataf => \registros|ALT_INV_Mux0~8_combout\,
	combout => \registros|Mux0~9_combout\);

\ALU1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add1~17_sumout\ = SUM(( \registros|Mux5~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux0~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux0~4_combout\)) ) + ( \ALU1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datab => \registros|ALT_INV_Mux0~4_combout\,
	datad => \registros|ALT_INV_Mux5~10_combout\,
	dataf => \registros|ALT_INV_Mux0~9_combout\,
	cin => \ALU1|Add1~14\,
	sumout => \ALU1|Add1~17_sumout\);

\ALU1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux7~0_combout\ = ( \ALU1|Add1~13_sumout\ & ( \ALU1|Add1~17_sumout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # ((!\ALU1|Add1~1_sumout\) # ((!\ALU1|Add1~5_sumout\) # (!\ALU1|Add1~9_sumout\))) ) ) ) # ( 
-- !\ALU1|Add1~13_sumout\ & ( \ALU1|Add1~17_sumout\ ) ) # ( \ALU1|Add1~13_sumout\ & ( !\ALU1|Add1~17_sumout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (\ALU1|Add1~1_sumout\ & (\ALU1|Add1~5_sumout\ & \ALU1|Add1~9_sumout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datab => \ALU1|ALT_INV_Add1~1_sumout\,
	datac => \ALU1|ALT_INV_Add1~5_sumout\,
	datad => \ALU1|ALT_INV_Add1~9_sumout\,
	datae => \ALU1|ALT_INV_Add1~13_sumout\,
	dataf => \ALU1|ALT_INV_Add1~17_sumout\,
	combout => \ALU1|Mux7~0_combout\);

\ALU1|temp[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|temp\(4) = ( \ALU1|temp\(4) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux7~0_combout\ ) ) ) # ( !\ALU1|temp\(4) & ( \ALU1|Mux1~0_combout\ & ( \ALU1|Mux7~0_combout\ ) ) ) # ( \ALU1|temp\(4) & ( !\ALU1|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux7~0_combout\,
	datae => \ALU1|ALT_INV_temp\(4),
	dataf => \ALU1|ALT_INV_Mux1~0_combout\,
	combout => \ALU1|temp\(4));

\registros|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registros|Mux0~10_combout\ = (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux0~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\registros|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datab => \registros|ALT_INV_Mux0~4_combout\,
	datac => \registros|ALT_INV_Mux0~9_combout\,
	combout => \registros|Mux0~10_combout\);

\ALU1|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux13~1_combout\ = ( \registros|Mux0~10_combout\ & ( \registros|Mux5~10_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ 
-- (((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26))))) ) ) ) # ( !\registros|Mux0~10_combout\ & 
-- ( \registros|Mux5~10_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))))) ) ) ) # ( \registros|Mux0~10_combout\ & 
-- ( !\registros|Mux5~10_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & 
-- !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & 
-- ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26))))) ) ) ) # ( !\registros|Mux0~10_combout\ & ( !\registros|Mux5~10_combout\ & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & (((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010111110001100001011100001111000101110000011000010011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datae => \registros|ALT_INV_Mux0~10_combout\,
	dataf => \registros|ALT_INV_Mux5~10_combout\,
	combout => \ALU1|Mux13~1_combout\);

\ALU1|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux13~2_combout\ = ( \ALU1|Add0~13_sumout\ & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & 
-- ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) ) ) ) # ( !\ALU1|Add0~13_sumout\ & ( \memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & ((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) # 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27))))) ) ) ) # ( \ALU1|Add0~13_sumout\ & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))) ) ) ) # ( !\ALU1|Add0~13_sumout\ & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (((\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & 
-- (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011001100000100001100110000010010010001000001000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datae => \ALU1|ALT_INV_Add0~13_sumout\,
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	combout => \ALU1|Mux13~2_combout\);

\ALU1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Add0~1_sumout\ = SUM(( !\registros|Mux5~10_combout\ ) + ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\registros|Mux0~9_combout\))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- (\registros|Mux0~4_combout\)) ) + ( \ALU1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datac => \registros|ALT_INV_Mux0~4_combout\,
	datad => \registros|ALT_INV_Mux5~10_combout\,
	dataf => \registros|ALT_INV_Mux0~9_combout\,
	cin => \ALU1|Add0~6\,
	sumout => \ALU1|Add0~1_sumout\);

\ALU1|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux13~3_combout\ = ( \ALU1|Add0~1_sumout\ & ( \ALU1|Mux13~2_combout\ & ( (!\ALU1|Add0~5_sumout\ & (!\ALU1|Add0~9_sumout\ & (!\ALU1|Add0~17_sumout\ & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))) ) ) ) # ( 
-- !\ALU1|Add0~1_sumout\ & ( \ALU1|Mux13~2_combout\ & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & (((\ALU1|Add0~17_sumout\) # (\ALU1|Add0~9_sumout\)) # (\ALU1|Add0~5_sumout\))) ) ) ) # ( !\ALU1|Add0~1_sumout\ & ( 
-- !\ALU1|Mux13~2_combout\ & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000001111111000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1|ALT_INV_Add0~5_sumout\,
	datab => \ALU1|ALT_INV_Add0~9_sumout\,
	datac => \ALU1|ALT_INV_Add0~17_sumout\,
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	datae => \ALU1|ALT_INV_Add0~1_sumout\,
	dataf => \ALU1|ALT_INV_Mux13~2_combout\,
	combout => \ALU1|Mux13~3_combout\);

\ALU1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux13~0_combout\ = ( \ALU1|Mux13~2_combout\ & ( \ALU1|Mux13~3_combout\ & ( (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & (\ALU1|temp\(4) & !\ALU1|Mux13~1_combout\)) ) ) ) # ( !\ALU1|Mux13~2_combout\ & ( \ALU1|Mux13~3_combout\ 
-- & ( (!\ALU1|Mux13~1_combout\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) ) ) ) # ( \ALU1|Mux13~2_combout\ & ( !\ALU1|Mux13~3_combout\ & ( 
-- (!\ALU1|Mux13~1_combout\ & ((!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29))) # (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26) & 
-- ((\ALU1|temp\(4)))))) ) ) ) # ( !\ALU1|Mux13~2_combout\ & ( !\ALU1|Mux13~3_combout\ & ( !\ALU1|Mux13~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000001001110000000011011101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datac => \ALU1|ALT_INV_temp\(4),
	datad => \ALU1|ALT_INV_Mux13~1_combout\,
	datae => \ALU1|ALT_INV_Mux13~2_combout\,
	dataf => \ALU1|ALT_INV_Mux13~3_combout\,
	combout => \ALU1|Mux13~0_combout\);

\ALU1|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Result\(4) = ( \ALU1|Result\(4) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux13~0_combout\ ) ) ) # ( !\ALU1|Result\(4) & ( \ALU1|Mux14~0_combout\ & ( \ALU1|Mux13~0_combout\ ) ) ) # ( \ALU1|Result\(4) & ( !\ALU1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU1|ALT_INV_Mux13~0_combout\,
	datae => \ALU1|ALT_INV_Result\(4),
	dataf => \ALU1|ALT_INV_Mux14~0_combout\,
	combout => \ALU1|Result\(4));

\ALU1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux3~0_combout\ = ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & ( !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(28) & ( (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(31) & 
-- (\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & (!\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & !\memoria1|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31),
	datab => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(29),
	datac => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(30),
	datad => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datae => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	dataf => \memoria1|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	combout => \ALU1|Mux3~0_combout\);

\ALU1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU1|Mux3~1_combout\ = ( !\ALU1|Add0~17_sumout\ & ( \ALU1|Mux3~0_combout\ & ( (!\ALU1|Add0~1_sumout\ & (!\ALU1|Add0~5_sumout\ & (!\ALU1|Add0~9_sumout\ & !\ALU1|Add0~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1|ALT_INV_Add0~1_sumout\,
	datab => \ALU1|ALT_INV_Add0~5_sumout\,
	datac => \ALU1|ALT_INV_Add0~9_sumout\,
	datad => \ALU1|ALT_INV_Add0~13_sumout\,
	datae => \ALU1|ALT_INV_Add0~17_sumout\,
	dataf => \ALU1|ALT_INV_Mux3~0_combout\,
	combout => \ALU1|Mux3~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


