<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Global array 'random_priorities' will not be exposed as RTL port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.519-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'fullOut' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.493-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'currentPriority_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.486-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'cmdOut_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.481-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'priorityOut_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.476-0700" type="Warning"/>
        <logs message="@W [SCHED-36] Unable to schedule the protocol specified by region 'P1'." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.404-0700" type="Warning"/>
        <logs message="@W [SCHED-36] Invalid protocol 'P1': additional 'wait'(s) required after the multi-cycle operation:&#xA;   'load' operation ('random_priorities_load', CAV_MidtermPriorityQueue_Verilog_Runner/source/priorityQueueMidterm_Verilog_Runner.cpp:92) on array 'random_priorities'." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.384-0700" type="Warning"/>
        <logs message="@W [SCHED-35] Protocol 'P1' contains conflicting I/O accesses:&#xA;   'load' operation ('full_assign_load_1', CAV_MidtermPriorityQueue_Verilog_Runner/source/priorityQueueMidterm_Verilog_Runner.cpp:72) on local variable 'full' and 'load' operation ('full_assign_load_3', CAV_MidtermPriorityQueue_Verilog_Runner/source/priorityQueueMidterm_Verilog_Runner.cpp:67) on local variable 'full' occur in the same clock cycle." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:08.369-0700" type="Warning"/>
        <logs message="@W [HLS-40] Directive 'RESOURCE' for core 'AXI4LiteS' cannot be applied: There are multiple assignments to variable 'currentPriority' in 'runQueue'. The resource directive is just applied to the first assignment currently. If this is not intended, please use a unique variable name or introduce a new scope so the assignment can be uniquely located." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T18:13:07.486-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
