Analysis & Synthesis Status : Successful - Sun Jun 15 15:20:14 2025
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : memoriaSDRAM
Top-level Entity Name : sdram_test_top_with_jtag
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 389
Total pins : 78
Total virtual pins : 0
Total block memory bits : 1,024
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 0
