// Seed: 717815466
module module_0 (
    input wand id_0,
    input tri  module_0,
    input wire id_2
);
  initial begin : LABEL_0
    id_4 <= id_4;
  end
  assign id_5 = 1 ? 1'b0 : id_2;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    output wor id_5,
    output logic id_6,
    input supply1 id_7,
    output uwire id_8
    , id_13,
    input wor id_9,
    input wor id_10,
    output wand id_11
);
  assign id_6 = 1;
  always_ff @(posedge id_13 or posedge 1'h0 - 1) begin : LABEL_0
    if (id_13) begin : LABEL_0
      id_6 <= id_13 < 1;
    end
  end
  wire id_14;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2
  );
endmodule
