<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>FPSCR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">FPSCR, Floating-Point Status and Control Register</h1><p>The FPSCR characteristics are:</p><h2>Purpose</h2><p>Provides floating-point system status information and control.</p><h2>Configuration</h2><p><ins>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to FPSCR are </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins>.</ins></p><p>The named fields in this register map to the equivalent fields in the AArch64 <a href="AArch64-fpcr.html">FPCR</a> and <a href="AArch64-fpsr.html">FPSR</a>.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the Len and Stride fields can be programmed to non-zero values, which will cause some AArch32 floating-point instruction encodings to be <span class="arm-defined-word">UNDEFINED</span>, or whether these fields are RAZ.</p><p>Implemented only if the implementation includes the Advanced SIMD and floating-point functionality.</p><p><del class="nocount">
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>FPSCR is a 32-bit register.</p><h2>Field descriptions</h2><p>The FPSCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#N_31">N</a></td><td class="lr" colspan="1"><a href="#Z_30">Z</a></td><td class="lr" colspan="1"><a href="#C_29">C</a></td><td class="lr" colspan="1"><a href="#V_28">V</a></td><td class="lr" colspan="1"><a href="#QC_27">QC</a></td><td class="lr" colspan="1"><a href="#AHP_26">AHP</a></td><td class="lr" colspan="1"><a href="#DN_25">DN</a></td><td class="lr" colspan="1"><a href="#FZ_24">FZ</a></td><td class="lr" colspan="2"><a href="#RMode_23">RMode</a></td><td class="lr" colspan="2"><a href="#Stride_21">Stride</a></td><td class="lr" colspan="1"><a href="#FZ16_19">FZ16</a></td><td class="lr" colspan="3"><a href="#Len_18">Len</a></td><td class="lr" colspan="1"><a href="#IDE_15">IDE</a></td><td class="lr" colspan="2"><a href="#0_14">RES0</a></td><td class="lr" colspan="1"><a href="#IXE_12">IXE</a></td><td class="lr" colspan="1"><a href="#UFE_11">UFE</a></td><td class="lr" colspan="1"><a href="#OFE_10">OFE</a></td><td class="lr" colspan="1"><a href="#DZE_9">DZE</a></td><td class="lr" colspan="1"><a href="#IOE_8">IOE</a></td><td class="lr" colspan="1"><a href="#IDC_7">IDC</a></td><td class="lr" colspan="2"><a href="#0_6">RES0</a></td><td class="lr" colspan="1"><a href="#IXC_4">IXC</a></td><td class="lr" colspan="1"><a href="#UFC_3">UFC</a></td><td class="lr" colspan="1"><a href="#OFC_2">OFC</a></td><td class="lr" colspan="1"><a href="#DZC_1">DZC</a></td><td class="lr" colspan="1"><a href="#IOC_0">IOC</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="N_31">N, bit [31]
              </h4><p>Negative condition flag. This is updated by floating-point comparison operations.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Z_30">Z, bit [30]
              </h4><p>Zero condition flag. This is updated by floating-point comparison operations.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="C_29">C, bit [29]
              </h4><p>Carry condition flag. This is updated by floating-point comparison operations.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="V_28">V, bit [28]
              </h4><p>Overflow condition flag. This is updated by floating-point comparison operations.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="QC_27">QC, bit [27]
              </h4><p>Cumulative saturation bit, Advanced SIMD only. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since 0 was last written to this bit.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="AHP_26">AHP, bit [26]
              </h4><p>Alternative half-precision control bit:</p><table class="valuetable"><tr><th>AHP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>IEEE half-precision format selected.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Alternative half-precision format selected.</p></td></tr></table><p>This bit is only used for conversions between half-precision floating-point and other floating-point formats.</p><p>The data-processing instructions added as part of the <span class="xref">ARMv8.2-FP16</span> extension always use the IEEE half-precision format, and ignore the value of this bit.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="DN_25">DN, bit [25]
              </h4><p>Default NaN mode control bit:</p><table class="valuetable"><tr><th>DN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>NaN operands propagate through to the output of a floating-point operation.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Any operation involving one or more NaNs returns the Default NaN.</p></td></tr></table><p>The value of this bit only controls scalar floating-point arithmetic. Advanced SIMD arithmetic always uses the Default NaN setting, regardless of the value of the DN bit.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="FZ_24">FZ, bit [24]
              </h4><p>Flush-to-zero mode control bit:</p><table class="valuetable"><tr><th>FZ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Flush-to-zero mode enabled.</p></td></tr></table><p>The value of this bit only controls scalar floating-point arithmetic. Advanced SIMD arithmetic always uses the Flush-to-zero setting, regardless of the value of the FZ bit.</p><p>This bit has no effect on half-precision calculations.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="RMode_23">RMode, bits [23:22]
                  </h4><p>Rounding Mode control field. The encoding of this field is:</p><table class="valuetable"><tr><th>RMode</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Round to Nearest (RN) mode.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Round towards Plus Infinity (RP) mode.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Round towards Minus Infinity (RM) mode.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Round towards Zero (RZ) mode.</p></td></tr></table><p>The specified rounding mode is used by almost all scalar floating-point instructions. Advanced SIMD arithmetic always uses the Round to Nearest setting, regardless of the value of the RMode bits.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Stride_21">Stride, bits [21:20]
                  </h4><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is RW or RAZ.</p><p>If this field is RW and is set to a value other than zero, some floating-point instruction encodings are <span class="arm-defined-word">UNDEFINED</span>. The instruction pseudocode identifies these instructions.</p><p>Arm strongly recommends that software never sets this field to a value other than zero.</p><p>The value of this field is ignored when processing Advanced SIMD instructions.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="FZ16_19">FZ16, bit [19]
              <div style="font-size:smaller;"><br/>When ARMv8.2-FP16 is implemented:
                </div></h4><p>Flush-to-zero mode control bit on half-precision data-processing instructions:</p><table class="valuetable"><tr><th>FZ16</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Flush-to-zero mode enabled.</p></td></tr></table><p>The value of this bit applies to both scalar and Advanced SIMD floating-point half-precision calculations.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_19"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="Len_18">Len, bits [18:16]
                  </h4><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is RW or RAZ.</p><p>If this field is RW and is set to a value other than zero, some floating-point instruction encodings are <span class="arm-defined-word">UNDEFINED</span>. The instruction pseudocode identifies these instructions.</p><p>Arm strongly recommends that software never sets this field to a value other than zero.</p><p>The value of this field is ignored when processing Advanced SIMD instructions.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="IDE_15">IDE, bit [15]
              </h4><p>Input Denormal floating-point exception trap enable. Possible values are:</p><table class="valuetable"><tr><th>IDE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Untrapped exception handling selected. If the floating-point exception occurs then the IDC bit is set to 1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IDC bit. The trap handling software can decide whether to set the IDC bit to 1.</p></td></tr></table><p>This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RAZ/WI.</p><p>When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_14">
                Bits [14:13]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="IXE_12">IXE, bit [12]
              </h4><p>Inexact floating-point exception trap enable. Possible values are:</p><table class="valuetable"><tr><th>IXE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Untrapped exception handling selected. If the floating-point exception occurs then the IXC bit is set to 1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IXC bit. The trap handling software can decide whether to set the IXC bit to 1.</p></td></tr></table><p>This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RAZ/WI.</p><p>When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="UFE_11">UFE, bit [11]
              </h4><p>Underflow floating-point exception trap enable. Possible values are:</p><table class="valuetable"><tr><th>UFE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Untrapped exception handling selected. If the floating-point exception occurs then the UFC bit is set to 1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the UFC bit. The trap handling software can decide whether to set the UFC bit to 1.</p></td></tr></table><p>This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RAZ/WI.</p><p>When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="OFE_10">OFE, bit [10]
              </h4><p>Overflow floating-point exception trap enable. Possible values are:</p><table class="valuetable"><tr><th>OFE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Untrapped exception handling selected. If the floating-point exception occurs then the OFC bit is set to 1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the OFC bit. The trap handling software can decide whether to set the OFC bit to 1.</p></td></tr></table><p>This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RAZ/WI.</p><p>When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="DZE_9">DZE, bit [9]
              </h4><p>Divide by Zero floating-point exception trap enable. Possible values are:</p><table class="valuetable"><tr><th>DZE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Untrapped exception handling selected. If the floating-point exception occurs then the DZC bit is set to 1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the DZC bit. The trap handling software can decide whether to set the DZC bit to 1.</p></td></tr></table><p>This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RAZ/WI.</p><p>When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="IOE_8">IOE, bit [8]
              </h4><p>Invalid Operation floating-point exception trap enable. Possible values are:</p><table class="valuetable"><tr><th>IOE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Untrapped exception handling selected. If the floating-point exception occurs then the IOC bit is set to 1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IOC bit. The trap handling software can decide whether to set the IOC bit to 1.</p></td></tr></table><p>This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RAZ/WI.</p><p>When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="IDC_7">IDC, bit [7]
              </h4><p>Input Denormal cumulative floating-point exception bit. This bit is set to 1 to indicate that the Input Denormal floating-point exception has occurred since 0 was last written to this bit.</p><p>How VFP instructions update this bit depends on the value of the IDE bit.</p><p>Advanced SIMD instructions set this bit if the Input Denormal floating-point exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IDE bit.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_6">
                Bits [6:5]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="IXC_4">IXC, bit [4]
              </h4><p>Inexact cumulative floating-point exception bit. This bit is set to 1 to indicate that the Inexact floating-point exception has occurred since 0 was last written to this bit.</p><p>How VFP instructions update this bit depends on the value of the IXE bit.</p><p>Advanced SIMD instructions set this bit if the Inexact floating-point exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IXE bit.</p><p><ins>The criteria for the Inexact floating-point exception to occur are different in Flush-to-zero mode. For details, see </ins><span class="xref"><ins>'Flush-to-zero'</ins></span><ins>.</ins></p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="UFC_3">UFC, bit [3]
              </h4><p>Underflow cumulative floating-point exception bit. This bit is set to 1 to indicate that the Underflow floating-point exception has occurred since 0 was last written to this bit.</p><p>How VFP instructions update this bit depends on the value of the UFE bit.</p><p>Advanced SIMD instructions set this bit if the Underflow floating-point exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the UFE bit.</p><p><ins>The criteria for the Underflow floating-point exception to occur are different in Flush-to-zero mode. For details, see </ins><span class="xref"><ins>'Flush-to-zero'</ins></span><ins>.</ins></p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="OFC_2">OFC, bit [2]
              </h4><p>Overflow cumulative floating-point exception bit. This bit is set to 1 to indicate that the Overflow floating-point exception has occurred since 0 was last written to this bit.</p><p>How VFP instructions update this bit depends on the value of the OFE bit.</p><p>Advanced SIMD instructions set this bit if the Overflow floating-point exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the OFE bit.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="DZC_1">DZC, bit [1]
              </h4><p>Divide by Zero cumulative floating-point exception bit. This bit is set to 1 to indicate that the Divide by Zero floating-point exception has occurred since 0 was last written to this bit.</p><p>How VFP instructions update this bit depends on the value of the DZE bit.</p><p>Advanced SIMD instructions set this bit if the Divide by Zero floating-point exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the DZE bit.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="IOC_0">IOC, bit [0]
              </h4><p>Invalid Operation cumulative floating-point exception bit. This bit is set to 1 to indicate that the Invalid Operation floating-point exception has occurred since 0 was last written to this bit.</p><p>How VFP instructions update this bit depends on the value of the IOE bit.</p><p>Advanced SIMD instructions set this bit if the Invalid Operation floating-point exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IOE bit.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the FPSCR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">VMRS{&lt;c>}{&lt;q>} &lt;Rt>, &lt;spec_reg></h4><table class="access_instructions"><tr><th>reg</th></tr><tr><td>0b0001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if CPACR_EL1.FPEN == 'x0' then
        AArch64.AArch32SystemAccessTrap(EL1, 0x07);
    elsif ELUsingAArch32(EL1) &amp;&amp; ((ELUsingAArch32(EL3) &amp;&amp; SCR.NS == '1' &amp;&amp; NSACR.cp10 == '0') || CPACR.cp10 == '00') then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.E2H != '1' &amp;&amp; CPTR_EL2.TFP == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.E2H == '1' &amp;&amp; CPTR_EL2.FPEN == 'x0' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; ((ELUsingAArch32(EL3) &amp;&amp; SCR.NS == '1' &amp;&amp; NSACR.cp10 == '0') || HCPTR.TCP10 == '1') then
        AArch32.TakeHypTrapException(0x08);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x08);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x08);
    else
        return FPSCR;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '0' &amp;&amp; CPTR_EL2.TFP == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif HCR_EL2.E2H == '1' &amp;&amp; CPTR_EL2.FPEN == 'x0' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; ((ELUsingAArch32(EL3) &amp;&amp; SCR.NS == '1' &amp;&amp; NSACR.cp10 == '0') || HCPTR.TCP10 == '1') then
        AArch32.TakeHypTrapException(0x00);
    else
        return FPSCR;
elsif PSTATE.EL == EL3 then
    if CPACR.cp10 == '00' then
        UNDEFINED;
    else
        return FPSCR;
              </p><h4 class="assembler">VMSR{&lt;c>}{&lt;q>} &lt;spec_reg>, &lt;Rt></h4><table class="access_instructions"><tr><th>reg</th></tr><tr><td>0b0001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if CPACR_EL1.FPEN == 'x0' then
        AArch64.AArch32SystemAccessTrap(EL1, 0x07);
    elsif ELUsingAArch32(EL1) &amp;&amp; ((ELUsingAArch32(EL3) &amp;&amp; SCR.NS == '1' &amp;&amp; NSACR.cp10 == '0') || CPACR.cp10 == '00') then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.E2H != '1' &amp;&amp; CPTR_EL2.TFP == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.E2H == '1' &amp;&amp; CPTR_EL2.FPEN == 'x0' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; ((ELUsingAArch32(EL3) &amp;&amp; SCR.NS == '1' &amp;&amp; NSACR.cp10 == '0') || HCPTR.TCP10 == '1') then
        AArch32.TakeHypTrapException(0x08);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x08);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x08);
    else
        FPSCR = R[t];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '0' &amp;&amp; CPTR_EL2.TFP == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif HCR_EL2.E2H == '1' &amp;&amp; CPTR_EL2.FPEN == 'x0' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; ((ELUsingAArch32(EL3) &amp;&amp; SCR.NS == '1' &amp;&amp; NSACR.cp10 == '0') || HCPTR.TCP10 == '1') then
        AArch32.TakeHypTrapException(0x00);
    else
        FPSCR = R[t];
elsif PSTATE.EL == EL3 then
    if CPACR.cp10 == '00' then
        UNDEFINED;
    else
        FPSCR = R[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>