$date
	Sat Oct 22 23:34:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#589647
b100 !
1"
#589650
b100 &
b100 %
1$
#589651
0"
#589654
b10 &
b10 %
#589658
b1 &
b1 %
1#
#589662
b0 &
0#
b0 %
0$
#1638243
b11010 !
1"
#1638246
b11010 &
b11010 %
1$
#1638247
0"
#1638250
b1101 &
b1101 %
#1638254
b101000 &
b101000 %
#1638258
b10100 &
b10100 %
#1638262
b1010 &
b1010 %
#1638266
b101 &
b101 %
#1638270
b10000 &
b10000 %
#1638274
b1000 &
b1000 %
#1638278
b100 &
b100 %
#1638282
b10 &
b10 %
#1638286
b1 &
1#
b1 %
#1638290
b0 &
b0 %
0#
0$
#2622919
b1010 !
1"
#2622922
b1010 &
b1010 %
1$
#2622923
0"
#2622926
b101 &
b101 %
#2622930
b10000 &
b10000 %
#2622934
b1000 &
b1000 %
#2622938
b100 &
b100 %
#2622942
b10 &
b10 %
#2622946
b1 &
b1 %
1#
#2622950
b0 &
0#
b0 %
0$
#4500012
