<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WDC65C02-FPGA Integration: STRUCTURE Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WDC65C02-FPGA Integration
   </div>
   <div id="projectbrief">This project integrates a WDC65C02 with an FPGA to implement a 6502 based microcomputer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../da/d44/classdesign__with__logic__probe.html">design_with_logic_probe</a></li><li class="navelem"><a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html">STRUCTURE</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">STRUCTURE Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html">STRUCTURE</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:adc1d7498d14f0d49b8d481b57ee19a70"><td class="memItemLeft" align="right" valign="top"><a id="adc1d7498d14f0d49b8d481b57ee19a70" name="adc1d7498d14f0d49b8d481b57ee19a70"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#adc1d7498d14f0d49b8d481b57ee19a70">design_with_logic_probe_ila_0_0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d3/d74/classdesign__with__logic__probe__ila__0__0.html">&lt;Entity design_with_logic_probe_ila_0_0&gt; </a></em></td></tr>
<tr class="memitem:af227e9b100838fe393a546d66adbb965"><td class="memItemLeft" align="right" valign="top"><a id="af227e9b100838fe393a546d66adbb965" name="af227e9b100838fe393a546d66adbb965"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#af227e9b100838fe393a546d66adbb965">design_with_logic_probe_util_vector_logic_1_0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:ae6a63e36fac69853d094963eac505be4"><td class="memItemLeft" align="right" valign="top"><a id="ae6a63e36fac69853d094963eac505be4" name="ae6a63e36fac69853d094963eac505be4"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#ae6a63e36fac69853d094963eac505be4">design_with_logic_probe_WDC65C02_Interface_0_0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d4/d33/classdesign__with__logic__probe___w_d_c65_c02___interface__0__0.html">&lt;Entity design_with_logic_probe_WDC65C02_Interface_0_0&gt; </a></em></td></tr>
<tr class="memitem:ae27e3e6241eaf0a914cb9907b1eb4fa9"><td class="memItemLeft" align="right" valign="top"><a id="ae27e3e6241eaf0a914cb9907b1eb4fa9" name="ae27e3e6241eaf0a914cb9907b1eb4fa9"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#ae27e3e6241eaf0a914cb9907b1eb4fa9">design_with_logic_probe_WD6502_Interface_0_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">&lt;Entity design_with_logic_probe_WD6502_Interface_0_1&gt; </a></em></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a3c058d07d48d02344f2c3fbbc1678140"><td class="memItemLeft" align="right" valign="top"><a id="a3c058d07d48d02344f2c3fbbc1678140" name="a3c058d07d48d02344f2c3fbbc1678140"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a3c058d07d48d02344f2c3fbbc1678140">Net</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6052965ae3f5e609b57eb655dcb2851a"><td class="memItemLeft" align="right" valign="top"><a id="a6052965ae3f5e609b57eb655dcb2851a" name="a6052965ae3f5e609b57eb655dcb2851a"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a6052965ae3f5e609b57eb655dcb2851a">Net1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a414908e9ce98c739a523d45b5db6084e"><td class="memItemLeft" align="right" valign="top"><a id="a414908e9ce98c739a523d45b5db6084e" name="a414908e9ce98c739a523d45b5db6084e"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a414908e9ce98c739a523d45b5db6084e">RWB_PIN_1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a81a485b0c4f45113437afaad622252d5"><td class="memItemLeft" align="right" valign="top"><a id="a81a485b0c4f45113437afaad622252d5" name="a81a485b0c4f45113437afaad622252d5"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a81a485b0c4f45113437afaad622252d5">Reset_1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a06bd9137b5830a1ed0cb7cfadec0eb4d"><td class="memItemLeft" align="right" valign="top"><a id="a06bd9137b5830a1ed0cb7cfadec0eb4d" name="a06bd9137b5830a1ed0cb7cfadec0eb4d"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a06bd9137b5830a1ed0cb7cfadec0eb4d">SYNC_1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a80531b1d9507ef6fd0e5423149e45696"><td class="memItemLeft" align="right" valign="top"><a id="a80531b1d9507ef6fd0e5423149e45696" name="a80531b1d9507ef6fd0e5423149e45696"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a80531b1d9507ef6fd0e5423149e45696">SingleStep_1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37adce4635215c31aa18425ad19ed9cb"><td class="memItemLeft" align="right" valign="top"><a id="a37adce4635215c31aa18425ad19ed9cb" name="a37adce4635215c31aa18425ad19ed9cb"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a37adce4635215c31aa18425ad19ed9cb">WD6502_Interface_0_PHI2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac775edb7f8777a475ef97ec6c387d0ac"><td class="memItemLeft" align="right" valign="top"><a id="ac775edb7f8777a475ef97ec6c387d0ac" name="ac775edb7f8777a475ef97ec6c387d0ac"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#ac775edb7f8777a475ef97ec6c387d0ac">WD6502_Interface_0_PIO_LED_OUT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7bcbf2ecea62a31964feca86711ebdf4"><td class="memItemLeft" align="right" valign="top"><a id="a7bcbf2ecea62a31964feca86711ebdf4" name="a7bcbf2ecea62a31964feca86711ebdf4"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a7bcbf2ecea62a31964feca86711ebdf4">WDC65C02_Interface_0_IRQB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a58731afef9499f877573550f1ac63aeb"><td class="memItemLeft" align="right" valign="top"><a id="a58731afef9499f877573550f1ac63aeb" name="a58731afef9499f877573550f1ac63aeb"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a58731afef9499f877573550f1ac63aeb">WDC65C02_Interface_0_NMIB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2fdf033ad2ef3146f75643a82f554003"><td class="memItemLeft" align="right" valign="top"><a id="a2fdf033ad2ef3146f75643a82f554003" name="a2fdf033ad2ef3146f75643a82f554003"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a2fdf033ad2ef3146f75643a82f554003">WDC65C02_Interface_0_PIO_7SEG_COMMON</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a706394265589b0d215ba0f45319aa52a"><td class="memItemLeft" align="right" valign="top"><a id="a706394265589b0d215ba0f45319aa52a" name="a706394265589b0d215ba0f45319aa52a"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a706394265589b0d215ba0f45319aa52a">WDC65C02_Interface_0_PIO_7SEG_SEGMENTS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4a5125a1760dcbfb14f825dc07067b92"><td class="memItemLeft" align="right" valign="top"><a id="a4a5125a1760dcbfb14f825dc07067b92" name="a4a5125a1760dcbfb14f825dc07067b92"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a4a5125a1760dcbfb14f825dc07067b92">WDC65C02_Interface_0_RDY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af80fe5941418749643dceaf154af2341"><td class="memItemLeft" align="right" valign="top"><a id="af80fe5941418749643dceaf154af2341" name="af80fe5941418749643dceaf154af2341"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#af80fe5941418749643dceaf154af2341">WDC65C02_Interface_0_RESB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a25bdacf9497e751f5509bd9bb5ec942c"><td class="memItemLeft" align="right" valign="top"><a id="a25bdacf9497e751f5509bd9bb5ec942c" name="a25bdacf9497e751f5509bd9bb5ec942c"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a25bdacf9497e751f5509bd9bb5ec942c">clk_wiz_0_clk_out1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4774c0f61674b20e35052e8ea296955d"><td class="memItemLeft" align="right" valign="top"><a id="a4774c0f61674b20e35052e8ea296955d" name="a4774c0f61674b20e35052e8ea296955d"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a4774c0f61674b20e35052e8ea296955d">invert_reset_signal_Res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6736624d225219698f69dac71cb0b970"><td class="memItemLeft" align="right" valign="top"><a id="a6736624d225219698f69dac71cb0b970" name="a6736624d225219698f69dac71cb0b970"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a6736624d225219698f69dac71cb0b970">NLW_WDC65C02_Interface_DATA_FROM_CPU_TAP_UNCONNECTED</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1e96c73ef685f1a1766d84c0d8b5be5f"><td class="memItemLeft" align="right" valign="top"><a id="a1e96c73ef685f1a1766d84c0d8b5be5f" name="a1e96c73ef685f1a1766d84c0d8b5be5f"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a1e96c73ef685f1a1766d84c0d8b5be5f">NLW_WDC65C02_Interface_DATA_TO_CPU_TAP_UNCONNECTED</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2104c5b146366c01709249f2eb1ed85a"><td class="memItemLeft" align="right" valign="top"><a id="a2104c5b146366c01709249f2eb1ed85a" name="a2104c5b146366c01709249f2eb1ed85a"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a2104c5b146366c01709249f2eb1ed85a">WD6502_Interface_0_IRQB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a620db17776794fa1fcb215cfdc5a07eb"><td class="memItemLeft" align="right" valign="top"><a id="a620db17776794fa1fcb215cfdc5a07eb" name="a620db17776794fa1fcb215cfdc5a07eb"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a620db17776794fa1fcb215cfdc5a07eb">WD6502_Interface_0_NMIB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aac55e7fbd1dd439050b6ea9420d447be"><td class="memItemLeft" align="right" valign="top"><a id="aac55e7fbd1dd439050b6ea9420d447be" name="aac55e7fbd1dd439050b6ea9420d447be"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#aac55e7fbd1dd439050b6ea9420d447be">WD6502_Interface_0_RDY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7e447e6c22c0c84fa3bc7ab904dc562d"><td class="memItemLeft" align="right" valign="top"><a id="a7e447e6c22c0c84fa3bc7ab904dc562d" name="a7e447e6c22c0c84fa3bc7ab904dc562d"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a7e447e6c22c0c84fa3bc7ab904dc562d">WD6502_Interface_0_RESB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a21826d6399e66cacc6d27b4534b39d54"><td class="memItemLeft" align="right" valign="top"><a id="a21826d6399e66cacc6d27b4534b39d54" name="a21826d6399e66cacc6d27b4534b39d54"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a21826d6399e66cacc6d27b4534b39d54">WDC65C02_Interface_DATA_FROM_CPU_TAP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab358ffae3fba75f98bd58bd11df86d36"><td class="memItemLeft" align="right" valign="top"><a id="ab358ffae3fba75f98bd58bd11df86d36" name="ab358ffae3fba75f98bd58bd11df86d36"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#ab358ffae3fba75f98bd58bd11df86d36">WDC65C02_Interface_DATA_TO_CPU_TAP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a11e3c8e7ea628e2a41047e4e524a28b9"><td class="memItemLeft" align="right" valign="top"><a id="a11e3c8e7ea628e2a41047e4e524a28b9" name="a11e3c8e7ea628e2a41047e4e524a28b9"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a11e3c8e7ea628e2a41047e4e524a28b9">util_vector_logic_1_Res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Attributes" name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:a47be84da63b38718709d94da3f41f2e3"><td class="memItemLeft" align="right" valign="top"><a id="a47be84da63b38718709d94da3f41f2e3" name="a47be84da63b38718709d94da3f41f2e3"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a47be84da63b38718709d94da3f41f2e3">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aef3f29a75b4bde3686549c26d520341b"><td class="memItemLeft" align="right" valign="top"><a id="aef3f29a75b4bde3686549c26d520341b" name="aef3f29a75b4bde3686549c26d520341b"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#aef3f29a75b4bde3686549c26d520341b">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 CLK.CLOCK CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afb4b953bc43c941d6ec6e8c8fac84d32"><td class="memItemLeft" align="right" valign="top"><a id="afb4b953bc43c941d6ec6e8c8fac84d32" name="afb4b953bc43c941d6ec6e8c8fac84d32"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#afb4b953bc43c941d6ec6e8c8fac84d32">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a32b3dde09f6594f7ae2d796e391ab2a2"><td class="memItemLeft" align="right" valign="top"><a id="a32b3dde09f6594f7ae2d796e391ab2a2" name="a32b3dde09f6594f7ae2d796e391ab2a2"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a32b3dde09f6594f7ae2d796e391ab2a2">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME CLK.CLOCK ,  CLK_DOMAIN design_with_logic_probe_CLOCK ,  FREQ_HZ 100000000 ,  FREQ_TOLERANCE_HZ 0 ,  INSERT_VIP 0 ,  PHASE 0.0 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a4263ca5159aa02b8ef2fe49978208f4b"><td class="memItemLeft" align="right" valign="top"><a id="a4263ca5159aa02b8ef2fe49978208f4b" name="a4263ca5159aa02b8ef2fe49978208f4b"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a4263ca5159aa02b8ef2fe49978208f4b">wdc65c02_interface</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_WDC65C02_Interface_0_0</b>  <em><a class="el" href="../../d4/d33/classdesign__with__logic__probe___w_d_c65_c02___interface__0__0.html">&lt;Entity design_with_logic_probe_WDC65C02_Interface_0_0&gt;</a></em></td></tr>
<tr class="memitem:a0c139f3ef59723b75becd775d3688bf0"><td class="memItemLeft" align="right" valign="top"><a id="a0c139f3ef59723b75becd775d3688bf0" name="a0c139f3ef59723b75becd775d3688bf0"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a0c139f3ef59723b75becd775d3688bf0">ila_0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_ila_0_0</b>  <em><a class="el" href="../../d3/d74/classdesign__with__logic__probe__ila__0__0.html">&lt;Entity design_with_logic_probe_ila_0_0&gt;</a></em></td></tr>
<tr class="memitem:a7c954d0d5935afbf7efda1b285348138"><td class="memItemLeft" align="right" valign="top"><a id="a7c954d0d5935afbf7efda1b285348138" name="a7c954d0d5935afbf7efda1b285348138"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a7c954d0d5935afbf7efda1b285348138">invert_reset_signal</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_util_vector_logic_1_0</b>  </td></tr>
<tr class="memitem:a4263ca5159aa02b8ef2fe49978208f4b"><td class="memItemLeft" align="right" valign="top"><a id="a4263ca5159aa02b8ef2fe49978208f4b" name="a4263ca5159aa02b8ef2fe49978208f4b"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a4263ca5159aa02b8ef2fe49978208f4b">wdc65c02_interface</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_WDC65C02_Interface_0_0</b>  <em><a class="el" href="../../d4/d33/classdesign__with__logic__probe___w_d_c65_c02___interface__0__0.html">&lt;Entity design_with_logic_probe_WDC65C02_Interface_0_0&gt;</a></em></td></tr>
<tr class="memitem:a0c139f3ef59723b75becd775d3688bf0"><td class="memItemLeft" align="right" valign="top"><a id="a0c139f3ef59723b75becd775d3688bf0" name="a0c139f3ef59723b75becd775d3688bf0"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a0c139f3ef59723b75becd775d3688bf0">ila_0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_ila_0_0</b>  <em><a class="el" href="../../d3/d74/classdesign__with__logic__probe__ila__0__0.html">&lt;Entity design_with_logic_probe_ila_0_0&gt;</a></em></td></tr>
<tr class="memitem:a7c954d0d5935afbf7efda1b285348138"><td class="memItemLeft" align="right" valign="top"><a id="a7c954d0d5935afbf7efda1b285348138" name="a7c954d0d5935afbf7efda1b285348138"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a7c954d0d5935afbf7efda1b285348138">invert_reset_signal</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_util_vector_logic_1_0</b>  </td></tr>
<tr class="memitem:a4263ca5159aa02b8ef2fe49978208f4b"><td class="memItemLeft" align="right" valign="top"><a id="a4263ca5159aa02b8ef2fe49978208f4b" name="a4263ca5159aa02b8ef2fe49978208f4b"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a4263ca5159aa02b8ef2fe49978208f4b">wdc65c02_interface</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_WD6502_Interface_0_1</b>  <em><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">&lt;Entity design_with_logic_probe_WD6502_Interface_0_1&gt;</a></em></td></tr>
<tr class="memitem:a0c139f3ef59723b75becd775d3688bf0"><td class="memItemLeft" align="right" valign="top"><a id="a0c139f3ef59723b75becd775d3688bf0" name="a0c139f3ef59723b75becd775d3688bf0"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a0c139f3ef59723b75becd775d3688bf0">ila_0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_ila_0_0</b>  <em><a class="el" href="../../d3/d74/classdesign__with__logic__probe__ila__0__0.html">&lt;Entity design_with_logic_probe_ila_0_0&gt;</a></em></td></tr>
<tr class="memitem:a7c954d0d5935afbf7efda1b285348138"><td class="memItemLeft" align="right" valign="top"><a id="a7c954d0d5935afbf7efda1b285348138" name="a7c954d0d5935afbf7efda1b285348138"></a>
<a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html#a7c954d0d5935afbf7efda1b285348138">invert_reset_signal</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>design_with_logic_probe_util_vector_logic_1_0</b>  </td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>WD6502 Computer.gen/sources_1/bd/design_with_logic_probe/sim/design_with_logic_probe.vhd</li>
<li>WD6502 Computer.gen/sources_1/bd/design_with_logic_probe/synth/design_with_logic_probe.vhd</li>
<li>WD6502 Computer.ip_user_files/bd/design_with_logic_probe/sim/design_with_logic_probe.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
