Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Jan  8 13:16:28 2020
| Host             : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file SP_OV_wrapper_power_routed.rpt -pb SP_OV_wrapper_power_summary_routed.pb -rpx SP_OV_wrapper_power_routed.rpx
| Design           : SP_OV_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.114        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.957        |
| Device Static (W)        | 0.157        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.6         |
| Junction Temperature (C) | 49.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.109 |       15 |       --- |             --- |
| Slice Logic             |     0.183 |    18118 |       --- |             --- |
|   Others                |     0.161 |      994 |       --- |             --- |
|   LUT as Logic          |     0.014 |     5380 |     53200 |           10.11 |
|   CARRY4                |     0.005 |      374 |     13300 |            2.81 |
|   Register              |     0.003 |    10336 |    106400 |            9.71 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   F7/F8 Muxes           |    <0.001 |        4 |     53200 |           <0.01 |
| Signals                 |     0.032 |    13824 |       --- |             --- |
| Block RAM               |     0.017 |        2 |       140 |            1.43 |
| MMCM                    |     0.336 |        3 |         4 |           75.00 |
| DSPs                    |    <0.001 |        4 |       220 |            1.82 |
| I/O                     |     0.025 |       20 |       125 |           16.00 |
| PS7                     |     1.256 |        1 |       --- |             --- |
| Static Power            |     0.157 |          |           |                 |
| Total                   |     2.114 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.203 |       0.184 |      0.018 |
| Vccaux    |       1.800 |     0.302 |       0.285 |      0.017 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.682 |       0.647 |      0.036 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+----------------------------------------------------------+-----------------+
| Clock                        | Domain                                                   | Constraint (ns) |
+------------------------------+----------------------------------------------------------+-----------------+
| clk_fpga_0                   | SP_OV_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                   | SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_SP_OV_clk_wiz_0_1   | SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1        |             3.2 |
| clk_out1_SP_OV_clk_wiz_1_1_1 | SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1          |             2.2 |
| clk_out1_SP_OV_clk_wiz_1_2_1 | SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2        |             8.0 |
| clk_out2_SP_OV_clk_wiz_1_1_1 | SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1          |             2.2 |
| clk_out3_SP_OV_clk_wiz_1_1_1 | SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1          |             2.2 |
| clk_out4_SP_OV_clk_wiz_1_1_1 | SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1          |             2.2 |
| clkfbout_SP_OV_clk_wiz_0_1   | SP_OV_i/DELAY_CLK/inst/clkfbout_SP_OV_clk_wiz_0_1        |            50.0 |
| clkfbout_SP_OV_clk_wiz_1_1_1 | SP_OV_i/REF_CLK/inst/clkfbout_SP_OV_clk_wiz_1_1          |            50.0 |
| clkfbout_SP_OV_clk_wiz_1_2_1 | SP_OV_i/TIMER_CLK/inst/clkfbout_SP_OV_clk_wiz_1_2        |            10.0 |
+------------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| SP_OV_wrapper               |     1.957 |
|   SP_OV_i                   |     1.955 |
|     DDS_AXI_PERIPH_wrapp_0  |     0.085 |
|       U0                    |     0.085 |
|     DD_AXI_PERIPH_wrapper_0 |     0.198 |
|       U0                    |     0.198 |
|     DELAY_CLK               |     0.123 |
|       inst                  |     0.123 |
|     P_COUNTER_wrapper_0     |     0.015 |
|       U0                    |     0.015 |
|     REF_CLK                 |     0.108 |
|       inst                  |     0.108 |
|     SCS_CT_AXI_PERIPH_wr_0  |     0.010 |
|       U0                    |     0.010 |
|     SCS_ST_AXI_PERIPH_wr_0  |     0.009 |
|       U0                    |     0.009 |
|     SCS_TT_AXI_PERIPH_wr_0  |     0.030 |
|       U0                    |     0.030 |
|     TIMER_CLK               |     0.107 |
|       inst                  |     0.107 |
|     axi_interconnect_0      |     0.011 |
|       s00_couplers          |     0.005 |
|       tier2_xbar_0          |     0.001 |
|       tier2_xbar_1          |     0.001 |
|       tier2_xbar_2          |     0.001 |
|       tier2_xbar_3          |     0.001 |
|       tier2_xbar_4          |     0.001 |
|       xbar                  |     0.001 |
|     processing_system7_0    |     1.258 |
|       inst                  |     1.258 |
+-----------------------------+-----------+


