INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4lite_mst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4lite_mst
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_video_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_mst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_video_mst
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/ce_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ce_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/tb_v_tc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_gen
INFO: [VRFC 10-311] analyzing module tb_v_tc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/display_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/flood_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flood_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/function_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module function_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/mem_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/pingpong.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pingpong
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/video_time_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vid_time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/mem_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_functions
WARNING: [VRFC 10-3248] data object 'shape_adr_write' is already declared [/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/mem_functions.sv:23]
WARNING: [VRFC 10-9364] second declaration of 'shape_adr_write' is ignored [/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/mem_functions.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/grid_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grid_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/pixel_walk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_walk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/toptop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/attribute_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attribute_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/position_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module position_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/shape_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shape_engine
