#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug  1 20:33:54 2024
# Process ID: 2616
# Current directory: D:/Vivado/Gate_level/Verilog/four_bit_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11528 D:\Vivado\Gate_level\Verilog\four_bit_adder\four_bit_adder.xpr
# Log file: D:/Vivado/Gate_level/Verilog/four_bit_adder/vivado.log
# Journal file: D:/Vivado/Gate_level/Verilog/four_bit_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 810.023 ; gain = 71.156
update_compile_order -fileset sources_1
file mkdir D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v w ]
add_files -fileset sim_1 D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
WARNING: [VRFC 10-2369] data object C is already declared [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:25]
ERROR: [VRFC 10-1350] second declaration of C ignored [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:25]
ERROR: [VRFC 10-2787] module four_bit_adderTB ignored due to previous errors [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port a [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/xsim.dir/four_bit_adderTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  1 20:45:34 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 867.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A B D S C
0011x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 873.324 ; gain = 6.285
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 880.746 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port a [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A  B  C_in  S  C_out
01xxx
$finish called at time : 200 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 32
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 880.746 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port a [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A  B  C_in  S  C_out
0110x
$finish called at time : 200 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 32
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 880.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port a [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A  B  C_in  S  C_out
0110x
$finish called at time : 200 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 882.336 ; gain = 1.590
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port a [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A  B  C_in  S  C_out0110x
A  B  C_in  S  C_out0110x
$finish called at time : 300 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 35
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 885.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port a [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A=0  B=1  C_in=1  S=0  C_out=x
A=0  B=1  C_in=1  S=0  C_out=x
$finish called at time : 300 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 35
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 885.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A= 2  B= 5  C_in=1  S= 8  C_out=0
A= 2  B= 5  C_in=1  S= 8  C_out=0
$finish called at time : 300 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 902.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A= 2  B= 5  C_in=0  S= 7  C_out=0

A= 2  B= 7  C_in=0  S= 9  C_out=0

$finish called at time : 300 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 37
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 902.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 21:09:16 2024...
