// See LICENSE for license details.

package midas.passes.fame

import firrtl._
import firrtl.ir._
import firrtl.Utils.BoolType
import firrtl.passes.MemPortUtils._

import firrtl.Mappers._

import collection.mutable

/*
 * The multithreaders add custom IR nodes to represent threaded sync-read mems.
 * This pass finds them, replaces them with blackbox instances, and implements the blackboxes.
 */

object ThreadedSyncReadMem {
  def apply(nThreads: BigInt, proto: DefMemory): ThreadedSyncReadMem = {
    ThreadedSyncReadMem(nThreads, proto.info, proto.name, proto.dataType, proto.depth,
      proto.readers, proto.writers, proto.readwriters, proto.readUnderWrite)
  }
  def tIdxName: String = "tidx"
}

case class ThreadedSyncReadMem(
  nThreads: BigInt,
  info: Info,
  name: String,
  dataType: Type,
  depth: BigInt,
  readers: Seq[String],
  writers: Seq[String],
  readwriters: Seq[String],
  readUnderWrite: ReadUnderWrite.Value) extends Statement with IsDeclaration {

  def flatImpl(desiredName: String): DefMemory = {
    DefMemory(info, desiredName, dataType, nThreads * depth, 1, 1, readers, writers, readwriters, readUnderWrite)
  }

  def tpe: BundleType = memType(flatImpl(""))

  def serialize = ???
  def mapStmt(f: Statement => Statement): Statement = this
  def mapExpr(f: Expression => Expression): Statement = this
  def mapType(f: Type => Type): Statement = this.copy(dataType = f(dataType))
  def mapString(f: String => String): Statement = this.copy(name = f(name))
  def mapInfo(f: Info => Info): Statement = this.copy(info = f(info))
  def foreachExpr(f: Expression => Unit): Unit = ()
  def foreachStmt(f: Statement => Unit): Unit = ()
  def foreachType(f: Type => Unit): Unit = f(dataType)
  def foreachString(f: String => Unit): Unit = f(name)
  def foreachInfo(f: Info => Unit): Unit = f(info)
}

object ImplementThreadedSyncReadMems {
  private def implement(tMem: ThreadedSyncReadMem, moduleName: String): Module = {
    val info = FAME5Info.info
    val tIdxMax = UIntLiteral(tMem.nThreads-1)
    val bramToBufferPipeDepth = if (tMem.nThreads < 4) 0 else 1
    val bufferReadLatency = if (tMem.nThreads < 4) 0 else 1

    val hostClockPort = Port(info, WrapTop.hostClockName, Input, ClockType)

    val accessors = tMem.readers ++ tMem.writers ++ tMem.readwriters
    val ports = hostClockPort +: tMem.tpe.fields.map {
      case Field(name, Flip, tpe) => Port(info, name, Input, tpe)
    }

    val ns = Namespace(ports.map(p => p.name))

    def wsf(e: Expression, f: String): WSubField = WSubField(e, f)
    def wssf(e: Expression, f0: String, f1: String): WSubField = WSubField(wsf(e, f0), f1)

    def hostRegNext(name: String, expr: Expression): (Block, WRef) = {
      val reg = DefRegister(info, name, expr.tpe, WRef(hostClockPort), UIntLiteral(0), WRef(name))
      val conn = Connect(info, WRef(reg), expr)
      (Block(reg, conn), WRef(reg))
    }

    def pipeline(depth: Int, expr: WRef): (Block, WRef) = {
      (1 to depth).foldLeft[(Block, WRef)]((Block(Nil), expr)) {
        case ((prevBlock, prev), idx) =>
          val (currentBlock, current) = hostRegNext(ns.newName(s"${expr.name}_p${idx}"), prev)
          (Block(prevBlock.stmts ++: currentBlock.stmts), current)
      }
    }

    // Useful expressions: tidx is carried in the bottom of input addr (part of interface definition)
    val targetClock = wsf(WRef(accessors.head), "clk")
    val targetClockCounterName = ns.newName("edgeCount")

    // Name the memories used to store read data
    val rdMemNames = tMem.readers.map(r => r -> ns.newName(s"${r}_datas")).toMap
    val rwdMemNames = tMem.readwriters.map(rw => rw -> ns.newName(s"${rw}_rdatas")).toMap

    // Now all the statements
    val tIdx = DefNode(info, ns.newName("thread"), DoPrim(PrimOps.Head, Seq(wsf(WRef(accessors.head), "addr")), Seq(bitWidth(tIdxMax.tpe)), tIdxMax.tpe))
    val mem = tMem.flatImpl(ns.newName("mem"))
    val targetClockCounter = DefRegister(info, targetClockCounterName, BoolType, targetClock, UIntLiteral(0), WRef(targetClockCounterName))
    val counterUpdate = Connect(info, WRef(targetClockCounter), Negate(WRef(targetClockCounter)))

    val (counterTracker, counterTrackerRef) = hostRegNext(ns.newName("edgeCountTracker"), WRef(targetClockCounter))
    val edgeStatus = DefNode(info, ns.newName("edgeStatus"), Xor(counterTrackerRef, WRef(targetClockCounter)))


    // The buffer addresses are arbitrary. Intuitively, with no pipelineing, we would write to tIdxLast and read from tIdx.
    // Here, they are shifted back by (bufferReadLatency + 1) so that we always have pipelined addresses.
    // More importantly, we never have to *increment* tIdx when adding buffer read latency.
    val (tIdxLast, tIdxLastRef) = pipeline(1, WRef(tIdx))
    val (tIdxPipe, tIdxPipedRef) = pipeline(bramToBufferPipeDepth + bufferReadLatency + 1, tIdxLastRef)
    val (edgeStatusPipe, edgeStatusPipedRef) = pipeline(bramToBufferPipeDepth, WRef(edgeStatus))

    val rdMems = rdMemNames.map { case (k, v) => DefMemory(info, v, mem.dataType, tMem.nThreads, 1, bufferReadLatency, Seq("r"), Seq("w"), Nil) }
    val rwdMems = rwdMemNames.map { case (k, v) => DefMemory(info, v, mem.dataType, tMem.nThreads, 1, bufferReadLatency, Seq("r"), Seq("w"), Nil) }

    val defaultConns = accessors.map(p => Connect(info, wsf(WRef(mem), p), WRef(p)))

    val dataOutLogic = (rdMemNames ++ rwdMemNames).flatMap {
      case (topPName, doutMemName) =>
        val doutName = if (rdMemNames.contains(topPName)) "data" else "rdata"
        val doutMemRef = WRef(doutMemName)
        val tmpNodeName = ns.newName(s"${topPName}_${doutName}_node")

        val doutNode = DefNode(info, tmpNodeName, wssf(WRef(mem), topPName, doutName))
        val (doutPipe, doutPipedRef) = pipeline(bramToBufferPipeDepth, WRef(tmpNodeName, tMem.dataType, NodeKind, SourceFlow))
        Seq(doutNode,
            doutPipe,
            Connect(info, wssf(doutMemRef, "r", "clk"), WRef(hostClockPort)),
            Connect(info, wssf(doutMemRef, "r", "addr"), tIdxLastRef),
            Connect(info, wssf(doutMemRef, "r", "en"), UIntLiteral(1)),
            Connect(info, wsf(WRef(topPName), doutName), wssf(doutMemRef, "r", "data")),
            Connect(info, wssf(doutMemRef, "w", "clk"), WRef(hostClockPort)),
            Connect(info, wssf(doutMemRef, "w", "addr"), tIdxPipedRef),
            Connect(info, wssf(doutMemRef, "w", "en"), edgeStatusPipedRef),
            Connect(info, wssf(doutMemRef, "w", "mask"), UIntLiteral(1)),
            Connect(info, wssf(doutMemRef, "w", "data"), doutPipedRef))
    }

    val ctrlStmts = Seq(tIdx, targetClockCounter, counterUpdate, counterTracker, edgeStatus, tIdxLast, tIdxPipe, edgeStatusPipe)
    val body = Block(Seq(mem) ++ ctrlStmts ++ rdMems ++ rwdMems ++ defaultConns ++ dataOutLogic)

    Module(info, moduleName, ports, body)
  }

  private def onStmt(ns: Namespace, implementations: mutable.Map[ThreadedSyncReadMem, Module])(stmt: Statement): Statement = {
    stmt match {
      case tMem: ThreadedSyncReadMem =>
        val impl = implementations.getOrElseUpdate(tMem.copy(name = ""), implement(tMem, ns.newName("ThreadedMem")))
        WDefInstance(tMem.name, impl.name)
      case s => s.map(onStmt(ns, implementations)(_))
    }
  }

  def apply(circuit: Circuit): Circuit = {
    val moduleNS = Namespace(circuit)
    val tMemImplementations = new mutable.LinkedHashMap[ThreadedSyncReadMem, Module]
    val modulesX = circuit.modules.map {
      case m: Module => m.copy(body = onStmt(moduleNS, tMemImplementations)(m.body))
      case m => m
    }
    val tMemMods = tMemImplementations.map { case (k, v) => v }
    circuit.copy(modules = modulesX ++ tMemMods)
  }
}
