{
    "nl": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/13-openroad-floorplan/counter.nl.v",
    "pnl": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/13-openroad-floorplan/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/15-odb-setpowerconnections/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/15-odb-setpowerconnections/counter.odb",
    "sdc": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/13-openroad-floorplan/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/12-openroad-staprepnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/12-openroad-staprepnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/12-openroad-staprepnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/foss/designs/kvic_336007_ws25/librelane/runs/RUN_2025-10-03_00-58-08/05-yosys-jsonheader/counter.h.json",
    "vh": null,
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 27,
        "design__instance__area": 330.317,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 2.0081057300558314e-05,
        "power__switching__total": 2.1994342205289286e-06,
        "power__leakage__total": 3.404801718343009e-10,
        "power__total": 2.2280832126853056e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3182111886281185,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 15.233436276915832,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.318211,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8245419025381808,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 14.792629762038121,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.824542,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12466503182620924,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 15.403978972819408,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.124665,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25,
        "clock__skew__worst_setup": 0.25,
        "timing__hold__ws": 0.12466503182620924,
        "timing__setup__ws": 14.792629762038121,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.124665,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 160.0 100.0",
        "design__core__bbox": "2.76 2.72 156.86 95.2",
        "design__io": 10,
        "design__die__area": 16000,
        "design__core__area": 14251.2,
        "design__instance__count__stdcell": 27,
        "design__instance__area__stdcell": 330.317,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0231782,
        "design__instance__utilization__stdcell": 0.0231782,
        "design__instance__count__class:sequential_cell": 8,
        "design__instance__count__class:multi_input_combinational_cell": 19,
        "flow__warnings__count": 1,
        "flow__errors__count": 0
    }
}